AX-Qwen3-VL-8B-Instruct-MLX-AXQ-4bit

An AXQuant (AXQ) mixed-precision MLX checkpoint for Apple Silicon, converted directly from the BF16 source model. The language path is quantized while the vision tower are preserved at BF16 in the checkpoint (or a bound sidecar when present).

Development evidence — not a certified AXQuant release. This package has conversion and artifact-integrity records, but it does not publish measured quality, long-context, kernel-speed, or MTP-speed evidence. Do not interpret the AXQ product label as a benchmark claim.

Stable-name v2. main serves the audited v2 artifact for backward compatibility. The same revision is tagged v2; when this repository replaced an earlier artifact, that prior revision remains recoverable at legacy-pre-v2.

Model details

Property Value
Base model Qwen/Qwen3-VL-8B-Instruct
Source revision 0c351dd01ed87e9c1b53cbc748cba10e6187ff3b
Product family qwen3-vl
Source architecture Qwen3VLForConditionalGeneration (dense); text path optimized
Main-model parameters 8.77B logical parameters
Quantizer AXQuant 1.2.0
Hub budget class 4bit
Artifact edition v2
AXQuant base precision class 6p4bpw
Planned storage-adjusted BPW 6.3598
Measured main-model BPW 6.3600
Measured total BPW 6.3600
Safetensors weight size 6.97 GB
Approximate complete download 6.99 GB
Configured maximum context 262,144 tokens; practical limits depend on unified memory
Primary MLX runtime MLX-VLM
AX Engine native execution Not established; no validated native manifest is included
MTP present False
Vision present True
Audio present False

This repository contains MLX Safetensors. It does not contain PyTorch or GGUF weights.

Choosing an AXQ pack

AXQ names describe a storage-budget product class, not one uniform precision applied to every tensor. Protected tensors remain at higher precision, so the exact measured BPW is authoritative. In particular, a 6bit-named mixed plan may retain 4bit as its base precision while selecting 6-bit, 8-bit, or BF16 for other tensors to meet an approximately 6-BPW total budget. Protection floors can also raise a 4bit-named pack close to (or above) a 6bit budget on small or heavily protected models.

Sibling Intended trade-off
4bit sibling Lower-storage AXQ budget; check its exact BPW
6bit sibling Higher average precision near the 6-BPW budget

See the AutomatosX MLX model catalog for related MLX and OptiQ alternatives.

Download

python -m pip install -U huggingface_hub
hf download AutomatosX/AX-Qwen3-VL-8B-Instruct-MLX-AXQ-4bit --local-dir ./AX-Qwen3-VL-8B-Instruct-MLX-AXQ-4bit

Allow at least 6.99 GB of free disk space. Pin the resulting Hub commit in reproducible deployments rather than relying indefinitely on main.

Run with MLX-VLM

python -m pip install -U mlx-vlm
python -m mlx_vlm.generate \
  --model AutomatosX/AX-Qwen3-VL-8B-Instruct-MLX-AXQ-4bit \
  --image ./image.png \
  --prompt "Describe this image." \
  --max-tokens 128 \
  --temperature 0.0

The protected vision tower and AXQ language decoder are loaded together by MLX-VLM. The artifact records MLX 0.32.0; runtime QA is reported separately from model-quality claims.

AX Engine status

This package does not include a validated native model-manifest.json, so AX Engine execution is not established by this release. The AX Engine fields in axquant_runtime.json describe the intended compatibility contract, not observed runtime evidence. Use the architecture-specific MLX runtime path above. The artifact records AX Engine version not recorded, but version discovery alone is not a runtime check.

Quantization layout

Main-weight precision Parameters Share
4bit 6.95B 79.23%
8bit 622.33M 7.10%
bf16 1.20B 13.68%
  • Quantization methods: affine, bf16.
  • Group sizes used by quantized assignments: 32, 64.
  • MTP sidecar: not included.
  • Vision sidecar: not included.
  • Vision weights: protected BF16 in main shards.
  • Optimization scope: text-path.
  • Support tier: convertible.

BF16 sidecars, when present, are included in total download size. Their presence does not by itself establish MTP acceleration or vision-language quality.

Evidence and validation status

Check Status
Planning evidence architecture_prior
Calibration none; the allocation is based on architecture priors
Quantizer execution 253/253 recorded module conversions succeeded; 0 fallbacks
AX Engine native manifest not included
Quality versus BF16 or uniform baselines Not published; no quality-retention claim
MTP acceptance and speed not measured; no MTP speedup claim
AX Engine kernel evidence unmeasured
Vision-language quality Not evaluated or claimed; vision tensors are preserved at BF16
Speech-recognition quality Not applicable
Long-context quality 262,144-token capacity is config metadata, not a validated claim
Release certification Not certified; formal AXQuant M0-M8 gates are not closed

Intended use and limitations

  • Intended for local development and evaluation on Apple Silicon with MLX-compatible runtimes.

  • No minimum unified-memory figure is claimed; loadability depends on model size, context length, KV-cache policy, runtime buffers, and other processes using unified memory.

  • Architecture-prior allocation is not measured sensitivity. It must not be presented as measured model quality.

  • Vision weights are preserved at BF16, but this release does not claim validated VLM quality.

  • The configured context window can require substantially more memory as the KV cache grows.

  • AX Engine execution is not established because this package has no validated native manifest.

  • Upstream capabilities, limitations, biases, and responsible-use guidance still apply.

Provenance and audit files

All published provenance uses repository-relative paths. Local source paths are stripped before publication. The checkpoint was converted from BF16 rather than re-quantized from an OptiQ artifact. If an OptiQ repository is published separately, it uses a different quantizer and should not be assumed to have identical BPW or quality.

License

The checkpoint follows the upstream model license where applicable (often Apache License 2.0). See the Qwen/Qwen3-VL-8B-Instruct model card for license terms, model limitations, and responsible-use guidance.

Downloads last month
23
Safetensors
Model size
2B params
Tensor type
BF16
·
U32
·
MLX
Hardware compatibility
Log In to add your hardware

4-bit

Inference Providers NEW
This model isn't deployed by any Inference Provider. 🙋 Ask for provider support

Model tree for AutomatosX/AX-Qwen3-VL-8B-Instruct-MLX-AXQ-4bit

Quantized
(99)
this model

Collection including AutomatosX/AX-Qwen3-VL-8B-Instruct-MLX-AXQ-4bit