Patent ID: 7519137

Claim:
A timing recovery circuit for a data communication transceiver, the timing recovery circuit comprising: a timing error detector (TED) providing an input to an oscillator via a loop filter, said timing error detector (TED) configured to perform both decision directed (DD) and non decision directed (NDD) recovery; an analog to digital converter (ADC) connected directly to and upstream of said TED, said ADC providing an input to said TED during both NDD and DD recovery; a feed forward equalizer (FFE) also connected directly to said ADC and receiving an input from said ADC; the direct connection between said ADC and said TED being upstream of said FFE such that said TED and the input received by said TED from said ADC are not affected by said FFE, said ADC input being an only input to said TED for NDD recovery; a decision device connected to and downstream of said FFE, said decision device providing an input to said TED only for DD recovery such that, during DD recovery, said TED is configured to selectively receive both said ADC input and said decision device input; and a switching mechanism configured to connect and disconnect the output of said decision device from said TED for DD recovery and NDD recovery, respectively.