Patent ID: 7589033

Claim:
A method of fabricating a wafer-level test module for testing multiple image sensor chips of an integrated circuit wafer, said wafer-level test module comprising a base layer, an optical layer, and a cover layer, the method comprising the steps of: a) preparing a first wafer and making multiple first apertures on said first wafer to form a base layer, the pitch of said first apertures being equal to the pitch of two adjacent image sensor chips of said integrated circuit wafer; b) preparing a second wafer and making multiple through holes on said second wafer corresponding to said first apertures on said first wafers; c) preparing multiple optical lenses each having an outer diameter equal to the diameter of said through holes on said second wafer, and mounting said optical lenses in said through holes respectively to keep the optical axes of said optical lenses in vertical relative to the wafer plane of said second wafer and to let the optical axes of said optical lenses pass through the centers of said through holes respectively so as to form an optical layer; d) preparing a third wafer and making a plurality of second apertures on said third wafer corresponding to said first apertures to form a cover layer; and e) stacking said base layer, said optical layer and said cover layer on one another to let the optical axes of said optical lenses pass through said first apertures and said second apertures.