Patent ID: 7471122

Claim:
A shift register, comprising: a control unit, receiving a first pre-defined voltage, a first control signal, and a second control signal, having a first input terminal, a first output terminal and a second output terminal, wherein the control unit receives an input signal from the first input terminal and determines whether to transfer the input signal to the first output terminal to output according to the first control signal, and determines whether to conduct the first pre-defined voltage to the second output terminal according to the second control signal; a signal switching unit, comprising: a transistor, comprising a control terminal and two signal I/O terminals, wherein the control terminal of the transistor is directly connected to the first output terminal, one of the signal I/O terminals receives the second pre-defined voltage, and the other signal I/O terminal is coupled to the second output terminal and serves as a third output terminal; and a buffer unit, determining the output signal from the output terminal of the buffer unit according to the signals from the first output terminal and the third output terminal, wherein, at least once, the second control signal is enabled after the first control signal is enabled.