Patent ID: 7421601

Claim:
A system for controlling power and performance in a microprocessor system, comprising: a monitoring and control system integrated into a microprocessor system on an integrated circuit chip, the monitoring and control system including: a hierarchical architecture, which includes a plurality of layers, each layer in the hierarchal architecture being responsive to commands from a higher level, the commands providing instructions on operations and power distribution, each level in the hierarchical architecture, wherein the integrated circuit chip includes cores where power is distributed as a local layer in the hierarchy, and a local power management and control unit (PMCU) is integrated at each core, and wherein the integrated circuit chip includes a global power management and control unit (PMCU) configured to interface between local PMCUs and a higher level in the hierarchy, the architecture including: a monitor device to monitor one or more of events, activity levels, direct power and temperature levels, within a domain of authority of the monitor device; a direct response mechanism configured to manage at least one of power and performance within a domain of action of the direct response mechanism, using a set of commands native to this domain of action; and a reporting device configured to report on monitored results and actions taken, to a next higher level in the hierarchy, if a next higher level exists.