Patent ID: 8176261

Claim:
An information processing apparatus comprising: a plurality of system boards connected via a bus, each of the system boards comprising a plurality of processors each including a cache memory and issuing a memory request, a main memory that forms a shared memory shared by the processors, and a system controller that controls a data transfer between one of the cache memory and the main memory based on the memory access request, selects a transfer source processor from transfer source candidate processors each having a cache memory with a cache status of owned that stores data requested by the memory access request when the requested data is available and a request source processor issuing the memory access request is closer to a write-back target main memory than the transfer source candidate processors, transfers the requested data, and changes the cache status of the cache memory of the transfer source processor to shared as well as changes the cache status of the cache memory of the request source processor to owned, wherein the system controller determines the physical distance between a transfer source candidate processor having the cache memory with the cache status of owned among the transfer source candidate processors and the write-back target main memory as well as determines the physical distance between the request source processor and the write-back target main memory when the memory access request is a fetch request.