Patent ID: 7239028

Claim:
A semiconductor device, comprising: a semiconductor chip having a main surface, wherein the main surface has a first area, and a second area located outside and adjacently to the first area; first, second and third electrode pads formed on the main surface in the second area, wherein the first, second and third electrode pads are aligned with each other and wherein the second electrode pad is located between the first and third electrode pads; an insulating layer formed on the main surface in the first and second areas, wherein the first, second and third electrode pads are exposed from the insulating layer; a first exterior terminal formed above a top surface of the insulating layer in the first area; a second exterior terminal formed above the top surface of the insulating layer in the first area; a first conductive pattern extending on the top surface of the insulating layer, the first conductive pattern electrically connected to the first and third electrode pads, and electrically connected to the first exterior terminal between the first and third electrode pads; and a second conductive pattern extending on the top surface of the insulating layer, the second conductive pattern electrically connected to the second electrode pad and the second exterior terminal, wherein the first exterior terminal is located nearer to a center side of the main surface than the second exterior terminal, and wherein the first conductive pattern is positioned along lateral sides of the first exterior terminal to partially surround the first exterior terminal.