Patent ID: 8306804

Claim:
A method of simulating an integrated circuit under electrostatic discharge (ESD) conditions implemented by executing a series of computer executable instructions that direct the operation of a computer to perform the following steps: identifying ESD protection cells and circuitry of the integrated circuit using a pattern matching engine that compares an input string representing component information provided for the integrated circuit against stored predefined string patterns representing known ESD protection elements and circuits; generating linear models of the identified ESD protection cells and circuitry using stored predefined physical attributes associated with the known ESD protection elements and circuits corresponding to the identified cells and circuitry; the linear models being respective low impedance and high impedance models representing the operation of the identified cells and circuitry in an ESD operating area under ESD conditions; simulating the identified ESD protection cells and circuitry using the high impedance models generated for those cells and circuits; determining a total voltage drop in all paths of each pin-pair of the ESD cells and circuitry based on results of the high impedance model simulation, ranking paths for each pin-pair in order of voltage drop, and selecting for each pin-pair a path having the lowest voltage drop; simulating the identified ESD protection cells and circuitry using the low impedance models applied for those paths of the pin-pairs having the selected lowest voltage drops; determining whether the voltage drop of a simulated path using the low impedance model exceeds the voltage drop of the next ordered path for a pin-pair; if the voltage drop of the selected path does not exceed the voltage drop of the next ordered path, reporting the simulation results; and if the voltage drop of the selected path does exceed the voltage drop of the next ordered path, stopping the simulation using the selected path, and repeating the generating, high impedance model simulating, voltage drop determining, low impedance model simulating and exceed determining steps using the next ordered path for that pin-pair.