Patent ID: 7330052

Claim:
A fracturable logic element comprising: a first, second, third, and fourth two-input lookup tables (2-LUTs), wherein each 2-LUT includes four memory elements, each memory element configured to hold one data bit; a set of six inputs; and a control circuit configured to operate in a first mode and a second mode, wherein, when the control circuit operates in the first mode, a first combinatorial output is generated using four of the set of six inputs and the first, second, third, and fourth 2-LUTs, wherein, when the control circuit operates in the second mode, a second combinatorial output is generated using a first subset of three of the set of six inputs and the first and second 2-LUTS, and wherein, when the control circuit operates in the second mode, a third combinatorial output is generated using a second subset of three of the set of six inputs and the third and fourth 2-LUTs, the first and second subsets being non-intersecting subsets of the set of six inputs.