Patent ID: 7944040

Claim:
A semiconductor device, comprising: an IC chip body that includes a circuit section having signal lines that are likely to emit noise (said signal lines referred to as noisy signal lines), a circuit section having signal lines that are susceptible to noise (said signal lines referred to as noise susceptible signal lines), and a multiplicity of IC pads arranged in a rectangular configuration on one side of, and along the periphery of, said IC chip body; and a package substrate that includes an insulating substrate having a multiplicity of via-holes formed to penetrate from one side to the other side of said insulating substrate, a multiplicity of pads formed on one side of said insulating substrate (said pads referred to as substrate pads), said substrate pads facing said IC pads and electrically connected to said IC chip body; a multiplicity of external electrodes formed to protrude from the other side of said insulating substrate, said external electrodes arranged in a grid configuration and surrounded by said substrate pads; a multiplicity of lead wires individually passing through one of said via-holes, each of said lead wires connecting one substrate pad to an associated one of said external electrodes, wherein: each of said noisy lines is connected to an associated member of a first group of IC pads of said IC pads (said group referred to as first IC pad group), while each of said noise susceptible lines is connected to an associated member of a second group of IC pads of said IC pads (said group referred to as second IC pad group); each member of said first IC pad group is connected to an associated member of a first group of external electrodes of said multiplicity of external electrodes (first external electrode group), while each IC pad of said second IC pad group is connected to an associated member of a second group of external electrodes of said multiplicity of external electrodes (second external electrode group); said first IC pad group is separated and spaced apart from said second IC pad group, and said first external electrode group is separated and spaced apart from said second external electrode group; and said circuit sections include an analog circuit and a digital circuit.