Patent ID: 6903566

Claim:
A semiconductor device testing apparatus comprising: a pattern data generator that outputs test pattern data for defining a logical value of a test pattern to be applied to a semiconductor device under test; a timing data generator that outputs timing data for defining timings of the rise and the fall of a test pattern signal to be applied to a semiconductor device under test; integer delay generation parts that are provided, in case the number of the semiconductor devices under test is N and the number of pins of each semiconductor device under test is K, by the same number as that K of pins of each semiconductor device under test, and that generates a delay time corresponding to an integer times a period of a reference clock in timing data outputted from the timing data generator to give a delay time corresponding to that integer times the period of the reference clock to a test pattern signal to be applied to each of pins of each semiconductor device under test; fraction delay data generation parts that are provided in correspondence to the respective integer delay generation parts of K, each having a start signal supplied from the corresponding one integer delay generation part at a timing that the delay time generated by each integer delay generation part has passed, and each outputting fraction delay data of the rise and the fall of a test pattern signal in synchronism with the start signal; waveform control parts that are provided by the same number as that N of the semiconductor devices under test for each of the fraction delay data generation parts of K, and that supply respective timing pulses generated therefrom in accordance with fraction data outputted respectively from the corresponding fraction delay data generation parts to pins having the same attribute of all of the semiconductor devices under test as set pulses and reset pulses in accordance with test pattern data outputted from the test pattern data generator and a set waveform mode; waveform generation parts that generate test pattern signals respectively in accordance with the set pulses and the reset pulses outputted from the waveform control parts respectively; individual data storage parts that are provided in correspondence to the respective waveform control parts, and that store therein individual data to be written in the corresponding semiconductor devices under test; and multiplexers that apply either one of the individual data stored in the individual data storage parts or test pattern data outputted from the pattern data generator.