Patent ID: 8741724

Claim:
A semiconductor device comprising; a semiconductor substrate; a first region and a second region are formed in the substrate, the first region and the second region include a first impurity of a first conductivity; an isolation region formed in the substrate, the isolation region defining the first region and the second region; a first insulating film and a first gate electrode that are formed over the first region; a second insulating film and a second gate electrode that are formed over the second region; a first sidewall formed on a side of the first gate electrode and a second sidewall formed on a side of the second gate electrode; a first source region formed in the semiconductor substrate, the first source region being adjacent to one side of the first gate electrode; a first drain region formed in the semiconductor substrate, the first drain region being adjacent to another side of the first gate electrode and separate apart from the another side of the first gate electrode; a second source region formed in the semiconductor substrate, the second source region being adjacent to the one side of the first gate electrode and overlapping the first source region, an impurity concentration of the second source region is different from an impurity of the first source region; a second drain region formed in the semiconductor substrate, the second drain region being overlapping the first drain region, the second drain region being overlapping the first gate electrode on a plane figure; and a metal silicide formed on the first source region, first drain region and a portion of the first electrode, the metal silicide not formed on the remaining portion of the first electrode.