Patent ID: 8691599

Claim:
A parameter extraction method for semiconductor devices, applied for extracting a delta channel width of a semiconductor device, the semiconductor device comprising at least one source, at least one drain and a multi-finger gate, wherein the multi-finger gate comprises a plurality of gate fingers, each of the gate fingers has two ends, and every two adjacent gate fingers share the contacts at each of the ends above a trench isolation region, the method comprising steps of: to providing a first multi-finger device, a second multi-finger device and a long channel device, wherein the first multi-finger device has a total channel width and a first gate-finger number, the second multi-finger device has a total channel width and a second gate-finger number, and the long channel device has a gate length and a gate width; providing a high-frequency test apparatus for measuring the first multi-finger device to get a first gate capacitance, and for measuring the second multi-finger device to get a second gate capacitance, wherein the first gate-finger number is different from the second gate-finger number; performing an open de-embedding, to form a first dummy open pad on the first multi-finger device and to form a second dummy open pad on the second multi-finger device, then the high-frequency test apparatus measuring the first dummy open pad to get a first parasitic gate capacitance, and measuring the second dummy open pad to get a second parasitic gate capacitance; computing a first intrinsic gate capacitance according to the first gate capacitance and the first parasitic gate capacitance, and computing a second intrinsic gate capacitance according to the second gate capacitance and the second parasitic gate capacitance; determining a linear function according to the first intrinsic gate capacitance, the second intrinsic gate capacitance, the first gate-finger number and the second gate-finger number, and computing a slope of the linear function; performing a three-dimensional capacitance simulation for computing the capacitance between the contacts on the ends of the gate fingers and the active region of the source and between the contacts on the ends of the gate fingers and the active region of the drain, to get a poly finger-end fringing capacitance; the high-frequency test apparatus measuring the long channel device to get a third gate capacitance, and calculating an inversion channel capacitance per unit area, wherein the inversion channel capacitance per unit area is defined that the third gate capacitance divided by the product of the gate length multiplied by the gate width; and computing the delta channel width according to the slope, the poly finger-end fringing capacitance and the inversion channel capacitance per unit area.