Patent ID: 7627737

Claim:
A processing element for a parallel processor, comprising: processing logic; first and second result registers each of which has an input and an output; a neighborhood connection register; a register connection selection circuit coupled to the processing logic and to the result registers, the register connection selection circuit including a feedback signal path structured to selectively couple the output of the second result register to the input of the first result register to allow a result of a processing operation stored in the second result register to be fed back to the first result register; and a neighborhood connection register selection circuit coupled to the neighborhood connection register and at least one of the first and second result registers, the register connection selection circuit being responsive to a first control signal, and the neighborhood connection register selection circuit being responsive to a second control signal, the register connection selection circuit and the neighborhood connection register being configured to selectively couple the first and second result registers, the processing logic and the neighborhood connection register to each other in a plurality of different configurations, each of the different configurations having a different order in which at least some of the first and second result registers, the processing logic and the neighborhood connection register are coupled to each other.