Patent ID: 8477541

Claim:
A nonvolatile semiconductor memory device comprising: a plurality of memory cells or a plurality of memory cell units each including a plurality of memory cells; and a memory cell array including the plurality of memory cells or the plurality of memory cell units, being arranged to form an array; wherein a first operation is performed in response to an input of a first command or an input of a first command sequence, and after the input of the first command or the input of the first command sequence, a first ready/busy signal goes from a ready state to a busy state in a first timing, and then the first ready/busy signal goes from a busy state to a ready state in a second timing before the first operation is completed, and the first operation includes an operation in which data stored in a selected memory cell included in the plurality of memory cells or the plurality of memory cell units is changed from first data to second data; wherein a second operation is performed in response to an input of a second command or an input of a second command sequence, and after the input of the second command or the input of the second command sequence, the first ready/busy signal goes from a ready state to a busy state in a third timing, and then the first ready/busy signal is kept to a busy state until the first operation is completed, and the second operation includes an operation in which data stored in a selected memory cell included in the plurality of memory cells or the plurality of memory cell units is changed from the first data to the second data; and wherein the first command is different from the second command, the first command sequence is different from the second command sequence, and the first data is different from the second data.