Patent ID: 6958288

Claim:
A manufacturing method of a semiconductor device, the method comprising the steps of: (a) forming a first insulation film over a semiconductor substrate; (b) forming a first wiring layer over said first insulation film; (c) forming, over said first wiring layer, a second insulation film lower in dielectric constant than said first insulation film; (d) forming a second wiring layer over said second insulation film; (e) removing said second insulation film within a first region surrounding said second wiring layer in plane, and using a bonding pad as a first wiring formed in said first region of said first wiring layer; (f) forming, over said bonding pad, a bump electrode electrically connected to said bonding pad; (g) after said step (f), cutting said semiconductor substrate along a division region to form individual semiconductor chips; (h) preparing an insulating tape, on a main surface of which a lead is formed, opposing a main surface of said semiconductor chip and said main surface of said insulation tape to each other, and disposing said semiconductor chip on said insulation tape so that said bump electrode is electrically connected to said lead; and (i) resin-scaling rear and side surfaces of said semiconductor chip so that said main surface of said semiconductor chip comes in no contact with a sealing resin under the condition that said semiconductor chip is disposed on said insulation tape.