Patent ID: 7663252

Claim:
An electric power semiconductor device comprising: first and second circuit patterns formed on main surfaces of first and second insulating substrates, respectively; first and second semiconductor chips mounted on the first and second circuit patterns, respectively; a multilayer electrode plate assembly disposed between the first and second insulating substrates, having first, second and third electrode terminals provided with a distance from each other; a first connecting conductor made by wire bonding for connecting the first and second semiconductor chips to the first and second electrode terminals; a second connecting conductor having an extending portion extended from a part of the third electrode terminal to be connected to the second circuit pattern; and a third connecting conductor having an extending portion extended from a part of the second electrode terminal to be connected to the first circuit pattern, wherein the connection between the extending portions of the second and third electrode terminals with the first and second circuit patterns, respectively, is implemented by a solder, and wherein the extending portion of the second electrode terminal has a horizontally extending portion and a bending portion downwardly bending in the vertical direction toward the first circuit pattern, and the end of the bending portion is connected to the first circuit pattern by solder, and the extending portion of the third electrode terminal has a horizontally extending portion and a bending portion downwardly bending in the vertical direction toward the second circuit pattern, and the end of the bending portion is connected to the second circuit pattern by solder.