Patent ID: 8803552

Claim:
A data processor chip comprising: a plurality of data processing elements each including at least one arithmetic-logic-unit; a plurality of memory elements adapted for storing at least one of program data and program code; at least one input/output element adapted for transmitting data to and receiving data from at least one of a high level memory and peripherals; and a bus system; wherein: each of the data processing, memory, and input/output elements is dedicated to its respective function and separate from each other; the bus system interconnects the data processing, memory, and input/output elements for transmitting data between specific ones of the elements according to a setting of the bus system at runtime; and each of the data processing, memory, and input/output elements is flexibly connectable for transmitting data to at least one other of the data processing, memory, and input/output elements depending on the setting of the bus system at runtime.