Patent ID: 8767022

Claim:
An array substrate comprising: a base substrate; an array of pixel electrodes formed on the base substrate; a plurality of gate lines, each of which is formed corresponding to each row of pixel electrodes; a plurality of data lines, each of which is formed corresponding to each odd number column of pixel electrodes and the next adjacent even number column of pixel electrodes; a plurality of first switching devices, each of which is connected with each odd-number-column pixel electrode, and the data lines charging the corresponding odd-number-column pixel electrodes via the corresponding first switching devices under driving control in corresponding time sequence; and a plurality of second switching devices, each of which is connected with each even-number-column pixel electrode, and the data lines charging the corresponding even-number-column pixel electrodes via the corresponding second switching devices under driving control in corresponding time sequence, wherein each of the first switching devices comprises: a first thin film transistor and a second thin film transistor, wherein the gate electrode of the first thin film transistor is connected with a gate line next to the gate line corresponding to the odd-number-column pixel electrode, the source electrode of it is connected with the gate line corresponding to the odd-number-column pixel electrode, and the drain electrode of it is connected with the gate electrode of the second thin film transistor; and the gate electrode of the second thin film transistor is connected with the drain electrode of the first thin film transistor, the source electrode of it is connected with the data line corresponding to the odd-number-column pixel electrode, and the drain electrode of it is connected with the odd-number-column pixel electrode.