Patent ID: 7656031

Claim:
A stackable semiconductor package having metal pin within through holes of package, comprising: an interconnect board having a dielectric substrate with a first surface and an opposite second surface; a plurality of electrically conductive circuit patterns on each of said first surface and said second surface of said dielectric substrate, wherein said circuit patterns have a plurality of bond fingers, and more than one of said circuit patterns of said first surface of said dielectric substrate are electrically connected through plated through via to more than one of said circuit patterns of said second surface of said dielectric substrate; a semiconductor chip having a plurality of input/output (I/O) pad at said first surface and said opposite second surface; a plurality of conductive connecting means, wherein each of said conductive connecting means is electrically connected between an I/O pad of said semiconductor chip and a respective bond finger of said circuit patterns of a surface of said dielectric substrate; a resin encapsulant having first surface and second opposing surface, wherein said first surface of said resin encapsulant have a first direction, said second surface of said resin encapsulant have a second direction opposite to said first direction, said semiconductor chip is embedded in said resin encapsulant and said resin encapsulant covers and extends vertically beyond said semiconductor chip in said first direction; a plurality of through holes being disposed outside a periphery of said semiconductor chip and being extended vertically across all of a thickness of said stackable semiconductor package between said first surface of said resin encapsulant and said second surface of said interconnect board; a plurality of metal pins being inserted in said through holes, being unbent in said first direction and said second direction, extending vertically across a first surface and a second surface of said through hole, and having two exposed ends to serve as connecting means for upper and lower stacking; and a plurality of conductive bonds contacting said metal pins and said circuit patterns, and providing electrical continuity between said metal pins and said circuit patterns.