Patent ID: 8555092

Claim:
A memory power supply control circuit comprising: a plurality of memory slots; a platform controller hub (PCH) connected to the plurality of memory slots; a first synchronous rectification driver maintaining a working state at all time; a plurality of second synchronous rectification drivers; and a complex programmable logic device (CPLD) connected between the PCH and the plurality of second synchronous rectification drivers, the CPLD receiving information from the PCH to determine a number of used memory slots of the plurality of memory slots, and controlling working states of the plurality of second synchronous rectification drivers according to the number of used memory slots of the plurality of memory slots; wherein the number of the plurality of memory slots is nine, the number of the second synchronous rectification drivers is four; if the number of the used memory slots is less than or equal to one, data output pins of the CLPD respectively output “0”, “0”, “0”, and “0” to the second synchronous rectification drivers, thereby no second synchronous rectification driver working; if the number of the used memory slots is greater than one but less than or equal to three, the data output pins of the CLPD respectively output “0”, “0”, “0”, and “1” to the second synchronous rectification drivers to control one second synchronous rectification driver to work; if the number of the used memory slots is greater than three but less than or equal to five, the data output pins of the CLPD respectively output “0”, “0”, “1”, and “1” to the second synchronous rectification drivers to control two second synchronous rectification drivers to work; if the number of the used memory slots is greater than five but less than or equal to seven, the data output pins of the CLPD respectively output “0”, “1”, “1”, and “1” to the second synchronous rectification drivers to control three second synchronous rectification drivers to work; if the number of the used memory slots is greater than seven, the data output pins of the CLPD respectively output “1”, “1”, “1”, and “1” to the second synchronous rectification drivers to control four second synchronous rectification drivers to work; wherein “1” stands for a high voltage signal and “0” stands for a low voltage signal.