Patent ID: 6898657

Claim:
An autonomous configurable signal processing resource in a multi-processor system, said multi-processor system two or more processor nodes, each processor node having a processor, local memory and a communications bus interface, also having a plurality of point-to-point communication busses disposed between pairs of said communications bus interfaces such that data may be moved across said point-to-point busses between said local memories of said processor nodes, and further having one or more I/O busses disposed to communicate with all said processor nodes as well with sources and destinations outside said arrangement, said autonomous configurable signal processing resource comprising: one or more configurable signal processing frameworks selectably disposed in series with one or more communication bus or I/O bus such that data traversing a bus may be processed by logic hosted by said processing frameworks, and a direct memory access (“DMA”) interface to one or more of the other processing nodes for receiving data, and an internal bus selector for storing data and computational results in a local memory; a bi-directional bus selector associated with said local memory for selectively inputting and outputting data; and a DMA controller disposed as to communicate with said local memory bus selector and said signal processing framework internal bus selector such that said signal processing framework may autonomously receive and transmit data selectively to and from said local memory, said DMA controller providing retrieval of data from said local memory and presentation of said retrieved data to said signal processing resource input DMA interface.