Patent ID: 7916110

Claim:
A method of driving a data driving apparatus for a liquid crystal panel, wherein the data driving apparatus is separated into at least three integrated circuits (hereafter, ICs) which include a digital to analog converter integrated circuit (hereafter, DAC IC) and at least two output buffer ICs, commonly connected to the DAC IC and connected to a plurality of data lines of the liquid crystal panel, wherein the DAC IC includes a shift register, a latch part, a gamma voltage part, a DAC part and a demultiplexor, the method comprising: generating a sequential sampling signal at the shift register; sequentially sampling and latching the n pixel data in response to the sampling signal and outputting the latched n pixel data into the DAC part at the latch part; generating a plurality of gamma voltages at the gamma voltage part; converting n pixel data into n analog pixel signals using the plurality of gamma voltages at the DAC part, n being a positive integer greater than one, wherein the DAC part has n input lines inputting the n pixel data and n output lines outputting the n analog pixel signals: outputting the n pixel signals from the DAC part to one of the at least two output buffer IC based on a time division of the pixel data at the demultiplexor, wherein the n pixel signals from the DAC part are output to one output buffer IC and then next n pixel signals from the DAC part are output to next output buffer IC, wherein n input lines of the demultiplexor connect to the n output lines of the DAC part; and buffering the n pixel signals from the demultiplexor in the DAC IC at each of the output buffer ICs and applying the n buffered pixel signals to the plurality of data lines, wherein the DAC IC is mounted on a data printed circuit board (PCB) and each of the buffer ICs is mounted in a tape carrier package (TCP), connected between the data PCB and the liquid crystal panel, wherein the output buffer ICs each in the TCP has simpler constituent than the DAC IC on the data PCB, and wherein at least two TCPs, in which the at least two buffer ICs are respectively mounted, commonly connected to the DAC IC on the data PCB.