Patent ID: 7113561

Claim:
Clock phase control circuit for controlling the clock phase of a transceiver, having (a) a sampling circuit for sampling an analogue received signal with a sampling clock signal; (b) an echo signal compensation circuit for compensating an echo signal which is produced by means of a transmit signal transmitted by the transceiver, it being possible to set the echo signal compensation circuit in an adaptive fashion as a function of a setting signal; (c) a control circuit for generating a control signal for controlling the clock phase, which control signal specifies the phase deviation between the signal phase of the sampling clock signal and a setpoint signal phase of an ideal sampling clock signal; (d) a loop filter for filtering the control signal; (e) a phase counter for generating the sampling clock signal as a function of the filtered control signal, characterized in that (f) an amplitude limiting circuit is provided between the loop filter and the phase counter, which amplitude limiting circuit limits the amplitudes of the filtered control signal to a limiting value; (g) the limiting value depending on the setting signal for the echo signal compensation circuit.