Patent ID: 7534695

Claim:
A method of manufacturing a semiconductor device, in which on a semiconductor substrate, semiconductor elements are formed in an element forming area and an alignment mark used in photolithography is formed outside the element forming area, the method comprising the steps of: forming an element separating insulating film on the upper surface of the semiconductor substrate; forming a gate multilayer film for forming a gate electrode on the upper surface of the semiconductor substrate, which includes the area where the element separating insulating film is formed; selectively removing the gate multilayer film in an alignment mark forming area, which is positioned on the element separating insulating film, so that the gate multilayer film remains around the alignment mark forming area; forming a pattern, made by using a first conductive film, in the element forming area on the upper surface of the semiconductor substrate, and also forming the alignment mark made by using the first conductive film in the alignment mark forming area surrounded by the gate multilayer film; forming an inter-layer insulating film on the upper surface of the semiconductor substrate after the pattern and the alignment mark are formed; selectively removing the inter-layer insulating film in the alignment mark forming area, so that the inter-layer insulating film remains on the gate multilayer film around the alignment mark forming area; removing or thinning the element separating insulating film around the alignment mark; forming a pattern, made by using a second conductive film, on the inter-layer insulating film by performing alignment of the photolithography by using the alignment mark.