Patent ID: 7411238

Claim:
A semiconductor integrated circuit device comprising: a memory cell having a first and a second drive MISFET and a first and a second load MISFET, the first and the second drive MISFET each having a source region and a drain region formed in a substrate, the first and the second load MISFET each having a source region and a drain region formed in a substrate, gate electrodes of the first and second drive MISFET and the first and second load MISFET formed over a main surface of the substrate; a first insulating film is formed over the first and second drive MISFET and the first and second load MISFET, wherein the first insulating film has a first opening and a second opening; a first capacitor element formed over the side wall and bottom of the first opening such that the first capacitor element has, as a lower electrode, a first conductive film formed along the side wall and bottom of the first opening, as a capacitor insulator film, a second insulating film formed over the first conductive film, and as an upper electrode, a second conductive film formed over the second insulating film; and a second capacitor element formed over the side wall and bottom of the second opening such that the second capacitor element has, as a lower electrode, a third conductive film formed along the side wall and bottom of the second opening, as a capacitor insulator film, a third insulating film formed over the third conductive film, and as an upper electrode, a fourth conductive film formed over the third insulating film, wherein the first opening is formed to extend over the drain region of the first drive MISFET and the drain region of the first load MISFET such that the first conductive film is electrically connected to the drain of the first drive MISFET, the drain of the first load MISFET, the gate electrode of the second drive MISFET and the gate electrode of the second load MISFET, wherein the second opening is formed to extend over the drain region of the second drive MISFET and the drain region of the second load MISFET such that the third conductive film is electrically connected to the drain of the second drive MISFET, the drain of the second load MISFET, the gate electrode of the first drive MISFET and the gate electrode of the first load MISFET.