Patent ID: 7400546

Claim:
A multi-mode power gating apparatus for reducing leakage current in a core array, the apparatus comprising: a plurality of distributed header devices correspondingly coupled to a plurality of memory arrays within the core array, each of the plurality of distributed header devices having a plurality of transistor devices in parallel connection with respect to one another, the plurality of transistor devices correspondingly coupled to a plurality of columns within each of the plurality of memory arrays, and each of the plurality of distributed header devices configured for limiting leakage current through each of the plurality of memory arrays; a plurality of header drivers correspondingly coupled to the plurality of distributed header devices, the plurality of header drivers being configured for correspondingly enabling the plurality of distributed header devices to operate in a plurality of operational modes including a sleep mode, a wake mode, and a retention mode, at least one of the plurality of distributed header devices is operating in wake mode while the remaining of the plurality of distributed header devices are operating in sleep mode or retention mode when the core array is accessed; and a plurality of word-line drivers correspondingly coupled to a plurality of word-lines within each of the plurality of memory arrays, the plurality of word-line drivers coupled to each of the plurality of memory arrays is configured for correspondingly accessing one of the plurality of word-lines in each of the plurality of memory arrays, the plurality of word-line drivers coupled to each of the plurality of memory arrays further configured for operating in the plurality of operational modes, the plurality of word-line drivers of one of the plurality of memory arrays is operating in wake mode while the plurality of word-line drivers of each of the remaining plurality of memory arrays are operating in sleep mode or retention mode reducing power leakage in the plurality of word-line drivers, the operation of the plurality of word-line drivers of each of the plurality of memory arrays being controlled by at least one of the plurality distributed header devices.