Patent ID: 6948014

Claim:
Register for the parallel-serial conversion of data having: (a) a plurality of cyclically driven shift registers, each comprising series-connected data holding elements, (b) each data holding element being connected to a data input line; (c) each shift register, upon receiving an input control signal for the shift register, loading the data present on the data input lines into the data holding elements connected thereto; (d) each shift register, upon receiving an output control signal for the shift register, outputting the datum buffer-stored in the last data holding element of the shift register, wherein there is connected downstream of each shift register a further data holding element, which, upon receiving an input control signal for loading the preceding shift register, is preloaded with the datum for the first data holding element of the shift register and, upon reception of the output control signal for the shift register, outputs said preloaded datum to an output data line via a data signal driver for generating a serial output data stream with unambiguous data signal states.