Patent ID: 8508457

Claim:
A shift register integrated on an active-matrix substrate of a flat screen, for controlling selection rows for image points of the flat screen, the shift register comprising a plurality of stages in cascade, each stage being driven by first and second complementary clock signals and providing a row selection signal on an output node, and each stage, between an internal node and said output node, comprising: a first and a second transistor connected in series between an output node of a previous stage, or a node receiving an input signal of the register, and a negative power supply bus, the midpoint of connection between said first and second transistors being said internal node of the stage, a third and a fourth transistor connected in series between a clock signal from among the first and second complementary clock signals, and a negative power supply bus, the gate of said third transistor being connected to said internal node, the midpoint of connection between said third and fourth transistors being said output node, said second and fourth transistors being controlled on their gate by an output signal of a following stage, or by a discharge control signal for the last stage of the shift register, and a first capacitor connected between the other of the first and second complementary clock signals and said internal node, and a second capacitor connected between said internal node and said output node, each stage comprising a discharge circuit to discharge said second capacitor, wherein said discharge circuit is activated by an activation signal which is the discharge control signal of the last stage, the discharge control signal being in an active state when the flat screen starts up.