Patent ID: 7514740

Claim:
A memory cell comprising: a semiconductor substrate; a floating gate over the semiconductor substrate; a first capacitor comprising a first plate, the floating gate, and a dielectric therebetween, the first plate comprising a first doped region and a second doped region in the semiconductor substrate; a second capacitor comprising a second plate, the floating gate, and a dielectric therebetween, wherein the second plate of the second capacitor comprises a third doped region and a fourth doped region in the semiconductor substrate, the third doped region and the fourth doped region disposed on opposite sides of the floating gate, and the third doped region and the fourth doped region interconnected by a conductive feature; a third capacitor comprising a third plate and a fourth plate, wherein the third and fourth plates are formed in respective metallization layers over the semiconductor substrate, and wherein the third plate is electrically connected to the floating gate; and a transistor comprising: a gate electrode over the semiconductor substrate; and a first and a second source/drain region substantially aligned with opposite sidewalls of the gate electrode, wherein the second source/drain region is connected to the first doped region of the first capacitor.