Patent ID: 8854386

Claim:
A method of controlling an operation of writing data including a plurality of consecutive input data to a graphic memory having a first memory area and a second memory area, the first memory area being separate from the second memory area, the plurality of consecutive input data including first input data, second input data, third input data and fourth input data, the method comprising: receiving the first input data; latching the first input data in response to a first pulse of a first clock signal; receiving the second input data; writing simultaneously the first input data to the first memory area in response to a second clock signal and the second input data to the second memory area in response to a third clock signal; receiving the third input data; latching the third input data in response to a second pulse of the first clock signal; receiving the fourth input data; and writing simultaneously the third input data to the first memory area in response to the second clock signal and the fourth input data to the second memory area in response to the third clock signal.