Patent ID: 8331515

Claim:
A clock regeneration circuit for sampling a demodulated signal with an amplitude corresponding to a deviation in frequency or phase of modulated waves, at a predetermined symbol point, and regenerating a symbol clock defining a timing of the sampling, so as to regenerate demodulated data from an amplitude value of obtained symbol data, comprising: a timer operable to generate the symbol clock; an oversampling section operable to oversample the demodulated signal at a frequency higher than the symbol clock; a calculation section operable to calculate a difference value from an ideal amplitude level to be obtained at the symbol point, for symbol data at each of total three points consisting of the symbol point and two measurement points on respective delay and advance sides with respect to the symbol point, among a plurality of symbol data obtained by the oversampling; a selection section operable to select one of the measurement points on the respective delay and advance sides with respect to the symbol point, the selected measurement point being smaller than the other measurement point in terms of the difference value; and a timing correction section causing the timer to shift a sampling timing at the symbol point in a next cycle, toward the measurement point selected by the selection section, by a time corresponding to the difference value at the symbol point.