Patent ID: 7313642

Claim:
A bus bridge that is connected to a first bus and a second bus, comprising: an arbiter operable to grant ownership of the first bus to one of a plurality of devices connected to the first bus; a detecting unit operable to detect a read cycle initiated by the device on the first bus, the read cycle being a cycle to read data stored in a memory which can also be accessed by another device connected to the second bus; a first signaling unit operable to send a first signal to the arbiter, when the data is not yet transferable to the device at a time when the read cycle is detected; a second signaling unit operable to send a second signal to the arbiter, when the data becomes transferable to the device, wherein the arbiter deprives the device of the ownership of the first bus upon receipt of the first signal, and withholds from granting the ownership of the first bus to the device until receipt of the second signal; a third signaling unit operable to send a third signal to the arbiter, when the transfer of the data to the device is completed, wherein the arbiter grants the ownership of the first bus to the device upon the receipt of the second signal, and maintains the ownership of the first bus by the device until receipt of the third signal; wherein the detecting unit includes: a judging unit operable to judge whether the memory which stores the data to be read is a local memory that is locally connected with the bus bridge, and the first signaling unit sends the first signal to the arbiter, when the judging unit judges in the affirmative and the data is not yet transferable to the device; and a buffer operable to temporarily store the data read from the local memory, wherein the second signaling unit sends the second signal to the arbiter, once the data is stored into the buffer; wherein the arbiter includes: a storing unit operable to store status information of each device that is connected to the first bus and can request the ownership of the first bus, and the arbiter (a) sets a first flag in status information of the device initiating the read cycle and deprives the device of the ownership of the first bus, upon the receipt of the first signal, (b) withholds front granting the ownership of the first bus to the device until the receipt of the second signal, (c) sets a second flag in the status information of the device and grants the ownership of the first bus to the device, upon the receipt of the second signal, and (d) maintains the ownership of the first bus by the device until the receipt of the third signal.