Patent ID: 8900959

Claim:
A method of forming a semiconductor structure comprising: forming an alternating stack of a first semiconductor material and a second semiconductor material on a substrate; patterning said alternating stack to form a patterned stack including a nanowire-including region, a first pad region adjoining said nanowire-including region and comprising first semiconductor material pad portions, and a second pad region adjoining said nanowire-including region and spaced from said first pad region; removing said second semiconductor material selective to said first semiconductor material, wherein said nanowire-including region includes semiconductor nanowires containing said first semiconductor material and suspended between said first pad region and said second pad region, and does not include said second semiconductor material, and said first and second pad regions include second semiconductor material pad portions having sidewalls that are laterally recessed from sidewalls of said first semiconductor material pad portions; forming a gate electrode structure straddling said semiconductor nanowires; forming a gate spacer around said gate electrode structure; and forming a raised source region and a raised drain region by depositing a semiconductor material on physically exposed surfaces of said semiconductor nanowire and said first and second pad regions.