Patent Description:
The present application is related to a technical field of display, specially related to a pixel structure, an array substrate and a display panel.

In the display panel, a dual-gate pixel driving structure is used, so that gate lines are doubled, while data lines is reduced by half, and the drive cost can be reduced, thereby the production cost can be reduced. In a dual-gate driving pixel structure, if the two adjacent columns of pixel units are connected to the same data line and are symmetrically arranged on two sides of the data lines, the vertical lines and the like are easy to occur. In order to improve the display quality, it can allow two adjacent pixel units as a group, connected to the same data line and arranged on the same side of the data line. The two adjacent groups of pixels in the same column are connected to different data lines, which could cause the polarity of a group of pixels is opposite to the polarities of its upper, lower, left and right groups of pixels, thereby to improve the display quality.

However, this arrangement will cause a difference of the distances of two pixel units connected to the same data line to the data line, and such difference of distances will cause that the capacitances of the two adjacent pixel units do not match each other, causing non-uniform brightness distribution and poor display. If for improving the uniformity of the capacitances, the thin film transistor is arranged in between the two pixel units to achieve a capacitance matching purpose, the opening ratio of the pixels is reduced or pixel electrode symmetry is not good.

The statements herein provide only background information relevant to this application and do not necessarily constitute prior art.

<CIT> discloses a dual-gate array substrate wherein two adjacent pixels along the gate line direction are connected via a respective TFT to the same data line while being connected to two adjacent different gate line. The pixel electrodes of both pixels are connected to the respective drain electrodes of the respective TFT element via a respective conductive trace.

The present application provides a pixel structure, an array substrate and a display panel, aiming to improve a pixel opening ratio and pixel electrode symmetry, ensuring a capacitance matching between pixel units, in order to optimize the display quality.

To realize the above purpose, the present application provides a pixel structure as defined in appended claim <NUM>. Preferred embodiments of the pixel structure are defined in the appended dependent claims <NUM>-<NUM>. The present application further provides an array substrate as defined in appended claim <NUM>. Preferred embodiments of the array substrate are defined in the appended dependent claims <NUM> and <NUM>. The present application further provides a display panel as defined in appended claim <NUM>.

The technical solutions in the embodiments of the present application will be clearly and completely described in connection with the accompanying drawings.

It should be noted that, in the embodiments of the present application, directional indications (such as upper, lower, left, right, front and rear) are involved. The directional indication is only used to interpret the relative positional relationship, motion condition, etc. between the components in a particular posture (as shown in the figure), and if the specific posture changes, the directional indication changes accordingly.

In addition, the descriptions of "first", "second" and the like are used for descriptive purposes only in the embodiments of the present application and are not to be construed as indicating or implying the relative importance or implicitly indicating the number of technical features. Thus, a feature defined with "first", "second" may explicitly or implicitly include at least one of such feature. In addition, the technical solutions between the various embodiments can be combined with each other, but must be realized by a person of ordinary skill in the art, and when a combination of technical solutions is contradictory or cannot be realized, the combination of the technical solutions should not be considered to exist and are not within the protection scope of the application.

The term "and/or" as used in the present application, is merely an association relationship that describes associated objects, indicating that there may be three relationships, for example, A and/or B, which may be expressed as: A alone, A and B being present, and B alone. In addition, the character "/", in general, indicates that the front-and-back correlated objects are in an "or" relationship.

The present application provides a pixel structure, which can be applied to a dual-gate pixel driving structure.

A Dual-Gate Pixel Driving Structure (Dual-Gate), which may also be referred to as a DRD (Double-Rate Driving) structure, the gate lines have been doubled, and meanwhile, the data lines have been reduced by half. In the display panel, only GOA driving circuits need to be increased for the increase of the gate lines, the production cost is not increased significantly. A number of integrated chips in a source driving circuit is reduced by half since the data lines are reduced by half. A number of ICs of the panel can be reduced, the driving cost can be effectively reduced by adopting a dual-gate pixel driving structure, and therefore the production cost of the display panel is reduced.

Two adjacent data lines in a data line driver of the general display panel are opposite in polarities. The application can adopt + or - to represent the positive and negative polarity of a pixel in a same frame. As long as the pixels are designed to be staggered to the left and right of the data line, it can make the pixels of left and right, up and down opposite to each other in polarity, so that the pixels can have better image quality. However, same data line driving in the general DRD structure can make one column of pixels extending along the data line have the same polarity, which is easy to cause poor image quality. In order to improve the quality of a picture, two adjacent pixel units can be a group, connected to a same data line and are both set on a same side of the data line, and two adjacent groups of pixels in a same column are connected to different data lines, a group of pixels can be made to be opposite to polarities of pixel groups on the up-and-down, left-and-right sides thereof, thereby improving the display quality. However, the method has the disadvantage that distances between the two pixels connected to the same data line and the data line are different, causing that capacitance of two adjacent pixels do not match with each other, and display defects caused by uneven brightness and darkness distribution can be caused. In order to lighten an unevenness of the capacitances, If the thin film transistors of the pixels are set in the middle of every two data lines, namely between every two adjacent pixels, source electrode lines of the thin film transistors of the two pixels can be equivalent, so that a capacitance matching can be achieved between every two adjacent pixels connected to the same data line, but the data lines and the thin film transistors in the middle of the data lines may occupy the arrangement area of the pixel electrodes, so that a pixel opening rate is reduced, or symmetry of the pixels is poor.

In order to solve the above problem, please refer to <FIG> and <FIG>, which shows the pixel structure provided by an embodiment of the present application. The pixel structure includes:.

The first pixel unit <NUM> and the second pixel unit <NUM> are arranged in the second direction; the first pixel electrode <NUM> is set closer to the first data line D1 than the second pixel electrode <NUM>, and the first thin film transistor <NUM> and the second thin film transistor <NUM> are set close to the first data line D1.

A first connecting trace <NUM> is set between the first drain electrode <NUM> and the first pixel electrode <NUM>, and a second connecting trace <NUM> corresponding to the first connecting trace <NUM> is arranged between the second drain electrode <NUM> and the second pixel electrode <NUM> so that capacitances of the first pixel unit <NUM> and the second pixel unit <NUM> are matched.

In the present embodiment, the first pixel electrode <NUM> is set closer to the first data line D1 than the second pixel electrode <NUM>. Namely, the distance between the first pixel electrode <NUM> and the first data line D1 and the distance between the second pixel electrode <NUM> and the first data line D1 are different. The first thin film transistor <NUM> and the second thin film transistor <NUM> are both arranged close to the first data line D1. Namely, the first thin film transistor <NUM> and the second thin film transistor <NUM> are both arranged on one side of the first data line D1, and therefore, the distance between the first thin film transistor <NUM> and the first pixel electrode <NUM> is not equal to the distance between the second thin film transistor <NUM> and the second pixel electrode <NUM>. In the embodiment, the first thin film transistor <NUM> and the second thin film transistor <NUM> are both arranged on one side of the first data line D1 to effectively avoid the problem that the first thin film transistor <NUM> and the second thin film transistor <NUM> are placed in the middle of the first pixel electrode <NUM> and the second pixel electrode <NUM> to occupy the pixel electrode arrangement area, so that the first pixel electrode <NUM> and the second pixel electrode <NUM> can have better symmetry, an area of the non-display area is reduced, and the pixel opening rate is improved.

Moreover, the first connecting ling <NUM> connecting the first drain electrode <NUM> and the first pixel electrode <NUM> and the second connecting trace <NUM> connecting the second drain electrode <NUM> and the second pixel electrode <NUM> are set correspondingly so that the capacitances of the first pixel unit <NUM> and the second pixel unit <NUM> are matched. Namely, through the matching arrangement of the first connecting trace <NUM> and the second connecting trace <NUM>, the capacitance matching of the first pixel unit <NUM> and the second pixel unit <NUM> is ensured. The display brightness uniformity is improved, the display quality is improved, the capacitance matching is achieved through the first connecting trace <NUM> and the second connecting trace <NUM> which both serve as drain connecting traces, the difficulty of line arrangement is reduced, and the difficulty of production process is reduced.

In the embodiment, the first pixel unit <NUM> and the second pixel unit <NUM> are sandwiched between the first gate line G1 and the second gate line G2, namely, the first gate line G1 and the second gate line G2 are set on both sides of the first pixel unit <NUM> and the second pixel unit <NUM> respectively. The first gate line G1 is connected to the first gate electrode <NUM> of the first thin film transistor <NUM>. The second gate line G2 is connected to the second gate electrode <NUM> of the second thin film transistor <NUM>. The first data line D1 is connected to the first source electrode <NUM> of the first thin film transistor <NUM> and the second source electrode <NUM> of the second thin film transistor <NUM> at the same time. Thus, the two pixel units in the first direction namely an extension direction of the gate lines are connected to different gate lines, and are connected to the same data line, so that a dual-gate driving structure is formed, the driving cost is reduced, and the production cost is reduced.

In this embodiment, the capacitance matching may refer to a storage capacitance of the first pixel unit <NUM> matching with a storage capacitance of the second pixel unit <NUM>, such as that the storage capacitance of the first pixel unit <NUM> is equal to the storage capacitance of the second pixel unit <NUM>. In the embodiment, the pixel structure further includes a common electrode V1, The storage capacitances of the first pixel unit <NUM> are formed by a capacitance formed between the common electrode V1 and the first pixel electrode <NUM> as well as a capacitance formed between the common electrode V1 and the first connecting trace <NUM>, namely, the storage capacitance of the first pixel unit <NUM> includes the capacitance formed between the common electrode V1 and the first pixel electrode <NUM> and the capacitance formed between the common electrode V1 and the first connecting trace <NUM>. the storage capacitance of the second pixel unit <NUM> is formed by a capacitance formed between the common electrode V1 and the second pixel electrode <NUM> as well as a capacitance formed between the common electrode V1 and the second connecting trace <NUM>. Namely, the storage capacitance of the second pixel unit <NUM> includes a capacitance formed between the common electrode V1 and the second pixel electrode <NUM> and a capacitance formed between the common electrode V1 and the second connecting trace <NUM>. In this embodiment, the common electrode V1 is arranged on peripheral sides of the first pixel electrode <NUM> and the second pixel electrode <NUM> and is overlappedly set with the first pixel electrode <NUM> and the second pixel electrode <NUM>, so that such arrangement can increase overlapping areas between the common electrode V1 and the first pixel electrode <NUM> and between the common electrode V1 and the second pixel electrode <NUM>, thereby increasing the storage capacitance.

In one embodiment, the capacitance matching may refer to a matching between a sum of capacitances of the first pixel unit <NUM> and a sum of capacitances of the second pixel unit <NUM>, for instance, the sum of the capacitances of the first pixel unit <NUM> is equal to the sum of the capacitances of the second pixel unit <NUM>. The capacitance formed in the first pixel unit <NUM> includes a capacitance formed by the first pixel electrode <NUM> and the first data line D1, a capacitance formed by the first pixel electrode <NUM> and the first gate line G1, a storage capacitance of the first pixel unit <NUM>, a liquid crystal capacitance that includes a capacitance formed by the first pixel unit <NUM> and a common electrode on a color film substrate, and a capacitance between the first pixel electrode <NUM> and adjacent pixel electrodes. Similarly, the capacitance formed in the second pixel unit <NUM> includes a capacitance formed by the second pixel electrode <NUM> and the second data line D2, a capacitance formed by the second pixel electrode <NUM> and the second gate line G2, a storage capacitance of the second pixel unit <NUM>, a liquid crystal capacitance that includes a capacitance formed between the second pixel unit <NUM> and a common electrode on the color film substrate, and a capacitance between the second pixel electrode <NUM> and adjacent pixel electrodes. In the embodiment, the capacitance matching can further refer to the capacitance matching of each capacitance of the first pixel unit <NUM> with each capacitance of the second pixel unit <NUM> correspondingly, such that all capacitances of the first pixel unit <NUM> are equivalent to the counterparts of the second pixel unit correspondingly. In the embodiment, since the first thin film transistor <NUM> and the second thin film transistor <NUM> are both set on one side of the first data line D1, it is ensured that the first pixel electrode <NUM> and the second pixel electrode <NUM> can have better symmetry, the arrangement matching of the first pixel unit <NUM> and the second pixel unit <NUM> is ensured, and the matching of the sum of capacitances of the first pixel unit <NUM> and the sum of capacitances of the second pixel unit <NUM> can be ensured. Under the condition that the distance between the first thin film transistor <NUM> and the first pixel electrode <NUM> and the distance between the second thin film transistor <NUM> and the second pixel electrode <NUM> are not equal, capacitance matching is realized through the matching arrangement of the first connecting trace <NUM> and the second connecting trace <NUM>, the difficulty of trace arrangement is reduced, the difficulty of the matching of capacitances is reduced, the difficulty of the production process is reduced, and the product production efficiency and yield are improved.

In one embodiment, trace impedances of the first connecting trace <NUM> and the second connecting trace are equal, thereby ensuring that the capacitance formed by the first pixel electrode <NUM> and the capacitance formed by the second pixel electrode <NUM> are matched, and the display quality is improved. In the embodiment, referring to <FIG>, lengths of the first connecting trace <NUM> and the second connecting trace <NUM> are the same and widths of the first connecting trace <NUM> and the second connecting trace <NUM> are the same, so as to ensure the trace impedances to be equivalent. Of course, in another embodiment, the length and width of the first connecting trace <NUM> may be different from the length and width of the second connecting trace <NUM> correspondingly, so that the specific arrangement of the first connecting trace <NUM> and the second connecting trace <NUM> is matched with the capacitance formed by the first pixel electrode <NUM> and the second pixel electrode <NUM>, thereby ensuring the capacitance matching between the first pixel unit <NUM> and the second pixel unit <NUM>.

In one embodiment, the storage capacitance formed by the first connecting trace <NUM> is equal to the storage capacitance formed by the second connecting trace <NUM>. In the embodiment, referring to <FIG>, the first thin film transistor <NUM> and the second thin film transistor <NUM> are both set on one side of the first data line D1, namely, it is ensured that the first pixel electrode <NUM> and the second pixel electrode <NUM> can have better symmetry, thereby ensuring that the storage capacitance formed by the first pixel electrode <NUM> is equal to the storage capacitance formed by the second pixel electrode <NUM>. Making the storage capacitance formed by the first connecting trace <NUM> equal to the storage capacitance formed by the second connecting trace <NUM>, the storage capacitance of the first pixel unit <NUM> can be further effectively ensured to be equal to the storage capacitance of the second pixel unit <NUM>. In the embodiment, the overlapping area of the first connecting trace <NUM> and the common electrode V1 is equal to the overlapping area of the second connecting trace <NUM> and the common electrode, so as to ensure that the storage capacitance formed by the first connecting trace <NUM> is equal to the storage capacitance formed by the second connecting trace <NUM>.

In one embodiment, referring to <FIG> and <FIG>, the first pixel unit <NUM> and the second pixel unit <NUM> are set on the same side of the first data line D1. In this embodiment, the first pixel unit <NUM> and the second pixel unit <NUM> are set on the same side of the first data line D1 connected to the first pixel unit <NUM> and the second pixel unit <NUM>, and the first pixel unit <NUM> and the second pixel unit <NUM> are set adjacent to each other. Specifically, the first pixel electrode <NUM> in the first pixel unit <NUM> and the second pixel electrode <NUM> in the second pixel unit <NUM> are set side by side in the first direction, namely the extension direction of the gate line, and the first pixel electrode <NUM> is closer to the first data line D1 than the second pixel electrode <NUM>, namely the first pixel electrode <NUM> is set on one side of the first data line D1, and the second pixel electrode <NUM> is set on one side of the first pixel electrode <NUM> far away from the first data line D1. In this way, the arrangement of the pixel units is facilitated. The first thin film transistor <NUM> and the second thin film transistor <NUM> are set on two sides of the first pixel electrode <NUM> in the first direction and are symmetrically arranged. Namely, the first thin film transistor <NUM> and the second thin film transistor <NUM> are merely set on both sides of the first pixel electrode <NUM> adjacent to the first data line D1, thereby avoiding the problem of reducing an aperture ratio and affecting the pixel electrode symmetry caused by being placed between the first pixel electrode <NUM> and the second pixel electrode <NUM>. The first thin film transistor <NUM> and the second thin film transistor <NUM> are symmetrically set, which is, on one hand, to reduce the manufacturing difficulty of the process, and on the other hand, helpful to ensure the capacitance matching of the first pixel unit <NUM> and the second pixel unit <NUM>, thereby improving the display quality. Further, the shape of the first pixel electrode <NUM> and the second pixel electrode <NUM> is set to be same and the first pixel electrode <NUM> and the second pixel electrode <NUM> are symmetrically set, and the display quality is ensured.

In one embodiment, referring to <FIG> and <FIG>, the first gate line G1 includes a first containing section G11 set away from the first pixel electrode <NUM> in the first direction, a first connecting section G13 disposed adjacent to the second pixel electrode <NUM> in the first direction, and a first bending section G12 set between the first containing section G11 and the first connecting section G13; and a containing space for containing the first thin film transistor <NUM> is formed between the first containing section G11 and the first bending section G12. Similarly, the second gate line G2 includes a second containing section G21 set away from the first pixel electrode <NUM> in the first direction, a second connecting section G23 set adjacent to the second pixel electrode <NUM> in the first direction, and a second bending section G22 set between the second containing section G21 and the second connecting section G23. A containing space for containing the second thin film transistor <NUM> is formed between the second containing section G21 and the second bending section G22. In the embodiment, since the first thin film transistor <NUM> and the second thin film transistor <NUM> are both set close to the first data line D1, namely, both of the first thin film transistor <NUM> and the second thin film transistor <NUM> are set on one side of the first pixel electrode <NUM>, the first gate line G1 forms a containing space for accommodating the first thin film transistor <NUM> at a position close to the first pixel electrode <NUM>, and a portion of the first gate line G1 corresponding to the second pixel electrode <NUM> is set close to the second pixel electrode <NUM>. Similarly, the second gate line G2 forms a containing space for containing the second thin film transistor <NUM> close to the first pixel electrode <NUM>, and a portion of the second gate line G2 corresponding to the second pixel electrode <NUM> is set close to the second pixel electrode <NUM>, thereby reducing the arrangement areas of the first thin film transistor <NUM>, the second thin film transistor <NUM>, the first gate line G1 and the second gate line G2, thereby, reducing the area of the non-display area and being beneficial to improve the pixel opening rate.

In the embodiment, the first bending section G12 and the second bending section G22 are opposite in directions, the positions of the first containing section G11 and the second containing section G21 correspond to the first pixel electrode <NUM>, and are set away from the first pixel electrode <NUM> in the direction of the first data line D1. The first bending section G12 extends in the extension direction of the gate line and is bent close to the second pixel electrode <NUM>; the second bending section G22 extends in the extension direction of the gate line and is bent close to the second pixel electrode <NUM>. Therefore, the first thin film transistor <NUM> is contained among the first containing section G11, the first bending section G12, the first pixel electrode <NUM> and the first data line D1. A via portion of the first connecting trace <NUM> is also set within the containing space that contains the first thin film transistor <NUM>. Similarly, the second thin film transistor <NUM> is contained among the second containing section G21, the second bending section G22, the first pixel electrode <NUM> and the first data line D1. A via portion of the second connecting trace <NUM> is set in the containing space for containing the second thin film transistor <NUM>. By means of such arrangement, the difficulty line arrangement is reduced, and the generation of the parasitic capacitance is reduced.

In one embodiment, referring to <FIG> and <FIG>, the two ends of the first gate line G1 connected to the first gate electrode <NUM> are staggered in the first direction; the two ends of the second gate line G2 connected to the second gate electrode <NUM> are set in a staggered manner in the first direction. In the embodiment, the first containing section G11 of the first gate line G1 and the first connecting section G13 are respectively set at a position far away from the first pixel electrode <NUM> and a position close to the first pixel electrode <NUM>, so that when a plurality of first pixel units <NUM> and a plurality of second pixel units <NUM> are arranged in the second direction, namely the gate line extension direction, one side of the first gate electrode <NUM> will be connected with the first containing section G11, and the other side of the first gate electrode <NUM> is connected with the first connecting section G13. Similarly, the second containing section G21 and the second connecting section G23 of the second gate line G2 are respectively set at a position away from the second pixel electrode <NUM> and at a position close to the second pixel electrode <NUM>, thereby, when a plurality of first pixel units <NUM> and a plurality of second pixel units <NUM> are set in the second direction, namely the gate line extension direction, one side of the second gate <NUM> will be connected to the second containing section G21; and the other side of the second gate <NUM> will be connected to the second connecting section G23. The matching arrangement of the first gate line G1 and the first thin film transistor <NUM> can be facilitated according to the arrangement above, similarly, the matching arrangement of the second gate line G2 and the second thin film transistor <NUM> is facilitated, the overall compactness of the pixel structure is improved when the plurality of first pixel units <NUM> and the plurality of second pixel units <NUM> form an array arrangement, the volume of the non-display area on the display panel is reduced, and the opening ratio of the pixels is improved.

In one embodiment, referring to <FIG> and <FIG>, the first source electrode <NUM> and the first drain electrode <NUM> both extend in the second direction; and the second source electrode <NUM> and the second drain electrode <NUM> both extend in the second direction. In the embodiment, the first drain electrode <NUM> and the first source electrode <NUM> extend in the second direction to form a parallel arrangement, whereby a conductive channel formed between the first source electrode <NUM> and the first drain electrode <NUM> is also arranged in the second direction. The second drain electrode <NUM> and the second source electrode <NUM> extend in the second direction to form a parallel arrangement, whereby a conductive channel formed between the second source electrode <NUM> and the second drain electrode <NUM> is also arranged in the second direction. Further, The first source electrode <NUM> and the first drain electrode <NUM> and the formed conductive channel thereof are consistent with the extension direction of the first gate line G1, the second source electrode <NUM> and the second drain electrode <NUM> and the formed conductive channel thereof are consistent with the extension direction of the second gate line G2, so that the first thin film transistor <NUM> and the second thin film transistor <NUM> can be set narrower in the first direction, so that the area of the non-display area is effectively reduced under the condition that the arrangement area of the pixel electrode is not occupied by the first thin film transistor <NUM> and the second thin film transistor <NUM> which are set at one side of the first pixel electrode <NUM>, and the pixel opening rate is improved.

Of course, in a further embodiment, the shape and number of the conductive channels can be adaptively adjusted according to the shapes of the source electrode and the drain electrode. For example, the shape of the channel can be determined according to whether a branch structure is arranged between the first source electrode <NUM> and the first drain electrode <NUM>, and the number of the channels can be determined as well. In embodiments with multiple channels, aspect ratios of conductive channels can be the same or different and can be set according to actual needs. In a thin film transistor, for example, at least one of the first source electrode <NUM> and the first drain electrode <NUM> in the first thin film transistor <NUM> can be provided as a U-shaped structure or a double I-shaped structure, when the first drain electrode <NUM> is in a U-shaped structure, the first drain electrode <NUM> has two parallel side walls, the first source electrode <NUM> is set in the second direction and is clamped between the two parallel side walls, and two conductive channels are formed between the first source electrode <NUM> and the U-shaped drain electrode. According to that the pixel electrode and the data line are set on a same layer, the first drain electrode <NUM> and the first source electrode <NUM> can be correspondingly changed, for example, when the first drain electrode <NUM> and the first source electrode <NUM> are set in a same layer, the first pixel electrode <NUM> can be directly connected with the first drain electrode <NUM> without being connected with the first drain electrode <NUM> through a via, and the first drain electrode <NUM> can be set as a double I-shaped structure.

In one embodiment, referring to <FIG>, the number of the first data lines D1 is multiple, and the plurality of first data lines D1 are set in the second direction. The first gate line G1 and the second gate line G2 are both multiple in number, and the plurality of the first gate lines G1 and the second gate lines G2 are set in the first direction. There are a plurality of first pixel units <NUM> and a plurality of second pixel units <NUM> and the plurality of first pixel units <NUM> and second pixel units <NUM> are set in an array. A pixel group <NUM> is formed with a first pixel unit <NUM> and a second pixel unit <NUM> adjacent to the first pixel unit <NUM> in the second direction and connected to a same first data line D1. Two adjacent pixel groups <NUM> in the first direction are respectively connected to two adjacent first data lines D1. Therefore, the pixel structure provided by the embodiment forms a group with two adjacent pixels, and a polarity of each pixel group <NUM> is opposite to those of the upper-and-lower, left-and-right adjacent pixel groups <NUM>, so that better display quality is provided while the dual-gate driving structure is realized.

In the embodiment, projections of two adjacent pixel groups <NUM> are embedded in the first direction. In the embodiment, since the first thin film transistor <NUM> and the second thin film transistor <NUM> are set close to the first data line D1, two adjacent pixel groups <NUM> in the first direction are respectively connected to two adjacent first data lines D1, the thin film transistors in the two adjacent pixel groups <NUM> can be set in a staggered mode, namely the projections of the two adjacent pixel groups <NUM> can be embedded in each other in the first direction, so that the pixel structure is compact, the area of the non-display area is reduced, and the pixel opening rate can be improved. Specifically, as illustrated in <FIG> and <FIG>, the first pixel unit <NUM> and the second pixel unit <NUM> of a first row form a pixel group <NUM> of the first row; the first pixel unit <NUM> and the second pixel unit <NUM> of a second row form a pixel group <NUM> of the second row. The pixel group <NUM> of the first row is connected to the first data line D1 located on the left side as shown in the figures, and the pixel group <NUM> of the second row is connected to the first data line D2 located on the right side as shown in the figures. The first thin film transistor <NUM> in the first pixel unit <NUM> of the first row is set between the first pixel electrode <NUM> of the first row and the second pixel electrode <NUM> of the second row and is located on the left side as shown in figures; the first thin film transistor <NUM> in the first pixel unit <NUM> of the second row is set between the second pixel electrode <NUM> of the first row and the first pixel electrode <NUM> of the second row and is located on the right side as shown in figures. Namely, the first thin film transistor <NUM> in the first pixel unit <NUM> of the first row and the first thin film transistor <NUM> in the first pixel unit <NUM> of the second row are both located between pixel electrodes of the upper-and-lower rows and are set on the left side and the right side respectively, thereby the projections of the two adjacent pixel groups <NUM> form a mutually embedded relationship in the first direction, so that the pixel structure is compact in arrangement, a utilization rate of the non-display area is greatly improved, the overall area of the non-display area is reduced, and the pixel opening rate is improved.

In one embodiment, referring to <FIG>, the first gate line G1 and the second gate line G2 are arranged to be straight lines, the first thin film transistor <NUM> is set between the first gate line G1 and the first pixel electrode <NUM>, the second thin film transistor <NUM> is arranged between the first gate line G2 and the second pixel electrode <NUM>, thereby the arrangement of the gate line can be simplified, and the difficulty of the process can be reduced.

In one embodiment, referring to <FIG> and <FIG>, there are at least two first data lines D1. The pixel structure further includes a third pixel unit <NUM> connected to the first gate line G1 and a fourth pixel unit <NUM> connected to the second gate line G2; the third pixel unit <NUM> and the first pixel unit <NUM> are respectively connected to two first data lines D1, and the third pixel unit <NUM> and the fourth pixel unit <NUM> are connected to a same first data line D1. As shown in <FIG>, the first pixel unit <NUM> and the second pixel unit are connected to a first data line D1 located on the left side, and the third pixel unit <NUM> and the fourth pixel unit unit <NUM> are connected to a first data line D1 located on the right side. The third pixel unit <NUM> includes a third pixel electrode <NUM> and a third thin film transistor <NUM>, the third thin film transistor <NUM> includes a third gate electrode <NUM> connected with a first gate line G1, a third source electrode <NUM> connected with the first data line D1, and a third drain electrode <NUM> connected with the third pixel electrode <NUM>. The fourth pixel unit <NUM> includes a fourth pixel electrode <NUM> and a fourth thin film transistor <NUM>, the fourth thin film transistor <NUM> includes a fourth gate electrode <NUM> connected to the second gate line G2, a fourth source electrode <NUM> connected to the first data line D1 and a fourth drain electrode <NUM> connected to the fourth pixel electrode <NUM>. The fourth pixel electrode <NUM> is set closer to the adjacent first data line D1 that is connected with it than the third pixel electrode <NUM>, and the third thin film transistor <NUM> and the fourth thin film transistor <NUM> are both set close to the first data line D1 connected with them. A third connecting trace <NUM> is set between the third drain electrode <NUM> and the third pixel electrode <NUM>, a fourth connecting traces <NUM> that corresponds to the connecting trace <NUM> and matches the capacitance of the third pixel unit <NUM> with the capacitance of the forth pixel unit <NUM> is set between the forth drain electrode <NUM> and the forth pixel electrode <NUM>. Namely in the present embodiment, the first pixel unit <NUM>, the second pixel unit <NUM>, the third pixel unit <NUM>, and the fourth pixel unit <NUM> are included between the first gate line G1 and the second gate line G2. The first pixel unit <NUM> and second pixel unit <NUM> are connected to a same first data line D1, the first pixel electrode <NUM> of the first pixel unit <NUM> connected to the first gate line G1 is set closer to the first data line D1 connected with the first pixel electrode <NUM>; and for the third pixel unit <NUM> and the fourth pixel unit <NUM> that are connected to another first data line D1, the forth pixel electrode <NUM> of the forth pixel unit <NUM> connected to the second gate line G2 is set closer to the another first data line D1. Such arrangement improves the flexibility of the arrangement of the pixel units.

In the present embodiment, similar to the arrangements of the first pixel unit <NUM> and the second pixel unit <NUM>, the third pixel electrode <NUM> of the third pixel unit <NUM>, and the fourth pixel electrode <NUM> of the fourth pixel unit <NUM> are in different distances with the first data line D1 that is connected with them, and the third thin film transistor <NUM> and the forth thin transistor <NUM> are both set close to the first data line D1 that is connected with them, namely the third thin film transistor <NUM> and the forth thin film transistor <NUM> are set on one side of the first data line D1. Thus, a distance between the third thin film transistor <NUM> and the third pixel electrode <NUM> is not equal to a distance between the fourth thin film transistor <NUM> and the fourth pixel electrode <NUM>. The third thin film transistor <NUM> and the fourth thin film transistor <NUM> are set at one side of the first data line D1, which effectively avoids a problem of area occupation of the pixel electrode arrangement, so that the third pixel electrode <NUM> and the fourth pixel electrode <NUM> can be ensured to have good symmetry, and the area of the non-display area is reduced, thereby improving the pixel opening ratio. Furthermore, the third connecting trace <NUM> that connects the third drain electrode <NUM> and the third pixel electrode <NUM> is set correspondingly to the forth connecting trace <NUM> that connects the forth drain electrode <NUM> and the forth pixel electrode <NUM> so that the capacitance of the third pixel unit <NUM> matches with the capacitance of the fourth pixel unit cells <NUM>, namely, through the matching arrangement of the third connecting trace <NUM> and the fourth connecting trace <NUM>, the capacitance matching of the third pixel unit <NUM> and the fourth pixel unit <NUM> is ensured, and the uniformity of the display brightness is improved, facilitating the display quality. Further, through realizing the capacitance matching of the third connecting trace <NUM> and the forth connecting trace <NUM> which are both drain electrode connecting traces, the difficulty of the line management is reduced and the difficulty of the production is reduced.

In the present embodiment, line impedances of the third connecting trace <NUM> and the fourth connecting trace <NUM> are equivalent, thus it is beneficial to ensure that the capacitance of the third pixel electrode <NUM> matches with the capacitance of the fourth pixel electrode <NUM>, which improves the display quality. More specifically, the lengths of the third connecting trace <NUM> and the fourth connecting trace <NUM> are set to be the same and widths of the third connecting trace <NUM> and the fourth connecting trace <NUM> are set to be the same, which is convenient for ensuring the line impedances to be equivalent. In the present embodiment, a storage capacitance of the third connecting trace <NUM> equals to a storage capacitance of the fourth connecting trace <NUM>. In the present embodiment, similar to an arrangement corresponding to the first pixel unit <NUM>, the first gate line G1 and the second gate line G2 in positions corresponding to the fourth pixel unit <NUM> respectively form a containing space of the third thin film transistor <NUM> and a containing space of the fourth thin film transistor <NUM> through bending line arrangements, thereby reducing the non-display area, and it is beneficial for improving the pixel opening ratio. Two ends of the first gate line G1 connected to the third gate electrode <NUM> are staggered and arranged in a first direction. Two ends of the second gate line G2 connected to the fourth gate electrode <NUM> are staggered and arranged in the first direction. The third source electrode <NUM> and the third drain electrode <NUM> are arranged extending along the second direction. A fourth source electrode <NUM> and a fourth drain electrode <NUM> are both arranged extending along the second direction, so that the third thin film transistor <NUM> and the fourth thin film transistor <NUM> in the first direction may be set to be relatively narrow, thereby ensuring the condition of being arranged on one side of the fourth pixel electrode <NUM> and not occupying the pixel electrode arrangement area, an area of the non-display region is effectively reduced, and it is beneficial for increasing the pixel opening ratio.

In one embodiment, referring to <FIG>, the first pixel unit <NUM> and the second pixel unit <NUM> are respectively located on two sides of the first data D1 that are connected to them. Further, the third pixel unit <NUM> is set between the second pixel unit <NUM> and the first data line D1, a third pixel unit <NUM> is connected to the second data line D2 adjacent to the first data line D1 and extended in the first direction, and one side of the second data line D2 away from the third pixel unit <NUM> is connected to the fourth pixel unit <NUM>; the third pixel unit <NUM> is connected to the first gate line G1, the fourth pixel unit <NUM> is connected to the second gate line G2. In this embodiment, the first pixel unit <NUM> and the second pixel unit <NUM> are respectively arranged on two sides of the first data line D1, and the first pixel unit <NUM> and the second pixel unit <NUM> are separated through the third pixel unit <NUM>. Namely, the first pixel unit <NUM> and the third pixel unit <NUM> are respectively arranged on the two sides of the first data line D1. The second pixel unit <NUM> is set on a side of the third pixel unit <NUM> far away from the first data line D1, the first pixel unit <NUM> and the second pixel unit <NUM> are connected to the first data line D1, and the third pixel unit <NUM> is connected with a second data line D2 adjacent to the first data line. The arrangement enables each pixel unit to be opposite to its adjacent pixel units in polarity, thus improving the display quality of the display panel. The distances that first pixel unit <NUM> and the second pixel unit <NUM> connected to the same first data line D1 to the first data line D1 are not equivalent. Configuring both of the first thin film transistor <NUM> and the second thin film transistor <NUM> on a side of the first data line D1 may effectively ensure a good symmetry of the first pixel electrode <NUM> and the second pixel electrode <NUM>, and the area of the non-display area is reduced, thereby optimizing the pixel opening ratio. Moreover, through the matching arrangement of the first connecting trace <NUM> and the second connecting trace <NUM>, the capacitance matching of the first pixel unit <NUM> and the second pixel unit <NUM> is ensured, thereby improving the brightness uniformity of the display panel which is beneficial for improving the display quality, and through the first connecting trace <NUM> and the second connecting trace <NUM> which are both drain electrode connecting traces, a capacitance matching is matched, thereby reducing the difficulty of the line arrangement and reducing the difficulty of the production process.

In the present embodiment, similar to the arrangements of the first pixel unit <NUM> and the second pixel unit <NUM>, the third pixel unit and the fourth pixel unit <NUM> are connected with the same second data line D2. Specifically, as shown in <FIG> as an example, in the second direction namely the gate line extension direction, the third pixel unit <NUM> is set between the first pixel unit <NUM> and the second pixel unit <NUM>, and the second pixel unit <NUM> is set between the third pixel unit <NUM> and the fourth pixel unit <NUM>. The first data line D1 is set between the third pixel unit <NUM> and the first pixel unit <NUM>; the second data line D2 is set between the fourth pixel unit <NUM> and the second pixel unit <NUM>. Namely, the distances from the third pixel unit <NUM> and the forth pixel unit <NUM> which are connected with a same second data line to the second data line are different. Likewise, similar to the arrangements of the first pixel unit <NUM> and the second pixel unit <NUM>, in this embodiment, the third pixel unit <NUM> and the thin film transistor of the forth pixel unit <NUM> are both set on one side of the second data line D2, which can effectively ensure the symmetry of the pixel electrodes of the third pixel unit <NUM> and the fourth pixel unit <NUM> and reduce the area of the non-display area, thereby improving the opening ratio of the pixel. Moreover, through a matching arrangement of the drain electrode connecting traces of the third pixel unit <NUM> and the fourth pixel unit <NUM>, it ensures that the capacitance matching of the third pixel unit <NUM> and the forth pixel unit <NUM>, thereby improving the brightness uniformity of the display panel and the display quality, and reducing the difficulty of the line arrangement and the difficulty of the production process.

An embodiment of the present application further provides an array substrate, please refer to <FIG>, the array substrate includes a base substrate GS and any pixel structure as described above.

A detailed structure of the pixel structure, reference may be made to the detailed structure of the above embodiments and will not be repeated here. It is to be understood that because the pixel structure described above are used in the array substrate of the present application, thus the embodiments of the array substrate includes all embodiments of the technical scheme of the pixel structure, and can achieve the technical effects of the above technical scheme which are not described in details here.

Specifically, the base substrate GS is formed with:.

The first connecting trace <NUM> and the second connecting trace <NUM> both include a mental line section L1 formed by the second metal layer M2, an transparent line section L2 formed by the transparently conductive layer ITO and a via connecting section L3 set between the transparent line L2 and the mental line L1 and crossing through the second insulating layer P2.

In this embodiment, the first thin film transistor <NUM> and the second thin film transistor <NUM> both include two metal layers, two insulating layers, an active layer and an ohmic contact layer. The material of the two metal layers may be the same or different, for example, aluminum or copper may be used to form the two metal layers. The first gate line G1, the second gate line G2, the first gate electrode <NUM> and the second gate electrode <NUM> may be made of a same metal layer, which may be specifically obtained by the first metal layer M1, which is patterned to form the first gate line G1, the second gate line G2, the first gate electrode <NUM> and the second electrode <NUM>. The first data line D1, the first source electrode <NUM>, the first drain electrode <NUM>, the second source electrode <NUM> and the second drain electrode <NUM> may be made of a same metal layer, and particularly it may adopt the second metal layer M2 to be patterned to form the first data line D1, the first source electrode <NUM>, the first drain electrode <NUM>, the second source electrode <NUM> and the second drain electrode <NUM>. Further, the second metal layer M2 may also form a metal line section connecting with the first drain electrode <NUM> and the first pixel electrodes <NUM>, and a metal line section connecting with the second drain electrode <NUM> and the second pixel electrode <NUM>. In this embodiment, the first insulating layer P1 is a gate insulating layer, the second insulating layer P2 is a passivation layer. The transparent conductive layer ITO may form the first pixel electrode <NUM> and the second pixel electrode <NUM>, and the transparent conductive layer ITO can be an ITO thin film layer.

In this embodiment, the first connecting trace <NUM> and the second connecting trace <NUM> both include a metal line section L1 formed by the second metal layer M2, a transparent line section L2 formed by the transparently conductive layer ITO and a via connecting section L3 going through the second insulating layer P2 and connected between the transparent line section L2 and the metal line section L1. Namely, a conductive connection crossing different layers of the first drain electrode <NUM> and the first pixel electrode <NUM> can be realized by a via. However, the matching arrangement of the first connecting trace <NUM> and the second connecting trace <NUM> can be realized by the matching arrangement of the metal line section L1, can be also realized by the matching arrangement of the transparent line section L2. For example, referring to the <FIG>, a main portion of each of the first connecting trace <NUM> and the second connecting trace <NUM> is the metal line section L1 formed by the second metal layer M2. A via formed in the first connecting trace <NUM> and a via formed in the second connecting trace <NUM> are set in a symmetric manner, and are both set close to the first pixel electrode <NUM> and the second pixel electrode <NUM>. For example, referring to <FIG>, the via formed in the first connecting trace <NUM> is set close to the first thin film transistor <NUM>, namely it reduces the length of the metal line section L1 of the first connecting trace formed by the second metal layer M2. Similarly, the via L3 formed in the second connecting trace <NUM> is set close to the second thin film transistor <NUM>, namely it reduces the length of the metal line section L1 of the second connecting trace <NUM> formed by the second metal layer M2, thereby reducing the generation of parasitic capacitance.

In one embodiment, the first metal layer M1 also forms the third gate electrode <NUM> and the fourth gate electrode <NUM>, the second metal layer M2 also form the third source electrode <NUM>, the third drain electrode <NUM>, the fourth source electrode <NUM> and the fourth drain electrode <NUM>, and the transparently conductive layer ITO also forms the fourth pixel electrode <NUM> and the fourth pixel electrode <NUM>. The third connecting trace <NUM> and the forth connecting trace <NUM> each include the metal line section L1 formed by the second metal layer M2, the transparent line section L2 formed by the transparently conductive layer ITO and the via connecting section L3 going through the second insulating layer P2 and set between the transparent line section L2 and the metal line section L1. Namely, the layer structures of the first pixel unit <NUM>, the second pixel unit <NUM>, the third pixel unit <NUM> and the forth pixel unit <NUM> are the same, which can be formed by a same production process. The matching arrangement between the third connecting trace <NUM> and the forth connecting trace <NUM> can be realized though a matching arrangement of the metal line section L1, can also be realized through the matching arrangement of the transparent line section L2.

In one embodiment, referring to <FIG>, the array substrate further includes a color resistance layer B1 set on the second insulating layer P2. The transparent line section ITO is set on the color resistance layer B1, and the via connecting section L3 is set to be crossing through the color resistance layer B1. In this embodiment, the pixel structure can be realized by adopting a COA(CF on Array) process, namely integrating a color filtering piece and the array substrate, specifically spreading color resistances on the array substrate to form the color resistance layer B1. The transparently conductive layer ITO is set on the color resistance layer B1. The color resistance layer B1 is set between the second metal layer M2 on the first insulating layer P1 and the transparent layer ITO for insulation usage.

In this embodiment, the second insulating layer P2 is set between the second metal layer M2 and the transparent conductive layer ITO for insulation usage. the line arrangement of the first connecting trace <NUM> is set through the transparent line section L2 on the color resistance layer B1 formed by the transparently conductive layer ITO. Similarly, the line arrangement of the second connecting trace <NUM> is set through the transparent line section L2 on the color resistance layer B1 formed by the transparently conductive layer ITO. In the present embodiment, the capacitance of the first pixel unit <NUM> and the capacitance of the second pixel unit <NUM> matches by the matching arrangement of the transparent line sections L2 of the first connecting trace <NUM> and the second connecting trace <NUM>. The arrangement above on one hand reduces the difficulty of the line arrangements of the first connecting trace <NUM> and the second connecting trace <NUM>, reduces the difficulty of the production process, and is beneficial for the matching arrangement of the first connecting trace <NUM> and the second connecting trace <NUM>, which realizes the capacitance matching of the first pixel unit <NUM> and the second pixel unit <NUM>. On the other hand, it also reduces the generation of parasitic capacitance; furthermore, by utilizing the COF production process for forming the color resistance layer B1 to arrange the lines, which does not increase the production procedures, and is beneficial to ensure the production efficiency. In one embodiment, the third insulating layer P3 is arranged between the color resistance layer and the transparent conductive layer ITO, in particular the third insulating layer P3 may be an organic material or be an inorganic material, the third insulating layer P3 may be adopting the same material with the first insulating layer P1 and the second insulating layer P2.

The present application also provides a display panel including the pixel structure. the detailed structure of the pixel structure can be made reference to the embodiments described above, and is not repeatedly described here. It should be understood that because the pixel structure described above is used in the display panel, the embodiments of the display panel includes all of the technical schemes of the pixel structure desribed above, and can achieve the technical effect of those technical schemes.

The application further provides a display panel, including the above array substrate and a color film substrate set opposite to the array substrate. In particular, liquid crystal molecules are set between the color film substrate and the array substrate. The color film substrate, the array substrate and the liquid crystal can be packed and installed to form a display panel through frame glue. The embodiments of the display panel includes all technical schemes of the embodiments of the pixel structure described above, and can achieve the technical effects of those technical schemes.

Claim 1:
A pixel structure comprising:
a first data line (D1) extending in a first direction;
a first gate line (G1) and a second gate line (G2) both extending in a second direction across the first direction.
a first pixel unit comprising:
a first pixel electrode (<NUM>); and
a first thin film transistor (<NUM>) comprising:
a first gate electrode (<NUM>) connected to the first gate line (G1);
a first source electrode (<NUM>) connected to the first data line (G1); and
a first drain electrode (<NUM>) connected to the first pixel electrode (<NUM>);
a second pixel unit (<NUM>) comprising:
a second pixel electrode (<NUM>); and
a second thin film transistor (<NUM>) comprising:
a second gate electrode (<NUM>) connected to the second gate line (G2);
a second source electrode (<NUM>) connected to the first data line (D1); and
a second drain electrode (<NUM>) connected to the second pixel electrode (<NUM>);
wherein, the first pixel unit (<NUM>) and the second pixel unit (<NUM>) are aligned in the second direction; the first pixel electrode (<NUM>) is set closer to the first data line (D1) than the second pixel electrode (<NUM>), the first thin film transistor (<NUM>) and the second thin film transistor (<NUM>) are both set close to the first data line (D1); characterized in that
a first connecting trace is set between the first drain electrode (<NUM>) and the first pixel electrode (<NUM>), a second connecting trace is set between the second drain electrode (<NUM>) and the second pixel electrode (<NUM>) to make a capacitance of the first pixel unit (<NUM>) matching with a capacitance of the second pixel unit (<NUM>).