Patent Description:
Non-volatile memories are a class of memory in which the memory cell or element maintains its state after power supplied to the device is removed. One type of non-volatile memory in use today includes electrically programmable read-only memory (EEPROM) devices, for example. However, EEPROM devices may comprise relatively large cell areas and may require a large voltage (e.g., from <NUM> to <NUM> volts) on a transistor gate to perform writing or erasing operations. Further, EEPROMs may be limited to no more than <NUM> million erase/write cycles.

Recently, FeRAMs (Ferroelectric RAMs) have been introduced to provide low power, relatively high write/read speed, and increased endurance with respect to read/write cycles, exceeding <NUM> billion of such cycles. Likewise, magnetic memories (MRAMs) have been introduced to provide high write/read speed and endurance, but with a higher cost and power consumption premium. Further, neither of these technologies have reached the density of flash memory devices, for example. As such, flash remains a non-volatile memory of choice. Nevertheless, it is generally recognized that flash memory technology may not scale easily below <NUM> nanometers (nm); thus, new non-volatile memory devices capable of being scaled to smaller sizes are actively being sought.

A category of variable resistance memories includes materials that respond to an initial "forming" voltage and current to give rise to a variable resistance function. These materials may include, for example, PrxCayMnzOε, with x, y, z and ε of varying stoichiometry; transition metal oxides, such as CuO, CoO, VOx, NiO, TiO<NUM>, Ta<NUM>O<NUM>; and some perovskites, such as Cr; SrTiO<NUM>. Several of these memory types exist, falling into the resistive RAMs (ReRAMs) or conductive bridge RAMS (CBRAM) classification, which distinguishes these memory types from chalcogenide type memories. Since operation of a ReRAM/CBRAM appears to be strongly temperature dependent, a resistive switching mechanism in a ReRAM/CBRAM may also be highly temperature dependent. Additionally, these systems may operate stochastically based, at least in part, on the stochastic process of forming a conductive filament, which brings about one of the device's binary states. However, over time, resistance switching in ReRAM/CBRAMs tends to fatigue, which brings about changes between conductive and insulative states of these memory devices. In a commercial memory device, such a change may render these types of devices unusable.

Given an inherent difficulty in forming a thin film resistance switching material that is stable over time and temperature, a workable resistance switching memory remains a challenge. Furthermore, resistance-switching mechanisms developed up to now appear to be inherently unsuitable for memories, due to high currents, electroforming, no measurable memory read or write windows over a reasonable range of temperatures and voltages, and many other problems. Thus, there remains a need in the art for a non-volatile memory that does not rely on stochastic behavior of a material, consumes low power, permits high-speed operation, as well as high density and stability, and in particular, is scalable to feature sizes well below <NUM> nanometers.

<CIT> discloses a nonvolatile memory including a word-line drive circuit that supplies a selective voltage to a selective transistor connected in series to a nonvolatile memory device. The word-line drive circuit applies a first selective voltage VDD to a control electrode of the selective transistor in a first period, and applies a second selective voltage VPP higher than the first selective voltage VDD to the control electrode of the selective transistor in a second period that follows the first period. Thereby, a current drive capability of the selective transistor is gradually changed. Thus, it becomes possible to limit the current drive capability of the selective transistor at timing at which snap-back is caused. As a result, an excessive current caused by the snap-back is suppressed, thereby reducing damage inflicted on the nonvolatile memory device.

<CIT> discloses a memory unit including memory cells each having a memory element and a transistor, word lines and first and second bit lines, and a drive section. In performing setting operation for a first memory element located on one word line and in performing resetting operation for a second memory element located on the one word line, the drive section applies a given word line electric potential to the one word line, and sets an electric potential of a bit line on a lower electric potential side out of the first and the second bit lines corresponding to the first memory element to a value higher than a value of an electric potential of a bit line on the lower electric potential side corresponding to the second memory element by an amount of given electric potential difference.

<CIT> discloses methods for operating memory. A method includes applying a select word line voltage to a word line node of a first resistive random access memory (RRAM) cell; applying a first programming voltage to a source line node of the first RRAM cell; and setting the first RRAM cell comprising applying a second programming voltage to a bit line node of the first RRAM cell. The first programming voltage is greater than zero volts, and the second programming voltage is greater than the first programming voltage.

<CIT> discloses methods, systems and devices for operation of non-volatile memory devices. A non-volatile memory device may be placed in any one of multiple memory states in a write operation by controlling a current and a voltage applied to terminals of the non-volatile memory device. For example, a write operation may apply a programming signal across terminals of non-volatile memory device having a particular current and a particular voltage for placing the non-volatile memory device in a particular memory state.

<CIT> discloses a 1T-1R architecture for resistive random access memory including an array of resistive memory cells wherein each pair of resistive memory cells includes a first switching element electrically coupled in series to a first resistive memory element and a second switching element electrically coupled in series to a second resistive memory element. A source of the first switching element and a source of the second switching element receive a common source line signal.

According to a first aspect of the present invention, there is provided a method according to claim <NUM>.

According to a second aspect of the present invention, there is provided a method according to claim <NUM>.

According to a third aspect of the present invention, there is provided a device according to claim <NUM>. In the following only embodiments, implementations or examples comprising all the features of independent claim <NUM> or independent claim <NUM> or independent claim <NUM> are considered to fall under the scope of protection of the present invention.

Claimed subject matter is particularly pointed out and distinctly claimed in the concluding portion of the specification. However, both as to organization and/or method of operation, together with objects, features, and/or advantages thereof, it may best be understood by reference to the following detailed description if read with the accompanying drawings in which:.

Reference is made in the following detailed description to accompanying drawings, which form a part hereof, wherein like numerals may designate like parts throughout that are corresponding and/or analogous. It will be appreciated that the figures have not necessarily been drawn to scale, such as for simplicity and/or clarity of illustration. For example, dimensions of some embodiments may be exaggerated relative to others. Further, it is to be understood that other embodiments may be utilized. Furthermore, structural and/or other changes may be made without departing from claimed subject matter. It should also be noted that directions and/or references, for example, such as up, down, top, bottom, and so on, may be used to facilitate discussion of drawings and are not intended to restrict application of claimed subject matter. Therefore, the following detailed description is not to be taken to limit claimed subject matter. The scope of protection of the present invention is defined by the appended claim set consisting of claims <NUM>-<NUM>.

Particular embodiments of the present disclosure describe methods for operating CEM devices, such as CES elements, and/or other circuit elements, such as may be utilized to form a memory element comprising a CEM, for example, in a series arrangement with a conducting element, such as a field effect transistor (FET). CEMs, which may be utilized in the construction memory system comprising CES elements, for example, may also comprise a wide range of other electronic circuit types, such as, for example, memory access devices, memory controllers, memory arrays, filter circuits, data converters, optical instruments, phase locked loop circuits, microwave and millimeter wave components, and so forth, although claimed subject matter is not limited in scope in these respects. In this context, a CEM device, such as a CES element, for example, may exhibit a substantially rapid conductor-to-insulator transition, which may be brought about by electron correlations rather than by solid state structural phase changes, such as in response to a change from a crystalline to an amorphous state, for example, in a phase change memory device. A substantially rapid conductor-to-insulator transition in a CES element may be responsive to a quantum mechanical phenomenon, in contrast to melting/solidification or filament formation, for example, in phase change memory devices. Such quantum mechanical transitions between relatively conductive and relatively insulative states, and/or between first and second impedance states, for example, in a CES element may be understood in any one of several embodiments. As used herein, the terms "relatively conductive state," "relatively lower impedance state," and/or "metal state" may be interchangeable, and/or may, at times, be referred to as a "relatively conductive/lower impedance state. " Similarly, the terms "relatively insulative state" and "relatively higher impedance state" may be used interchangeably herein, and/or may, at times, be referred to as a "relatively insulative/higher impedance state.

A quantum mechanical transition of a correlated electron material between a relatively insulative/higher impedance state and a relatively conductive/lower impedance state, wherein the relatively conductive/lower impedance state is substantially dissimilar from the insulated/higher impedance state, may be understood in terms of a Mott transition. In accordance with a Mott transition, a material may transition (e.g., turn-on) from a relatively insulative/higher impedance state to a relatively conductive/lower impedance state if a Mott transition condition occurs. The Mott criteria may be defined by (nc)<NUM>/<NUM> a ≈ <NUM>, wherein nc denotes a concentration of electrons, and wherein "a" denotes the Bohr radius. If a threshold carrier concentration is achieved, such that the Mott criteria is met, the Mott transition is believed to occur. Responsive to the Mott transition occurring, the state of the CES element changes from a relatively higher resistance/higher capacitance state (e.g., an insulative/higher impedance state) to a relatively lower resistance/lower capacitance state (e.g., a conductive/lower impedance state) that is substantially dissimilar from the higher resistance/higher capacitance state.

The Mott transition may be controlled by a localization of electrons. If carriers, such as electrons, for example, are localized, a strong coulomb interaction between the carriers is believed to split the bands of the CEM formed within the CES element to bring about a relatively insulative (relatively higher impedance) state. If electrons are no longer localized, a weak coulomb interaction may dominate, which may give rise to a removal of band splitting, which may, in turn, bring about a metal (conductive) band (relatively lower impedance state) that is substantially dissimilar from the relatively higher impedance state.

Further, in an embodiment, a transition from a relatively insulative/higher impedance state to a substantially dissimilar and relatively conductive/lower impedance state may bring about a change in capacitance in addition to a change in resistance. For example, a CES element may exhibit a variable resistance together with a property of variable capacitance. In other words, impedance characteristics of a CES element may include both resistive and capacitive components. For example, in a metal state, a CES element may comprise a relatively low electric field that may approach zero, and therefore may exhibit a substantially low capacitance, which may likewise approach zero.

Similarly, in a relatively insulative/higher impedance state, which may be brought about by a higher density of bound or correlated electrons, an external electric field may be capable of penetrating the CES element and, therefore, the CES element may comprise higher capacitance based, at least in part, on additional charges stored within the CEM. Thus, for example, a transition from a relatively insulative/higher impedance state to a substantially dissimilar and relatively conductive/lower impedance state in a CES element may result in changes in both resistance and capacitance, at least in particular embodiments. Such a transition may bring about additional measurable phenomena, and claimed subject matter is not limited in this respect.

In particular implementations of embodiments of this disclosure, a memory element may comprise: a conducting element coupled in series to a CES element; a write driver circuit for placing the CES element into a first resistive state or a second resistive state based, at least in part, on signals provided to the CES element, wherein a resistance of the CES element is higher in the second resistance state than in the first resistance state; and a read circuit for sensing the state of the memory cell and providing an electrical signal corresponding to the sensed state of the memory cell. A resistance of a CES in the second memory cell state may be more than about <NUM> times the resistance in the second memory cell state. In a particular implementation, a CES element may switch resistive states responsive to a Mott-transition in the majority of the volume of the CES element. A CES device may comprise a material selected from a group comprising aluminum, cadmium, chromium, cobalt, copper, gold, iron, manganese, mercury, molybdenum, nickel, palladium, rhenium, ruthenium, silver, tin, titanium, vanadium, and zinc (which may be linked to a cation such as oxygen or other types of ligands), or combinations thereof.

In implementations, a CES element may comprise one or more "d-block" elements from the periodic table of the elements, such as transition metals, transition metal compounds, one or more transition metal oxides (TMOs), for example. CES elements may also be implemented utilizing one or more "f-block" elements of the periodic table of the elements, such as rare earth elements, oxides of rare earth elements, oxides comprising one or more rare earth transitional metals, perovskites, yttrium, and/or ytterbium, or any other compounds comprising metals from the lanthanide or actinide series of the periodic table of the elements, for example, and claimed subject matter is not limited in scope in this respect. Accordingly, in embodiments, a CEM that forms a CES element may comprise oxides of one or more d-block elements and/or oxides of one or more f-block elements, having an atomic concentration of at least <NUM>%, for example, with the remaining portion of the CEM that forms the CES element comprising a dopant such as, for example, carbon or nitrogen. Thus, in this context, as the term is used herein, a d-block element means an element comprising Scandium (Sc), titanium (Ti), vanadium (V), chromium (Cr), manganese (Mn), iron (Fe), cobalt (Co), nickel (Ni), copper (Cu), zinc (Zn), yttrium (Y), zirconium (Zr), niobium (Nb), molybdenum (Mo), technetium (Tc), ruthenium (Ru), rhodium (Rh), palladium (Pd), silver (Ag), cadmium (Cd), hafnium (Hf), tantalum (Ta), tungsten (W), rhenium (Re), osmium (Os), iridium (Ir), platinum (Pt), gold (Au), mercury (Hg), rutherfordium (Rf), dubnium (Db), seaborgium (Sg), bohrium (Bh), hassium (Hs), meitnerium (Mt), darmstadtium (Ds), roentgenium (Rg) or copernicium (Cn), or any combination thereof. Also in this context, a CES element formed from or comprising an "f-block" element of the periodic table of the elements means a CES element comprising a metal or metal oxide from f-block of the periodic table of the elements, which includes lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), promethium (Pm), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), lutetium (Lu), actinium (Ac), thorium (Th), protactinium (Pa), uranium (U), neptunium (Np), plutonium (Pu), americium (Am), berkelium (Bk), californium (Cf), einsteinium (Es), fermium (Fm), mendelevium (Md), nobelium (No) or lawrencium (Lr), or any combination thereof.

In a particular embodiment, a CES element may be formed as a correlated electron random access memory (CERAM) device. In this context, a CERAM device comprises a material that may transition between or among a plurality of predetermined detectable memory states based, at least in part, on a transition of at least a portion of the material between a conductive state and an insulative state utilizing the quantum mechanical Mott transition. In this context, a "memory state" means a detectable state of a memory device that is indicative of a value, symbol, parameter or condition, just to provide a few examples. In one particular implementation, as described below, a memory state of a memory device may be detected based, at least in part, on a signal detected on terminals of the memory device in a read operation. In another particular implementation, as described below, a memory device may be placed into a particular memory state to represent or store a particular value, symbol or parameter by application of one or more signals across terminals of the memory device in a "write operation.

In a particular implementation, a CES element may comprise material sandwiched between conductive terminals. By applying a specific voltage and current between the terminals, the material may transition between the aforementioned conductive and insulative memory states. As discussed in the particular example implementations below, material of a CES element sandwiched between conductive terminals may be placed into an insulative or higher impedance memory state by application of a first programming signal across the terminals having a voltage VRESET and current IRESET, or placed into a conductive or low impedance memory state by application of a second programming signal across the terminals having a voltage VSET and current ISET. In this context, it should be understood that terms such as "conductive or low impedance" memory state and "insulative or high impedance" memory state are relative terms and not specific to any particular quantity or value for impedance or conductance. For example, while a memory device is into a first memory state referred to as an insulative or high impedance memory state the memory device in one embodiment is less conductive (or more insulative) than while the memory device in a second memory state referred to as a conductive or low impedance memory state.

In a particular implementation, CERAM memory cells may comprise a metal/CEM/metal (MlCEMIM) stack formed on a semiconductor. Such an M/CEM/M stack may be formed on a diode, for example. In an example, implementation, such a diode may be selected from the group consisting of a junction diode and a Schottky diode. In this context, it should be understood that "metal" means a conductor, that is, any material that acts like a metal, including, for example, polysilicon or a doped semiconductor.

<FIG> is a graphical representation of voltage versus current density for a correlated electron switch (CES) element according to an embodiment <NUM>. Based, at least in part, on a voltage applied to terminals of the CES element (e.g., in a write operation), the CES element may be placed into a conductive state or an insulative state. For example, application of a voltage VSET and current density JSET may place the CES element in a conductive memory state and application of a voltage VRESET and a current density JRESET may place the CES element in an insulative memory state. Following placement of the CES element in an insulative state or conductive memory state, the particular state of the CES element may be detected by application of a voltage VREAD (e.g., in a read operation) and detection of a current or current density at terminals of the CERAM element.

In accordance with <FIG>, if a voltage signal at a sufficient level is applied (e.g., exceeding a band-splitting potential) and the aforementioned Mott condition is satisfied (e.g., injected electron holes are of a population comparable to a population of electrons in a switching region, for example), a CES element may transition from a relatively low-impedance state to a relatively high-impedance state. This may correspond to point <NUM> of the voltage versus current density profile of <FIG>. At, or suitably near this point, electrons are no longer screened and become localized near metal ions comprising the CEM. This correlation may result in a strong electron-to-electron interaction potential, which may operate to split the bands to form a relatively high-impedance material. If the CES element comprises a relatively high-impedance state, current may be generated by transportation of electron holes. In certain embodiments, injection of a threshold current of electrons, at a threshold potential applied across terminals of a CES element, may perform a "set" operation, which places the CES element into a low-impedance state. In a low-impedance state, an increase in electrons may screen incoming electrons and remove a localization of electrons, which may operate to collapse the band-splitting potential, thereby giving rise to the low-impedance state.

According to an embodiment, current in a CES element may be controlled by an externally applied "compliance" condition, which may be determined at least partially on the basis of an applied external current, which may be limited during an operation to place the CES element into a relatively high-impedance state. This externally applied compliance current sets a condition of a current density for a subsequent reset operation to place the CES element into a relatively high-impedance state. As shown in the particular implementation of <FIG>, a current density JCOMP, which may be applied during an operation at point <NUM> to place the CES element into a relatively low-impedance state, may determine a compliance condition for placing the CES element into a high-impedance state in a subsequent operation. As shown in <FIG>, the CES element may be subsequently placed into a high-impedance state by application of a current density JRESET ≥ JCOMP at a voltage VRESET at point <NUM>, at which JCOMP is externally applied.

The compliance condition therefore may determine a number of electrons in a CES device that are to be "captured" by holes for the Mott transition. In other words, a current applied in a write operation to place a CES device in a conductive memory state may determine a number of holes to be injected to the CES device for subsequently transitioning the CES device to an insulative memory state.

As pointed out above, a reset condition may occur in response to a Mott transition at point <NUM>. As pointed out above, such a Mott transition may bring about a condition in a CES element in which a concentration of electrons n approximates, or becomes at least comparable to, a concentration of electron holes p. This condition may be modeled substantially in accordance with expression (<NUM>) as follows: <MAT> In expression (<NUM>), λTF corresponds to a Thomas Fermi screening length, and C is a constant.

According to an embodiment, a current or current density in region <NUM> of the voltage versus current density profile shown in <FIG>, may exist in response to injection of holes from a voltage signal applied across terminals of a CES element. Here, injection of holes may meet a Mott transition criterion for the low-impedance state to high-impedance state, referred to as a Mott-like transition, at current IMI as a threshold voltage VMI is applied across terminals of a CES element. This may be modeled substantially in accordance with expression (<NUM>) as follows: <MAT> Wherein Q(VMI) corresponds to the injected carriers (holes or electrons) and is a function of an applied voltage. Injection of electrons and/or holes to enable a Mott transition may occur between bands and in response to threshold voltage VMI, and threshold current IMI. By equating electron concentration n with a charge concentration to bring about a Mott transition by holes injected by IMI in expression (<NUM>) according to expression (<NUM>), a dependency of such a threshold voltage VMI on Thomas Fermi screening length λTE may be modeled substantially in accordance with expression (<NUM>), as follows: <MAT> In which ACEM is a cross-sectional area of a CES element that; and JRESET (VMI) may represent a current density through the CES element to be applied to the CES element at a threshold voltage VMI, which may place the CES element into a high-impedance or insulative state.

According to an embodiment, the CES element characterized in <FIG>, and in other figures herein, may comprise any transition metal oxide (TMO), such as, for example, perovskites, Mott insulators, charge exchange insulators, and Anderson disorder insulators. In particular implementations, a CES element may be formed from switching materials, such as nickel oxide, cobalt oxide, iron oxide, yttrium oxide, titanium yttrium oxide, and perovskites, such as chromium doped strontium titanate, lanthanum titanate, and the manganate family including praseodymium calcium manganate, and praseodymium lanthanum manganite, just to provide a few examples. In particular, oxides incorporating elements with incomplete "d" and "f' orbital shells, such as those listed above, may comprise sufficient impedance switching properties for use in a CES element. Other implementations may employ other transition metal compounds without deviating from claimed subject matter.

The CES elements characterized in <FIG>, and in other figures herein, may comprise other types of transition metal oxide variable impedance materials, though it should be understood that these are exemplary only and are not intended to limit claimed subject matter. Nickel oxide (NiO) is disclosed as one particular TMO. NiO materials discussed herein may be doped with extrinsic ligands, such as carbonyl (CO), which may establish and/or stabilize variable impedance properties and/or bring about a P-type operation in which a CEM formed within a CES element may be more conductive in a low-impedance state (e.g., region <NUM> of <FIG>). Thus, in another particular example, NiO doped with extrinsic ligands may be expressed as NiO:Lx, where Lx may indicate a ligand element or compound and x may indicate a number of units of the ligand for one unit of NiO. A value of x may be determined for any specific ligand and any specific combination of ligand with NiO or with any other transition metal compound simply by balancing valences. Other dopant ligands, which may bring about or enhance conductivity in a low-impedance state in addition to carbonyl may include: nitrosyl (NO), triphenylphosphine (PPH<NUM>), phenanthroline (C<NUM>H<NUM>N<NUM>), bipyridine (C<NUM>H<NUM>N<NUM>), ethylenediamine (C<NUM>H<NUM>(NH<NUM>)<NUM>), ammonia (NH<NUM>), acetonitrile (CH<NUM>CN), Fluoride (F), Chloride (Cl), Bromide (Br), cyanide (CN), sulfur (S), and others.

In transitioning a CES to a conductive memory state, as enough electrons have been injected and the potential across terminal of the CES device overcomes a critical switching potential (e.g., VSET), injected electrons begin to screen and unlocalize double-occupied electrons to reverse a disproportion reaction and closing the bandgap. A current density JSET(VIM) for transitioning the CES to the conductive memory state at a critical voltage VIM enabling transition to the conductive memory state may be expressed according to expression (<NUM>) as follows: <MAT> where aB corresponds to a Bohr radius.

According to an embodiment, a "read window" <NUM> for detecting a memory state of a CES device in a read operation may be set out as a difference between a portion <NUM> the plot of <FIG> while the CES device is in an insulative state and region <NUM> of the plot <FIG> while the CES device is in a conductive state at a read voltage VREAD. In a particular implementation, read window <NUM> may be used to determine a Thomas Fermi screening length λTF of material making up the CES device. For example, at a voltage VRESET, current densities JRESET and JSET may be related to according to expression (<NUM>) as follows: <MAT>.

In another embodiment, a "write window" <NUM> for placing a CES device into an insulative or conductive memory state in a write operation may be set out as a difference between VRESET (at JRESET) and VSET (at JSET). Establishing |VSET |> |VRESET | enables a switch between conductive and insulative state. VRESET may approximate a band splitting potential arising from correlation and VSET may approximate twice the band splitting potential. In particular implementations, a size of write window <NUM> may be determined, at least in part, by materials and doping of the CES device.

The transition from high resistance/capacitance to low resistance/capacitance in a CES element may be represented by a singular impedance of the CES element. <FIG> is an illustration of an embodiment <NUM> of an equivalent circuit of the CES switching element. As previously mentioned, a CEM switch, a CEM-based diode, CES elements of a CERAM memory or other type of device utilizing one or more correlated electron materials may comprise a variable or complex impedance device that may comprise characteristics of both variable resistance and variable capacitance. In other words, impedance characteristics for a CES variable impedance element, such as a device comprising a metallic electrode <NUM>, CEM <NUM>, and conductive overlay <NUM>, may depend at least in part on resistance and capacitance characteristics of the device if measured across device terminals <NUM> and <NUM>. In an embodiment, an equivalent circuit for a variable impedance device may comprise a variable resistor, such as variable resistor <NUM>, in parallel with a variable capacitor, such as variable capacitor <NUM>. Of course, although a variable resistor <NUM> and variable capacitor <NUM> are depicted in <FIG> as comprising discrete components, a variable impedance device, such as device of embodiment <NUM>, may comprise a substantially homogenous CEM and claimed subject matter is not limited in this respect.

Table <NUM>, below, depicts an example truth table for an example variable impedance device, such as the device of embodiment <NUM>.

In an embodiment, Table <NUM> shows that a resistance of a variable impedance device, such as the device of embodiment <NUM>, may transition between a low-impedance state and a substantially dissimilar, high-impedance state as a function at least partially dependent on a voltage applied across a CES element. In an embodiment, an impedance exhibited at a low-impedance state comprise a value approximately in the range of <NUM> to <NUM>,<NUM> times lower than an impedance exhibited in a high-impedance state. In other embodiments, an impedance exhibited at a low-impedance state comprise a value approximately in the range of <NUM> to <NUM> times lower than an impedance exhibited in a high-impedance state, for example. It should be noted, however, that claimed subject matter is not limited to any particular impedance ratios between high-impedance states and low-impedance states. Table <NUM> shows that a capacitance of a variable impedance device, such as the device of embodiment <NUM>, may transition between a lower capacitance state, which, in an example embodiment, may comprise approximately zero (or very little) capacitance, and a higher capacitance state that is a function, at least in part, of a voltage applied across a CEM switch.

<FIG> is a schematic diagram of a bitcell circuit comprising a CES element according to an embodiment <NUM>. In this context, a "bitcell" or "bitcell circuit" as referred to herein comprises a circuit, or a portion of a circuit, capable of representing a value, symbol, or parameter, as a state. For example, a bitcell may comprise one or more memory devices capable of representing a value, symbol, or parameter as a memory state of the memory device. In particular implementations, a bitcell may represent a value, symbol, or parameter as a single bit or multiple bits.

According to an embodiment, a read signal from a pre-charged bitline having a voltage VBC may apply a voltage across CES element <NUM> in a read operation as VREAD= VBC - VFET, where VFET is a voltage drop across FET <NUM>. For example, VREAD may comprise a voltage approximately in the range of <NUM> V to <NUM> V. It should be noted, however, that this is merely an example operating voltage provided for the purpose of illustrating aspects of particular embodiments and that claimed subject matter is not limited in this respect. In the particular implementation of <FIG>, FET <NUM> is configured as an NFET. FET <NUM> may be configured as a PFET in alternative implementations.

In one implementation, CES element <NUM> may be utilized by a CERAM device, or other type of non-volatile memory device, as a specific example of a device in a bitcell capable of maintaining an impedance state. However, it should be understood that these are merely example implementations. For example, it should be recognized a CES element adapted for purposes other than a non-volatile memory device or CERAM device may be used for storing a particular impedance state (e.g., a conductive or low impedance memory state, or an insulative or high impedance memory state) in a write operation which is detectable in a subsequent read operation, and that claimed subject matter is not limited to implementation of a CERAM or other type of non-volatile memory device.

An impedance state of a CES element in a bitcell is changed or determined based on a particular voltage and current applied to a bitline. In this context, a "bitline" comprises a conductor that is capable of being coupled to at least one terminal of a memory element during a write operation to transmit a programming signal altering a memory state of the memory element, or during a read operation to transmit a signal indicative of a current memory state of the memory element. For example, providing a signal to bitline BL having a voltage VRESET and a sufficient current IRESET places CES element <NUM> of the bitcell of embodiment <NUM> into an insulative or high impedance memory state. Likewise, providing a signal to bitline BL having a voltage VSET and a sufficient current ISET places a CES element <NUM> in a conductive or low impedance memory state.

In particular embodiments, a write operation is described as a particular process of placing a memory device, such as a CES element, into a particular impedance state of a plurality of impedance states by applying a "programming signal" to terminals of the memory device. Particular ones of the predetermined impedance states may correspond to particular voltage levels to be applied to the memory device (e.g., VSET and VRESET). Similarly, particular ones of the predetermined impedance states may correspond to particular current levels to be applied to the memory device (e.g., ISET and IRESET). Accordingly, in a particular embodiment, a programming signal to place a CES device in a particular impedance state in a write operation may be controlled to have a particular voltage level and current level corresponding to the particular impedance state.

In this context, a "conducting element" comprises a circuit element capable of permitting current to pass between, for example, an input node and an output node. In a particular implementation, a conducting element may vary a current permitted to pass between nodes based, at least in part, on a particular condition. The particular implementations described herein employ FETs as conducting elements to permit current to pass between source and drain terminals based, at least in part, on a voltage applied to a gate terminal (VGS). It should be understood, however, that other types of devices such as, a bipolar transistor, diode, variable resistor, etc., may be used as a conducting element, and that claimed subject matter is not limited in this respect. In this context, a conducting element having first and second terminals may "couple" the first and second terminals by providing a conductive path between the first and second terminals, wherein the conductive path comprises a small or negligible impedance for a particular signal. In one particular example implementation, a conducting element may vary an impedance between the first and second terminals based, at least in part, on a signal provided to a third terminal of the conducting element (e.g., a based on a voltage or current applied to the third terminal). In one embodiment, a conducting element may "close," or least partially close, to thereby electrically couple first and second terminals in response to a signal provided on the third terminal. Likewise, a conducting element may "open" to thereby decouple first and second terminals in response to a different signal provided at the third terminal. In one embodiment, a conducting element in an open state may decouple or even isolate a first portion of a circuit from a second portion of the circuit by removing or disrupting a conductive path between the first and second portions of the circuit. In another embodiment, a conducting element may vary an impedance between first and second terminals between an open, partially closed, and closed state based on a signal provided to a third terminal.

In a particular implementation of a read operation, bitline BL of the bitcell circuit of <FIG> may be coupled to a terminal of a CES element through a first conducting element in response to a voltage signal on wordline WL. In this context, a "wordline" comprises a conductor for transmitting a signal to select a particular bitcell, or group of bitcells, to be accessed in a read operation or in a write operation. In a particular example implementation, a voltage of a signal on a wordline may be raised or lowered to select or deselect a particular bitcell or group of bitcells to be coupled to a corresponding bitline or group of bitlines during a read or write operation. It should be understood, however, that this is merely an example of a wordline and that claimed subject matter is not limited in this respect.

In <FIG>, CES element <NUM> is coupled to FET <NUM> at a first terminal (N) and to bitline BL at a second terminal. In response to a wordline voltage applied to a gate terminal of FET <NUM>, FET <NUM> couples the first terminal of CES element <NUM> to voltage source VS during read or write operations. In write operations, bitline BL is biased to apply an appropriate voltage (e.g., VSET or VRESET as shown in <FIG>) and current (e.g., ISET or IRESET as shown in <FIG>) across first and second terminals of CES element <NUM> to place the element into a desired impedance state, or to apply an appropriate voltage (e.g., VREAD as described in relation to <FIG>) in a read operation to detect an impedance state of CES element <NUM>. BL<NUM> is coupled to write driver circuit <NUM>, which operates to control voltages of the bitcell of embodiment <NUM>.

As pointed out above, a write circuit may independently control a voltage and a current of a signal applied to CES element <NUM> in a write operation based, at least in part, on whether the write operation is to place CES element <NUM> into a conductive or low impedance memory state (e.g., in a set operation), or an insulative or high impedance memory state (e.g., in a reset operation). For example, and as depicted in <FIG>, for a write operation to place CES element <NUM> in a conductive or low impedance memory state, a signal having a voltage VSET and current ISET may be applied. Likewise, for a write operation to place CES element <NUM> into an insulative or high impedance state, a signal having a voltage VRESET and current IRESET may be applied. Also as illustrated in <FIG>, voltage VSET may have a greater magnitude than voltage VRESET while current ISET (as indicated by JSET in <FIG>) may have a smaller magnitude than current IRESET (as indicated by JRESET in <FIG>). In a particular implementation, a write circuit (not shown) may independently control voltage and current to provide a signal to a bitline to place a non-volatile memory device into a conductive or low impedance memory state, or into an insulative or high impedance state.

In the embodiment of <FIG>, to detect an impedance state, for example, during a read operation of CES element <NUM>, FET <NUM> may couple voltage source VS and/or other peripheral read circuitry to node N to apply a read voltage VREAD across first and second terminals of CES element <NUM>. While read voltage VREAD is applied, a current flowing through bitline BL to VS (e.g., through FET <NUM>) may then be sensed. Such sensing may be performed via a sense amplifier not shown in <FIG> to detect an impedance state of CES element <NUM>. According to an embodiment, a magnitude of a current flowing through terminals of CES element <NUM> during a read operation may be limited to less than the magnitude of IRESET (corresponding to JRESET in <FIG>). This may prevent an unintended transition of a current state of CES element <NUM> in a conductive or low impedance memory state to an insulative or high impedance memory state during a read operation.

<FIG> is a graphical representation showing load lines superimposed on voltage versus current characteristics of a bitcell according to embodiment <NUM>. Accordingly, for an example conducting element, such as FET <NUM> of the bitcell of embodiment <NUM> (of <FIG>), a characteristic current profile is shown for a value of VGS of about <NUM> V and for a value of VGS of about <NUM> V. It should be noted that these values for VGS are merely for the purposes of illustration, and claimed subject matter is not limited to any particular values for VGS. Additionally, it should be pointed out that a large number of characteristic current profiles are possible for conducting elements, such as FET <NUM> of the bitcell of embodiment <NUM>, claimed subject matter is not limited in this respect. In embodiment <NUM>, VGS may correspond to a wordline voltage, as described with reference to the bitcell of embodiment <NUM> of <FIG>.

<FIG> also indicates load lines <NUM>, <NUM>, <NUM>, and <NUM>. In <FIG>, load lines <NUM>, <NUM>, <NUM>, and <NUM> correspond to constraints placed on a conducting element, such as FET <NUM> of the bitcell of embodiment <NUM>, by the presence of CES element <NUM> coupled in series with the conducting element. In embodiment <NUM>, load lines <NUM> and <NUM> correspond to constraints on current flow through a conducting element (e.g., FET <NUM>) while CES element <NUM> is placed into a relatively conductive/lower impedance state. Load lines <NUM> and <NUM> correspond to constraints on current flow through a conducting element (e.g., FET <NUM>) while CES element <NUM> is placed into a relatively insulative/higher impedance state. It may be appreciated that load lines <NUM>, <NUM>, <NUM>, and <NUM> are depicted as straight lines, thus indicating a linear relationship between current and voltage representing an "ideal" linear resistor. However, in embodiments, CES elements, such as CES element <NUM>, for example, may comprise nonlinear current/voltage characteristics. Accordingly, actual load lines encountered in particular embodiments may comprise lines of occasionally varying slope, curves, inflections points, and so forth.

As shown in <FIG>, point <NUM> lies at the intersection of the characteristic current profile of VGS of about <NUM> V and load line <NUM>. In addition, point <NUM> lies at the intersection of the characteristic current profile of VGS in the range of <NUM>-<NUM> V and load line <NUM>. Further, point <NUM> lies at the intersection of the characteristic current profile of VGS of about <NUM> V and load line <NUM>. Accordingly, points <NUM>, <NUM>, and <NUM> represent permitted values of voltage across a bitcell (VBC), such as the bitcell of embodiment <NUM>, for example, and current through a bitcell (IBC), for example. However, it should be noted that additional intersecting points of characteristic current profiles of VGS are possible, such as for VGS equals <NUM> V, <NUM> V, etc. (not shown in <FIG>), and for load lines corresponding to additional values for VBC, such as for VBC equal to <NUM> V, <NUM> V, etc. (also not shown in <FIG>), and claimed subject matter is not limited in this respect. Thus, claimed subject matter is intended to embrace all load lines illustrating constraints placed on conducting elements coupled to CES elements.

In the embodiment <NUM> (of <FIG>), to carry out a reset operation of a CES element, such as CES element <NUM> of <FIG>, VGS may first be fixed to a value of about <NUM> V, and VBC may be increased from a reference voltage, such as about <NUM> V, to a reset voltage, such as about <NUM> V (VRST). Under these conditions, if CES element <NUM> operates in the relatively low impedance/conductor state, the slope of load line <NUM> may comprise a value that approximates (-<NUM>/RLO), in which RLO corresponds to the value of the resistance of CES element <NUM>. Referring to <FIG>, under conditions of relatively low values of VBC (e.g., less than about <NUM> V), a current IRST, may be permitted to flow through CES element <NUM>. In particular embodiments, IRST may comprise a value approximately <NUM>% greater than ICOMP (IRST ≈ <NUM>*ICOMP) while VBC does not exceed a value of about <NUM> V. Accordingly, to perform a reset operation of CES element <NUM>, an increase in current flow from ICOMP to IRST may represent a modest and feasible increase in current flow through CES element <NUM>.

As shown in <FIG>, as VBC is increased so as bring about a voltage across CES element <NUM> that approaches about <NUM> V, CES element <NUM> may undergo a Mott-like transition in which the CES element transitions from a relatively conductive/lower impedance state to a relatively insulative/higher impedance state, as shown by arrow <NUM> indicating a reset operation in <FIG>. Responsive to CES element <NUM> being placed into a relatively insulative/higher impedance state, current flow through the CES element may be significantly reduced, such as in accordance with load line <NUM>, which may comprise a slope of (-<NUM>/RHI), in which RHI corresponds to the value of the resistance of CES element <NUM>. It should be noted that claimed subject matter is intended to embrace all load lines illustrating constraints placed on conducting elements coupled to CES elements, such as any additional load lines having a slope of -<NUM>/RLO and -<NUM>/RHI.

As VBC is further increased, so as to bring about a voltage across CES element <NUM> that approaches about <NUM> V, CES element <NUM> may undergo a Mott-like transition in which the CES element transitions from a relatively insulative/higher impedance state to a relatively conductive/lower impedance state, such as shown by arrow <NUM>. As VBC decreases after occurrence of a Mott-like transition, current through CES element <NUM> may decrease, following, for example, the profile of VGS equal to about <NUM> V.

In particular embodiments, prior to CES element <NUM> undergoing a Mott-like transition, such as from a relatively insulative/higher impedance state to a relatively conductive/lower impedance (given by arrow <NUM> to indicate a set operation), VGS may be reduced from a voltage of about <NUM> V to a voltage of about <NUM> V. In certain embodiments, such lowering of VGS may reduce current flow through CES element <NUM> in a manner that advantageously inhibits current through the CES element from approaching point <NUM> (IBC = I2HIGH). In embodiments, inhibiting CES element <NUM> from approaching point <NUM>, such as by inhibiting a current flow greater than ICOMP while VGS is set to voltage equal to about <NUM> V. In certain embodiments, inhibiting current from approaching point <NUM>, by way of exerting control over VGS, for example, may safeguard against a condition in which a compliance current for a CES element is set to a level that may be difficult to overcome during a reset operation. To illustrate, referring to <FIG>, if VGS were set to a voltage of about <NUM> V while VBC is set to VSET (about <NUM> V) a significantly high compliance current (I2HIGH) may be permitted to flow through CES element <NUM>. Thus, at least in particular embodiments, to reset a compliance current through CES element <NUM>, a current even greater than I2HIGH may be required. However, at least in certain embodiments, current flow greater than I2HIGH may be difficult to achieve.

Accordingly, in particular embodiments, by reducing or lowering VGS to about <NUM> V, while a voltage across a CES element is increased to equal as much as about <NUM> V, a compliance current of a CES element may be set to a relatively low value, such as ICOMP. Accordingly, resetting a CES element, while VBC is set to equal about <NUM> V, setting VGS to equal about <NUM> V may give rise to only a modest increase in current (IRST) through a CES element. However, in contrast, if VGS is set to equal a higher voltage, such as a voltage equal to about <NUM> V while a voltage across the CES element (e.g., VBC) is set to about <NUM> V, a Mott transition may occur (as indicated by arrow <NUM>) and the compliance current of the CES element may be set to a higher value, such as I2HIGH. Accordingly, resetting a compliance current of the CES element may require a current higher than I2HIGH, which may, at least in particular embodiments, be difficult or infeasible to supply.

<FIG> is a schematic diagram of bitcells selectable for write operations from a single wordline voltage according to an embodiment <NUM>. In embodiment <NUM>, raising wordline voltage WL applied to gate terminals of FETs <NUM> operates to couple CES elements of bitcells 200A and 200B to a common source voltage (VS) during read or write operations. Common source voltage VS is coupled to a first terminal of multiple CES elements (e.g., all CES elements) of bitcells 200A, 200B, 200C, 200D, etc., coupled to wordline voltage WL. In this context, a "source voltage" comprises a particular voltage level such as, for example, a voltage "ground," that is maintained at a node in a circuit. In an implementation, a source voltage may be maintained by a particular circuit or power supply. For simplicity, <FIG> shows only two bitcells 200A and 200B coupled to wordline voltage WL. It should be understood, however, that wordline voltage WL may be coupled to a large number of bitcells coupled common source voltage VS to respect the first terminals of the CES elements comprising bitcells 200A, 200B, etc..

A second terminal of the CES element of bitcell 200A may be coupled, for example, to one or more write driver circuits, such as write driver circuit <NUM> of <FIG>. According to an embodiment, bitcells capable of being coupled to common source voltage VS and responsive to wordline voltage WL, such as bitcells 200A, 200B, as well as additional bitcells, may be simultaneously accessed in write operations to place the individual bitcells into particular high/low impedance states. Based, at least in part, on one or more particular values to be represented or expressed in the bitcells, individual bitcells may be accessed for a set or reset operation as discussed above. To place individual bitcells, capable of being coupled to common source voltage VS responsive to wordline voltage WL, into first or second impedance states, bitcells 200A and 200B, as well as additional bitcells, may be simultaneously accessed in two phases of a single two-phase clock cycle: a first clock phase may place a first group of selected bitcells into a high impedance or insulative state, such as during a reset operation, and a second clock phase to place a second group of selected bitcells (different from the first group of selected bitcells) into a low impedance or conductive state, such as during a set operation. It should be understood, however, that actions performed in the first and second clock phases may be performed in a reverse order without deviating from claimed subject matter. For example, a phase of a single two-phase clock cycle may instead place a first group of selected bitcells into a low impedance or conductive state (e.g., a set operation); and a second clock phase to place a second set of selected bitcells (different from the first set of selected bitcells) into a high impedance or insulative state. According to an embodiment, the first set of selected bitcells and the second set of selected bitcells may or may not comprise mutually exclusive and exhaustively complete portions of bitcells, which are capable of being coupled to common source voltage VS responsive to wordline voltage WL.

In particular embodiments, wordline voltage WL may be modified, such as by way of write driver circuit <NUM> of <FIG>, for example, to control the state of FET <NUM> or other type of conducting element in series with CES element <NUM>. Thus, at times, write driver circuit <NUM> may provide a wordline voltage of, for example, about <NUM> V relative to common source voltage VS so as to place FET <NUM> into an open state, in which a negligibly small current, at most, is permitted to flow through FET <NUM>. Accordingly, a present state of CES element <NUM>, such as a relatively insulative/high impedance state or a relatively conductive/low impedance state, may be maintained.

At other times, write driver circuit <NUM> may provide a wordline voltage of, for example, about <NUM> V relative to common source voltage VS so as to place FET <NUM> into a partially closed state to permit more than a negligible current flow through FET <NUM>. In this context, a conducting element may be placed into a "partially closed state," as referred to herein, under a particular condition (e.g., appropriately biased) to permit at least a magnitude of current greater than a negligible current to perform a particular circuit function, but substantially less than a maximum current magnitude through the conducting element while in a closed state (e.g., under different bias conditions). In an example of an implementation, while in a partially closed state, FET <NUM> may perform a set operation on CES element <NUM> (as shown at point <NUM> of <FIG>). At still other times, write driver <NUM> may provide wordline voltage of, for example, about <NUM> V relative to common source voltage VS so as to place FET <NUM> into a closed state. In a closed state, FET <NUM> may perform a reset operation on CES element <NUM> (as shown at point <NUM> of <FIG>).

<FIG> is a signal timing diagram illustrating timing of signals applied to a CES device in a bitcell according to an embodiment <NUM>. In a particular example implementation, the bitcell may be one of multiple bitcells capable of being coupled to common source voltage VS responsive to a voltage signal coupled to wordline voltage WL, such as described with reference to bitcells 200A and 200B of <FIG>. In a first phase of a single two-phase clock cycle (clock phase <NUM>), a first set of selected bitcells, for example, among bitcells 200A, 200B, 200C, 200D, etc., may be placed into a high impedance/insulative state, such as responsive to a reset operation of the first set of selected bitcells. In a second phase of a single two-phase clock cycle (clock phase <NUM>) a second set of selected bitcells (e.g., different from the first set of selected bitcells) may be placed into a low impedance or conductive state, such as in a set operation of the second set of selected bitcells. As may be observed, for bitcells capable of coupling to common source voltage VS and responsive to wordline voltage WL, wordline voltage WL may be maintained at a first voltage in a first phase of a single clock cycle and lowered to a second voltage in a second phase of a single clock cycle. In embodiments, such as that of <FIG>, maintaining wordline voltage WL at a first voltage, such as during clock phase <NUM> (VGS equal to about <NUM> V), may place a conducting element into an at least partially or completely closed state. Maintaining wordline voltage WL at a second voltage, such as during clock phase <NUM> (VGS equal to about <NUM> V as shown in <FIG>), may place a conducting element into an at least partially closed state. Bitline BL, of <FIG>, may be coupled to a particular bitcell and to a particular voltage during the first phase (clock phase <NUM>), or during the second phase (clock phase <NUM>), based, at least in part, on whether a CES element of the bitcell is to be placed into a high impedance or insulative state, placed into a low impedance or conductive state, or is to be maintained in the present impedance state.

In the particular example of <FIG>, bitcells capable of being coupled to common source voltage VS responsive to wordline voltage WL may be accessed in clock phases <NUM> and <NUM>. Prior to initiation of clock phase <NUM>, as shown at the left portion of <FIG>, wordline voltage WL may be set or coupled to a reference voltage, such as a voltage of about <NUM> V. Consequently, conducting elements, such as FETs <NUM> of <FIG>, may be placed in an open state, in which only a small or negligible current (at most) is permitted to flow through bitcells 200A, 200B, 200C, 200D, etc. Accordingly, under such conditions, a voltage coupled to bitlines BL<NUM> and BL<NUM> would be unlikely to bring about a change in an impedance state of one or more of CES elements <NUM>. Also as shown at the left portion of <FIG>, common source voltage VS may be maintained at a reference voltage, such as <NUM> V, for example.

In one example, to perform a reset operation of bitcell 200A, such as at clock phase <NUM>, a voltage applied to bitline BL<NUM> may be maintained at the same, or approximately the same, voltage as common source voltage VS, thus corresponding to <NUM> V applied across terminals of a CES element coupled to bitline BL<NUM>. Accordingly, the impedance state of CES element <NUM> of bitcell 200B may remain unchanged. Also at clock phase <NUM>, a voltage applied to bitline BL<NUM> may be raised to approach a voltage at which CES element <NUM> of bitcell 200A may be capable of undergoing a reset operation, such as a value equal to about <NUM> V (as described with reference to <FIG>). To complete the reset operation of CES element <NUM> of bitcell 200A at clock phase <NUM>, wordline voltage WL (which corresponds to VGS of <FIG>) may be set equal to about <NUM> V to place a conducting element (e.g., FET <NUM>) into a closed or at least partially closed. Accordingly, referring again to <FIG>, a transition from a relatively low impedance/conductive state to a relatively high impedance/insulative state of a CES element (e.g., a reset operation as indicated at arrow <NUM> on <FIG>) may occur.

In clock phase <NUM>, common source voltage VS may be maintained at a reference voltage, such as <NUM> V, for example. A voltage applied to bitline BL<NUM> may be raised to approach a voltage at which a CES element may be capable of undergoing a set operation, which may correspond to VBC equal to about <NUM> V, as described with reference to <FIG>. To complete the set operation of BLi, wordline voltage WL (e.g., VGS of <FIG>) may be reduced to equal about <NUM> V to place a conducting element (e.g., FET <NUM>) into a partially closed state. Accordingly, as described with reference to <FIG>, such a reduction in wordline voltage WL from about <NUM> V to about <NUM> V, while BL<NUM> is set equal to about <NUM> V, prohibits a compliance current, such as a compliance current of I2HIGH, from flowing through a CES element. Accordingly, a condition in which resetting a compliance current of a CES element may require a current higher than I2HIGH, which may be difficult or infeasible to supply, may be avoided.

Responsive to operations and clock phase <NUM>, in which CES element <NUM> of BL<NUM> is set to a relatively insulative/high impedance state, any value between about <NUM> V and about <NUM> V may be applied to BL<NUM> to maintain CES element <NUM> of BL<NUM> in the relatively high impedance/insulative state. In embodiments, responsive to BL<NUM> being placed into a relatively insulative/high impedance state, an applied voltage remaining below about <NUM> V, for example, is not of sufficient magnitude to transition CES element <NUM> coupled to BL<NUM> from a relatively conductive/low impedance state to a relatively insulative/high impedance state.

Accordingly, as shown and described with respect to <FIG>, conducting elements (e.g., FETs <NUM>) of bitcells 200A and 200B may be placed into an at least partially closed state, continuously, during the reset and set operations occurring at clock phase <NUM> and <NUM>. For the example of <FIG>, at a first clock phase, raising wordline voltage WL to equal about <NUM> V, while a reference voltage is applied to VS, brings about a closed state of FETs <NUM> of bitcells 200A and 200B. At a second clock phase, lowering wordline voltage WL to equal about <NUM> V, while a reference voltage is applied to VS, brings about a partially closed state of FETs <NUM> of bitcells 200A and 200B. As may be observed, maintaining FETs <NUM> in at least a partially closed state during clock phases <NUM> and <NUM> may enable performing clock phases <NUM> and <NUM>, and therefore write operations in phases <NUM> and <NUM>, in a single clock cycle of a clock signal controlling access to bitcells <NUM>.

<FIG> is a schematic diagram of an arrangement of bitcells selectable for write operations according to an embodiment <NUM>. In <FIG>, common source voltage (VS) nodes, such as VS<NUM>, VS<NUM>,. , VSN, are shown as being coupled to a row of bitcells. For example, VS<NUM> is shown as being coupled to bitcells 200i and 200A. Additionally, VS<NUM> is shown as running across bitcells 200j and 200B. Further, VSN is shown as being coupled to 200z and 200N. Likewise, wordlines are shown as providing access across multiple bitcells, such as WL<NUM> coupling to the gates of the conducting elements of bitcells 200i and 200A. Additionally, WL<NUM> is shown as coupling to the gates of the conducting elements of bitcells 200j and 200B, and WLN is shown as coupling to the gates of the conducting elements of bitcells 200z and 200N. Also shown in <FIG>, BL<NUM> and BL<NUM> are shown as providing access in a vertical direction, such as BL<NUM> providing access to bitcells 200i, 200j, and 200z. Similarly, BL<NUM> is shown as providing access to bitcells 200A, 200B, and 200N.

<FIG> is a schematic diagram of an arrangement of bitcells selectable for write operations according to an embodiment <NUM>. In embodiment <NUM>, bitcells are shown as organized with VS nodes providing access in a vertical direction, as opposed to the horizontal arrangement of VS nodes of <FIG>. Accordingly, VS<NUM> provides access to bitcells 200i, 200j, and 200z and VS<NUM> provides access to bitcells 200A, 200B, and 200C. As in <FIG>, BL<NUM> and BL<NUM> as well as WL<NUM> and WL<NUM> are shown as providing access in a horizontal direction.

<FIG> is a signal timing diagram illustrating timing of signals applied to an arrangement of bitcells according to an embodiment <NUM>. Embodiment <NUM> may be suitable for use with the arrangement of bitcells selectable for write operations of embodiment <NUM> (<FIG>) although claimed subject matter is not limited to any particular arrangement of bitcells. The timing diagram of embodiment <NUM> may operate to perform a reset operation (e.g., relatively high impedance/insulative state) of bitcells 200i, 200j, through 200z and to perform a set operation (e.g., relatively low impedance/conductive state) of bitcells 200A, 200B, through 200Z. It should be noted that the aforementioned second reset operations may be performed utilizing a single phase of a clock cycle.

Beginning with the lower portion of <FIG>, VS<NUM> may be raised from a reference voltage to a value equal to about <NUM> V while VS<NUM> remains at a reference voltage. Under these voltage conditions for VS<NUM> and VSo, wordlines corresponding to a row of the arrangement of embodiment <NUM>, such as WL<NUM>, are raised to a value of about <NUM> V to bring about an at least partially closed or completely closed state of conducting elements of bitcells 200i and 200A. Thus, with BL<NUM> raised to about <NUM> V, and VS<NUM> set to a reference voltage, sufficient current may flow through bitcell 200i to perform a reset operation (corresponding to arrow <NUM> of <FIG>). In response, bitcell 200i may be placed into a relatively high impedance/insulative state.

Responsive to raising VS<NUM> to about <NUM> V and BL<NUM> to a value that approximates VSET + <NUM> V (about <NUM> V) the voltage difference across bitcell 200A, 200B, through 200N may comprise an approximately constant voltage difference of about <NUM> V (e.g., about <NUM> V - VS<NUM>). In addition, with WL<NUM> comprising voltages of about <NUM> V, the gates of the conducting element of bitcell 200A comprises about <NUM> V (<NUM> V - <NUM> V), thus placing the conducting element into an at least partially closed state. Accordingly, the bitcell 200A may undergo a set operation (corresponding to arrow <NUM> on <FIG>).

Accordingly, as shown and described with respect to the embodiments of <FIG>, conducting elements of one or more of bitcells 200i, 200j,. , and 200z as well as 200A, 200B,. , and 200N, for example, may be placed into an at least partially closed state, continuously, during the reset and set operations occurring at clock phase <NUM>. For the example of <FIG>, at a first clock phase, raising wordline voltage WL to equal about <NUM> V, while a reference voltage is applied to VSo, brings about a closed state of the conducting elements of bitcells 200i-200z. In addition, and also at a first clock phase in which wordline WL is raised to a voltage of about <NUM> V, applying a voltage of about <NUM> V to VS<NUM> brings about a partially closed state of conducting elements controlling access bitcells 200A-200N in write operations. Again, as pointed out above, conducting elements controlling access to bitcells 200A-200N in an at least partially closed state during clock phases <NUM> and <NUM> may enable performing clock phases <NUM> and <NUM>, and therefore write operations in phases <NUM> and <NUM>, in a single clock cycle of a clock signal controlling access to bitcells 200A-200N.

In other embodiments, the bitcell arrangement of embodiment <NUM> (<FIG>) may be utilized with a number of additional combinations of wordline voltages (e.g., WL<NUM>, and WL<NUM>) to place conducting elements into at least partially closed or completely closed states. In addition, bitline voltages (e.g., BL<NUM>, BL<NUM>) and common source voltages (e.g., VS<NUM> and VS<NUM>) may also undergo appropriate modifications. At least some of the possible combinations of wordline voltages, bitline voltages, and common source voltages are described in Table <NUM>, below:.

In Table <NUM> above, the identified Systems "A," "B," and "C" may each refer to a number of embodiments, which may utilize the arrangement of embodiment <NUM>, for example, or may utilize other arrangements, and claimed subject matter is not limited in this respect. Regarding System "A," particular advantages may include utilization of an easily available reference voltage, such as <NUM> V. Accordingly, in a particular embodiment, only three power supplies may be required; however, in other embodiments, up to four power supplies may be required. Regarding System "B," particular advantages may include use of lower voltage ranges during operation, such as <NUM> V. However, in particular embodiments, an additional power supply (such as four or five power supplies) may be required than would be required if System "A" were implemented. Regarding System "C," particular advantages may include utilization of an easily available reference voltage, such as <NUM> V. Thus, in a particular embodiment, three power supplies may be required; however, in other embodiments, up to four power supplies may be required.

<FIG> is a flowchart for a method of operating a memory device using a CES element according to an embodiment <NUM>. The method begins at block <NUM>, which comprises applying a first voltage to first terminals of a plurality of conducting elements, in which one or more first ones of the conducting elements are configured to couple one or more first CES elements between a first bitline voltage and a first common source voltage. Also at block <NUM>, one or more second ones of the conducting elements are configured to couple one or more second CES elements between a second bitline voltage and a second common source voltage. The method of <FIG> continues at block <NUM>, which comprises applying a second voltage to the first terminals of the plurality of conducting elements in a second phase of operation at one or more second ones of the plurality of CES elements into a high impedance or insulative state. At block <NUM>, the plurality of conducting elements are at least partially closed during the first and second phases to couple each of the CES elements between the common source voltage and a corresponding one of the bit lines.

<FIG> is a flowchart for a method of operating a memory device using a CES element according to an embodiment <NUM>. The method of <FIG> begins at block <NUM>, which comprises applying a first voltage to first terminals of a plurality of conducting elements, wherein one or more of the first ones of the conducting elements are configured to couple one or more first CES elements between a first bitline voltage and a first common source voltage. Also at block <NUM>, one or more second ones of the conducting elements are configured to couple one or more second CES elements between a second bitline voltage and a second common source voltage. The method of <FIG> continues at block <NUM>, which comprises placing the one or more first CES elements into a low impedance or conductive state and placing the one or more second CES elements into a high impedance or insulative state while continuously maintaining a voltage difference between the first voltage and the first common source voltage or the second common source voltage.

In the preceding description, in a particular context of usage, such as a situation in which tangible components (and/or similarly, tangible materials) are being discussed, a distinction exists between being "on" and being "over. " As an example, deposition of a substance "on" a substrate refers to a deposition involving direct physical and tangible contact without an intermediary, such as an intermediary substance (e.g., an intermediary substance formed during an intervening process operation), between the substance deposited and the substrate in this latter example; nonetheless, deposition "over" a substrate, while understood to potentially include deposition "on" a substrate (since being "on" may also accurately be described as being "over"), is understood to include a situation in which one or more intermediaries, such as one or more intermediary substances, are present between the substance deposited and the substrate so that the substance deposited is not necessarily in direct physical and tangible contact with the substrate.

A similar distinction is made in an appropriate particular context of usage, such as in which tangible materials and/or tangible components are discussed, between being "beneath" and being "under. " While "beneath," in such a particular context of usage, is intended to necessarily imply physical and tangible contact (similar to "on," as just described), "under" potentially includes a situation in which there is direct physical and tangible contact, but does not necessarily imply direct physical and tangible contact, such as if one or more intermediaries, such as one or more intermediary substances, are present. Thus, "on" is understood to mean "immediately over" and "beneath" is understood to mean "immediately under.

It is likewise appreciated that terms such as "over" and "under" are understood in a similar manner as the terms "up," "down," "top," "bottom," and so on, previously mentioned. These terms may be used to facilitate discussion, but are not intended to necessarily restrict scope of claimed subject matter. For example, the term "over," as an example, is not meant to suggest that claim scope is limited to only situations in which an embodiment is right side up, such as in comparison with the embodiment being upside down, for example. An example includes a flip chip, as one illustration, in which, for example, orientation at various times (e.g., during fabrication) may not necessarily correspond to orientation of a final product. Thus, if an object, as an example, is within applicable claim scope in a particular orientation, such as upside down, as one example, likewise, it is intended that the latter also be interpreted to be included within applicable claim scope in another orientation, such as right side up, again, as an example, and vice-versa, even if applicable literal claim language has the potential to be interpreted otherwise. Of course, again, as always has been the case in the specification of a patent application, particular context of description and/or usage provides helpful guidance regarding reasonable inferences to be drawn.

Unless otherwise indicated, in the context of the present disclosure, the term "or" if used to associate a list, such as A, B, or C, is intended to mean A, B, and C, here used in the inclusive sense, as well as A, B, or C, here used in the exclusive sense. With this understanding, "and" is used in the inclusive sense and intended to mean A, B, and C; whereas "and/or" can be used in an abundance of caution to make clear that all of the foregoing meanings are intended, although such usage is not required. In addition, the term "one or more" and/or similar terms is used to describe any feature, structure, characteristic, and/or the like in the singular, "and/or" is also used to describe a plurality and/or some other combination of features, structures, characteristics, and/or the like. Furthermore, the terms "first," "second," "third," and the like are used to distinguish different embodiments, such as different components, as one example, rather than supplying a numerical limit or suggesting a particular order, unless expressly indicated otherwise. Likewise, the term "based on" and/or similar terms are understood as not necessarily intending to convey an exhaustive list of factors, but to allow for existence of additional factors not necessarily expressly described.

Furthermore, it is intended, for a situation that relates to implementation of claimed subject matter and is subject to testing, measurement, and/or specification regarding degree, to be understood in the following manner. As an example, in a given situation, assume a value of a physical property is to be measured. If alternatively reasonable approaches to testing, measurement, and/or specification regarding degree, at least with respect to the property, continuing with the example, is reasonably likely to occur to one of ordinary skill, at least for implementation purposes, claimed subject matter is intended to cover those alternatively reasonable approaches unless otherwise expressly indicated. As an example, if a plot of measurements over a region is produced and implementation of claimed subject matter refers to employing a measurement of slope over the region, but a variety of reasonable and alternative techniques to estimate the slope over that region exist, claimed subject matter is intended to cover those reasonable alternative techniques, even if those reasonable alternative techniques do not provide identical values, identical measurements or identical results, unless otherwise expressly indicated.

Claim 1:
A method comprising:
applying a first voltage to first terminals of a plurality of conducting elements (<NUM>), each of the plurality of conducting elements (<NUM>) being configured to couple a corresponding correlated electron switch, CES, (<NUM>) element of a plurality of CES elements (<NUM>), between a common source voltage and one of a plurality of bitlines during a first phase of a write operation to place one or more first ones of the plurality of CES elements (<NUM>) into a low impedance or conductive state; and
applying a second voltage to the first terminals of the plurality of conducting elements (<NUM>) during a second phase of the write operation to place one or more second ones of the plurality of CES elements (<NUM>) into a high impedance or insulative state,
wherein the plurality of conducting elements (<NUM>) are in an at least partially conductive state during the first and second phases to couple each of the CES elements (<NUM>) between the common source voltage and a corresponding one of the plurality of bitlines; the method further comprising:
maintaining a voltage difference between the common source voltage and the first voltage and between the common source voltage and the second voltage so as to limit current and voltage applied to the first terminals of the plurality of conducting elements (<NUM>) during the first and second phases sufficiently to maintain the plurality of conducting elements (<NUM>) in the at least partially conductive state during the first and second phases and to limit current in the one or more second ones of the plurality of CES elements (<NUM>); and
changing a voltage on one or more bitlines of the plurality of bitlines coupled to the second ones of the plurality of CES elements (<NUM>) following a change in the voltage difference between the common source voltage and the second voltage wherein the current in the one or more second ones of the plurality of CES elements (<NUM>) corresponds to a compliance current to set a condition of a current density for a subsequent reset operation to place the one or more second ones of the plurality of CES elements (<NUM>) into a high-impedance state.