Patent Description:
Semiconductor devices can be applied in various fields, such as smart TVs, voice assistant devices (VAD), tablets, feature phones, smartphones, optical and Blu-ray DVD players, and so on. Semiconductor devices are typically manufactured in the following manner: sequentially depositing an insulation or dielectric layer, a conductive layer, and a semiconductor material layer on a semiconductor substrate, and patterning the various material layers by using lithography and etching technique to forming circuit components and elements thereon.

In an effort to continue the scaling-down process of semiconductor devices, the functional density (i.e., the number of interconnected devices per chip area) has generally increased while geometric size (i.e., the smallest component (or line) that can be created using the fabrication process) has decreased. This scaling-down process generally provides benefits by improving production efficiency and performance of semiconductor devices, and lowering associated costs as well. Such scaling down has also been accompanied by increased complexity in design and manufacturing of semiconductor devices. Parallel advances in manufacturing have allowed increasingly complex designs to be fabricated with precision and reliability.

<CIT> discloses a semiconductor package having a capacitor that includes a first electrode including a plurality of conductive pillars connected to the capacitor redistribution line. A dielectric layer is formed on the first electrode and a second electrode is formed on the dielectric layer. <CIT> discloses a capacitor device with a high dielectric constant material and multiple vertical electrode plates. The capacitor devices can be directly fabricated on a wafer with low temperature processes so as to be integrated with active devices formed on the wafer. It further discloses forming vertical conducting lines in the capacitor devices using the through-silicon-via technology to facilitate the three-dimensional stacking of the capacitor devices. <CIT> discloses a structure and method of forming an integrated circuit MIM capacitor. Methods of forming integrated circuit capacitors include forming a standard via and enlarged vias in an electrically insulating layer during the same patterning process and then forming an electrically conductive first electrode layer which fills the standard via and overlays the enlarged bias in a conformal manner. A dielectric layer is then formed over the electrically conductive first electrode layer. Next, an electrically conductive second electrode layer is formed over the dielectric layer, which overlays and/or fills the enlarged vias. A step is then performed to planarize the second electrode layer, the dielectric layer, and the first electrode layer to define the electrodes of a capacitor. The resulting capacitor has a relatively large effective electrode surface area (which is a function of the depth of the via) for a given lateral dimension.

However, numerous challenges have arisen in the effort to continue the scaling-down of semiconductor devices. For example, fluctuations (or noises) in power supply (or being referred to power supply noise) adversely affect performance of semiconductor devices. To reduce power supply noise, decoupling capacitors may be integrated into semiconductor devices and used as charge reservoirs to prevent unwanted drop or rise in power supply. Existing decoupling capacitors for semiconductor devices have been generally adequate for their intended purposes, but they have not been entirely satisfactory in all respects.

The invention provides a semiconductor device according to claim <NUM>.

Embodiment are defined in the dependent claims.

The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact.

Additionally, in some embodiments of the present disclosure, terms concerning attachments, coupling and the like, such as "connected" and "interconnected", refer to a relationship wherein structures are secured or attached to one another either directly or indirectly through intervening structures, as well as both movable or rigid attachments or relationships, unless expressly described otherwise. In addition, the term "coupled" include any method of direct and indirect electrical connection.

Further, spatially relative terms, such as "beneath," "below," "lower," "above," "upper" and the like, may be used herein for ease of description to describe one element or feature's relationship to another element or feature as illustrated in the figures.

The terms "about", "approximately", and "roughly" typically mean ±<NUM>% of the stated value, or ±<NUM>% of the stated value, or ±<NUM>% of the stated value, or ±<NUM>% of the stated value, or ±<NUM>% of the stated value, or ±<NUM>% of the stated value, or ±<NUM>% of the stated value. The stated value of the present disclosure is an approximate value. When there is no specific description, the stated value includes the meaning of "about", "approximately", and "roughly". The terminology used herein is for the purpose of describing particular embodiments only and is not intended to limit the invention. As used herein, the singular terms "a," "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise.

Some embodiments of the disclosure are described below. Additional operations can be provided before, during, and/or after the stages described in these embodiments. Some of the stages that are described can be replaced or eliminated for different embodiments. Additional features can be added to the semiconductor device structure. Some of the features described below can be replaced or eliminated for different embodiments. Although some embodiments are discussed with operations performed in a particular order, these operations may be performed in another logical order.

As the performance of semiconductor devices have been improved, larger currents at higher frequencies but with lower power supply are demanded by these high-performance semiconductor devices. In such conditions, the design of power system becomes increasingly challenging. For example, the impact of power supply noise on the performance of semiconductor devices is critical and should be addressed. The present disclosure provides a semiconductor device with a plurality of capacitor elements as a decoupling capacitor to prevent power supply noise (such as unwanted rise or drop in power supply) in the semiconductor device. A high-density capacitor element is provided to achieve higher capacitance for the decoupling capacitor and higher compactness of the semiconductor device.

<FIG> illustrate schematic cross-sectional views of a semiconductor device, in accordance with some examples useful for understanding the present invention. Referring to <FIG>, semiconductor device <NUM> includes a substrate <NUM> and a plurality of capacitor elements <NUM> on the substrate <NUM>. The substrate <NUM> may include an elementary (single element) semiconductor, such as silicon or germanium in a crystalline structure; a compound semiconductor, such as silicon carbide (SiC), gallium arsenide (GaAs), gallium phosphide (GaP), indium phosphide (InP), indium arsenide (InAs), and/or indium antimonide (InSb); an alloy semiconductor such as SiGe, GeC, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP; a non-semiconductor material, such as soda-lime glass, fused silica, fused quartz, and/or calcium fluoride (CaF<NUM>); and/or combinations thereof. For example, the material of the elementary semiconductor may include monocrystalline silicon (Si), polycrystalline silicon (poly-Si), amorphous silicon (a-Si), germanium (Ge), and/or carbon (C) (e.g. diamond).

The capacitor element <NUM> includes a first electrode <NUM> and a second electrode <NUM>. In some embodiments, the first electrode <NUM> and the second electrode <NUM> are formed as a first comb-shaped structure and a second comb-shaped structure, respectively. The first electrode <NUM> is configured to have a first pad 111P and a plurality of first terminals 111T connected to the first pad 111P. The first terminals 111T extend away from the substrate <NUM>. The second electrode <NUM> is configured to have a second pad 112P and second terminals 112T connected to the second pad 112P. The second terminals 112T extend toward the substrate <NUM>. The extension directions of the first terminals 111T and the second terminals 112T are parallel. As shown in <FIG>, the first terminals 111T and the second terminals 112T are staggered and separated by an interlayer dielectric layer <NUM>. In particular, the terminals 111T and the second terminals 112T are alternately arranged in a horizontal direction parallel to the surface of the substrate <NUM> and extend between the first pad 111P and the second pad 112P in a vertical direction with respect to the surface of the substrate <NUM>. In some embodiments, the capacitor element <NUM> could be contained in a memory module, for example, a DRAM cell, but not limited.

In some embodiments, the method of forming the capacitor element <NUM> includes (but not limited to) depositing and patterning a material layer for the first pad 111P, depositing and patterning a material layer for the first terminals 111T on the first pad 111P (thereby forming the first electrode <NUM> of the capacitor element <NUM>), depositing a material layer for the interlayer dielectric layer <NUM>, patterning the material layer for the interlayer dielectric layer <NUM> to form openings, depositing a material layer for the second terminals 112T in the openings, depositing and patterning a material layer for the second pad 112P on the second terminals 112T (thereby forming the second electrode <NUM> of the capacitor element <NUM>). In some embodiments, patterning the material layer for the interlayer dielectric layer <NUM> to form openings may include etching (e.g. dry etching, wet etching, reactive ion etching (RIE)) the material layer to form the openings. In some embodiments, a planarization process such as chemical mechanical polishing (CMP) process may be performed to remove excess material layer for the second terminals 112T outside the openings after depositing the material layer for the second terminals 112T in the openings.

The material of the first pad 111P and the second pad 112P may include a conductive material, such as metal, metal nitride, metal oxide, metal alloy, doped polysilicon or another suitable conductive material, a combination thereof. For example, the metal may include Au, Ni, Pt, Pd, Ir, Ti, Cr, W, Al, Cu, or another suitable material; the metal nitride may include MoN, WN, TiN, TaN, TaSiN, TaCN, TiAlN, or another suitable material. In some embodiments, the first pad 111P and the second pad 112P may include the same material. In other embodiments, the first pad 111P and the second pad 112P may include different materials. The material layer for the first pad 111P and the second pad 112P may be deposited by chemical vapor deposition (CVD) process, physical vapor deposition (PVD) process, atomic layer deposition (ALD) process, or the like. The material of the first terminals 111T and the second terminals 112T may be high-k material including, for example, metal oxide or metal nitride. In some embodiments, the high-k material may include HfO<NUM>, HfSiO, HfSiON, HfTaO, HfTiO, HfZrO, zirconium oxide, aluminum oxide, hafnium dioxide-alumina (HfO<NUM>-Al<NUM>O<NUM>) alloy, other suitable high-k dielectric materials, and/or combinations thereof. The material layer for the first terminals 111T and the second terminals 112T may be deposited by any suitable method, such as CVD process, plasma-enhanced CVD (PECVD) process, spin-on-glass process, a combination thereof, or the like. In some embodiments, the first terminals 111T and the second terminals 112T may include the same material. In other embodiments, the first terminals 111T and the second terminals 112T may include different materials. According to some embodiments of the present disclosure, the first pad 111P and the second pad 112P may each include Cu, W, or SiGe, and the first terminals 111T and the second terminals 112T may each include TiN or TaN.

The interlayer dielectric layer <NUM> (or may be referred to inter-metal dielectric (IMD) may include a dielectric material (e.g., a semiconductor oxide, a semiconductor nitride, a semiconductor oxynitride, a semiconductor carbide, etc.), SOG, fluoride-doped silicate glass (FSG), phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), , xerogel, aerogel, amorphous fluorinated carbon, parylene, benzocyclobutene (BCB), and/or combinations thereof. The interlayer dielectric layer <NUM> may be form by CVD process, ALD process, PECVD process, high-density CVD process, PVD process, one or more other applicable processes, or a combination thereof.

In some embodiments, the semiconductor device <NUM> includes a dielectric layer <NUM> disposed between the substrate <NUM> and the capacitor element <NUM>. The dielectric layer <NUM> may be single layer or multilayer structure including dielectric material formed of semiconductor oxide, semiconductor nitride, semiconductor oxynitride, semiconductor carbide or combinations thereof. The dielectric layer <NUM> may be formed by CVD process, ALD process, PVD process, one or more other applicable processes, or a combination thereof.

According to some embodiments of the present disclosure, the semiconductor device <NUM> includes a plurality of capacitor elements <NUM> successively stacked on the substrate <NUM>. The capacitor elements <NUM> are successively stacked on the dielectric layer <NUM>. The successively stacked capacitor elements <NUM> with the first electrode <NUM> and the second electrode <NUM> may form more compact capacitors and may be used as decoupling capacitors to provide a higher capacitance than conventional decoupling capacitors. The capacitance provided by the capacitor elements <NUM> of some embodiments of the present disclosure may be greater than <NUM> times of the capacitance provided by a conventional decoupling capacitor. For example, the conventional decoupling capacitor (such as cylinder-shaped or plate-shaped decoupling capacitor) of thickness <NUM> may provide a value about <NUM>-<NUM> nF/mm<NUM> (capacitance/area), while the capacitor elements <NUM> having the first electrode <NUM> and the second electrode <NUM> of thickness less than <NUM> may provide a value greater than <NUM>-<NUM> nF/mm<NUM> (capacitance/area). The capacitor elements <NUM> of some embodiments of the present disclosure has a higher value of capacitance/area and a smaller thickness and may be used as a decoupling capacitor for semiconductor device <NUM>. As a result, power supply noises in the semiconductor device <NUM> may be prevented due to higher value of capacitance/area provided by the capacitor elements <NUM>. Furthermore, since the thickness of the semiconductor device <NUM> with the decoupling capacitor (i.e. the capacitor elements <NUM>) is reduced, the parasitic inductance and resistance will be reduced.

In some embodiments, the semiconductor device <NUM> may include one or more dielectric layers <NUM> between a lower one of the capacitor elements <NUM> and an upper one of the capacitor elements <NUM>. As shown in <FIG>, conductive layers M1a/M1b, M2a/M2b, and M3a/M3b are disposed in the respective dielectric layers <NUM>, and vias V1a/V1b, V2a/V2b, and V3a/V3b are disposed in the respective interlayer dielectric layers <NUM>. The first pad 111P of the lower one of the capacitor elements <NUM> is connected to the second pad 112P of the upper one of the capacitor elements <NUM> through, for example, the via V1b, the conductive layer M1b, and the via V2b, and the second pad 112P of the lower one of the capacitor elements <NUM> is connected to the first pad 111P of the upper one of the capacitor elements <NUM> through, for example, the via V1a and the conductive layer M1a. The number of capacitor elements <NUM> successively stacked on the substrate <NUM> is not particularly limited. The number may be two, six, twenty one, or up to fifty or more. In some embodiments, the overall thickness of the semiconductor device <NUM> with the capacitor elements <NUM> is less than <NUM>. The successively stacked capacitor elements <NUM> may form a high-density decoupling capacitor in the semiconductor device <NUM> and provide a greater capacitance than conventional decoupling capacitors. In addition, the thickness of the decoupling capacitor formed by the capacitor elements <NUM> is less than the conventional decoupling capacitors. Therefore, the resulting semiconductor device with the capacitor elements <NUM> is thinner than those semiconductor devices with conventional decoupling capacitors and a better heat dissipation of the resulting semiconductor device may be achieved.

Referring to <FIG>, the capacitor elements <NUM> and an IC element <NUM> may be integrated on the same substrate <NUM>. For simplicity, like features in <FIG> and <FIG> are designated with like reference numerals and some of the description is not repeated. The separation mark S represents one or more elements may be disposed between the capacitor elements <NUM> and the IC element <NUM>, or, in some embodiments, the capacitor elements <NUM> is adjacent to the IC element <NUM> and no other element is disposed therebetween. The IC element <NUM> may include a memory device, a graphics processing unit (GPU), a central processing unit (CPU), or any other processing unit or control unit. In some embodiments, the IC element <NUM> may be connected to the capacitor elements <NUM> via interconnections (not shown) to prevent noise from the power supply of the IC element <NUM>. It should be noted that the IC element <NUM> disposed between dielectric layer <NUM> and dielectric layer <NUM> is merely illustrative. In some embodiments, the IC element <NUM> may be disposed on the dielectric layer <NUM> and be substantially on the same level as the capacitor elements <NUM>. In some embodiments, the IC element <NUM> may be connected to another element through the via V1c, the conductive layer M1c, the via V2c, and the conductive layer M2c.

Referring to <FIG>, the semiconductor device <NUM> includes a main logic die containing IC elements <NUM> and <NUM> attached on the dielectric layer <NUM>, in accordance with some embodiments of the present disclosure. For simplicity, like features in <FIG> and <FIG> and <FIG> are designated with like reference numerals and some of the description is not repeated. The IC elements <NUM> and <NUM> may include memory, a graphics processing unit (GPU), a central processing unit (CPU), or a combination thereof. The semiconductor device <NUM> may include connection features C1 and C2 which penetrate through the substrate <NUM>. In further embodiments, the connection features C1 and C2 penetrate through the dielectric layer <NUM>, the interlayer dielectric layer <NUM>, the dielectric layer <NUM> and the substrate <NUM>, and extend beneath a bottom surface of the substrate <NUM>. In some embodiments, the connection features C1 and C2 may be connected to respective solder bumps below the substrate <NUM>. In some embodiments, the connection features C1 and C2 may be connected to the IC elements <NUM> and <NUM> respectively. In some embodiments, the connection features C1 and C2 may be bonded to, for example, a printed circuit board (PCB). In some embodiments, the second pad 111P of one of the capacitor elements <NUM> may be connected to the connection feature C1. In some embodiment, the connection features C1 and C2 may be formed by a method including through silicon via (TSV) technique. The main logic die including IC elements <NUM> and <NUM>, the capacitor elements <NUM>, the IC element <NUM> are integrated on the same substrate <NUM>. This integration may be referred to heterogeneous integration, which represents an integration of system on chips (SoC), memories, power supply, power management, and/or other components. The semiconductor device <NUM> includes plural sets of the capacitor elements <NUM> disposed on the substrate <NUM>, and each of the plural sets of the capacitor elements may be respectively connected to components heterogeneously integrated in the semiconductor device <NUM>. Accordingly, the plural sets of the capacitor elements <NUM> may be used as decoupling capacitors to provide higher capacitance for the components. Furthermore, the thickness of the semiconductor device <NUM> with the plural sets of the capacitor elements (used as decoupling capacitors) is less than the thickness of the semiconductor device with the conventional decoupling capacitors. For example, one embodiment of the present disclosure may provide a decoupling capacitor of thickness equal to or less than <NUM> with a value greater than <NUM> nF/mm<NUM> (capacitance/area), while the thickness of the conventional decoupling capacitor may need to be greater than <NUM> so that a value greater than <NUM> nF/mm<NUM> (capacitance/area) may be achieved. Therefore, according to some embodiments of the present disclosure, parasitic inductance and resistance of heterogeneous integration with decoupling capacitors may be reduced by providing thinner decoupling capacitors. In some embodiments, the IC element <NUM> may include memory and the IC element <NUM> may include CPU. In such embodiments, the performance of the semiconductor device may be improved due to shorter physical path for data communication between CPU and memory.

<FIG> illustrate schematic cross-sectional views of a semiconductor device, in accordance with other examples useful for understanding the present invention. Referring to <FIG>, the semiconductor device <NUM> includes the substrate <NUM> and a plurality of capacitor elements <NUM> on each of the opposite surfaces of the substrate <NUM>. For simplicity, like features in semiconductor device <NUM> and semiconductor device <NUM> are designated with like reference numerals and some of the description is not repeated. The capacitor element <NUM> of the semiconductor device <NUM> includes a first electrode <NUM> and a second electrode <NUM>. The first electrode <NUM> is configured to have a first pad 111P and first terminals 111T connected to the first pad 111P. The first terminals 111T extend away from the substrate <NUM>. The second electrode <NUM> is configured to have a second pad 112P and second terminals 112T connected to the second pad 112P. The second terminals 112T extend toward the substrate <NUM>. As shown in <FIG>, the first terminals 111T and the second terminals 112T are staggered and separated by the interlayer dielectric layer <NUM>. The material of the first pad 111P and the second pad 112P may include a conductive material, such as metal, metal nitride, metal oxide, metal alloy, another suitable conductive material, a combination thereof. The material of the first terminals 111T and the second terminals 112T may be high-k material including, for example, metal oxide or metal nitride. The method of forming the capacitor element <NUM> of the semiconductor device <NUM> is similar to the method described above with respect the semiconductor device <NUM> in <FIG>.

In some embodiments, the capacitor element <NUM> includes a plurality of capacitor elements <NUM> successively stacked on each of the opposite surfaces the substrate <NUM>. The sum of the thickness of each of the capacitor elements <NUM> is less than <NUM>. In some embodiments, the thickness of each of the capacitor elements <NUM> is about <NUM>. In some embodiments, the thickness of the semiconductor device <NUM> with the capacitor elements <NUM> is less than <NUM>. The successively stacked capacitor elements <NUM> may form high-density capacitors on the opposite surfaces of the substrate <NUM> and may be used as decoupling capacitors to provide higher capacitance than conventional decoupling capacitors. Therefore, power supply noises in the semiconductor device <NUM> may be prevented more effectively than conventional decoupling capacitors.

In some embodiments, the semiconductor device <NUM> may include one or more dielectric layers <NUM> between a lower one of the capacitor elements <NUM> and an upper one of the capacitor elements <NUM>. As shown in <FIG>, conductive layers M1a/M1b and conductive layers M2a/M2b are disposed in the respective dielectric layers <NUM>, and vias V1b, V2b, V3b, and V4b are disposed in the respective interlayer dielectric layers <NUM>. In some embodiments, for capacitor elements <NUM> below the lower surface of the semiconductor device <NUM>, the first pad 111P of the lower one of the capacitor elements <NUM> is connected to the second pad 112P of the upper one of the capacitor elements <NUM> through, for example, the via V1b, the conductive layer M1b, and the via V2b, and the second pad 112P of the lower one of the capacitor elements <NUM> is connected to the first pad 111P of the upper one of the capacitor elements <NUM> through, for example, the conductive layer M1a. For capacitor elements <NUM> on the upper surface of the semiconductor device <NUM>, the first pad 111P of the lower one of the capacitor elements <NUM> is connected to the second pad 112P of the upper one of the capacitor elements <NUM> through, for example, the via V3b, the conductive layer M2b, and the via V4b, and the second pad 112P of the lower one of the capacitor elements <NUM> is connected to the first pad 111P of the upper one of the capacitor elements <NUM> through, for example, the conductive layer M2a. The number of capacitor elements <NUM> successively stacked on the opposite surfaces of the substrate <NUM> is not particularly limited. The number may be one, eleven, thirty, or up to fifty or more.

Referring to <FIG>, the embodiment describes a hybrid structure formed by techniques of at least two wafers bonding, the semiconductor device <NUM> includes a main logic die containing an IC element <NUM> attached on the dielectric layer <NUM>, in accordance with other embodiments of the present disclosure. For simplicity, like features in <FIG> and <FIG> are designated with like reference numerals and some of the description is not repeated. The IC element <NUM> may include memory, a graphics processing unit (GPU), a central processing unit (CPU), or a combination thereof. The semiconductor device <NUM> may include connection features C3, C4, and C5 which may be bonded to, for example, a printed circuit board (PCB). In some embodiment, the connection features connection features C3, C4, and C5 may be formed by a method including through silicon via (TSV) technique. As shown in <FIG>, the second pad 112P of the lower one of the capacitor elements <NUM> is connected to the first pad 111P of the upper one of the capacitor elements <NUM> through the connection feature C4 in some embodiments.

Referring to <FIG>, the embodiment describes a hybrid structure formed by techniques of at least three wafers bonding, the semiconductor device <NUM> includes a main logic die containing an IC element <NUM> attached to the interlayer dielectric layer <NUM> on the upper surface of the substrate <NUM> and another main logic die containing an IC element <NUM> attached to the interlayer dielectric layer <NUM> under the lower surface of the substrate <NUM>, in accordance with other embodiments of the present disclosure. In some embodiments, the main logic die containing an IC element <NUM> is attached to the interlayer dielectric layer <NUM> on the topmost capacitor element <NUM> and the main logic die containing an IC element <NUM> is attached to the interlayer dielectric layer <NUM> under the bottommost capacitor element <NUM>. For simplicity, like features in <FIG> and <FIG> are designated with like reference numerals and some of the description is not repeated. In some embodiments, the semiconductor device <NUM> may include an IC element <NUM> connected to the IC element <NUM> through via V3c and an IC element <NUM> connected to the IC element <NUM> through via V1c. <FIG> illustrates another example of heterogeneous integration, where two main logic dies are respectively attached to the respective interlayer dielectric layers <NUM> above and/or below the least one capacitor element on the opposite surfaces of the substrate <NUM>, in accordance with some embodiments of the present disclosure. In such embodiments of heterogeneous integration, the semiconductor device <NUM> may be thinner and more compact since the components are integrated on opposite sides of the same substrate <NUM>, and the communication between components is more efficient due to shorter physical paths among the components are provided.

Claim 1:
A semiconductor device, comprising:
a substrate (<NUM>); and
a plurality of capacitor elements on the substrate (<NUM>), wherein each capacitor element comprises:
a first electrode (<NUM>) comprising a first pad (111P) and first terminals (111T) connected to the first pad (111P), wherein the first terminals (111T) extend vertically and in a direction perpendicular away from the substrate (<NUM>); and
a second electrode (<NUM>) comprising a second pad (112P) and second terminals (112T) connected to the second pad (112P), wherein the second terminals (112T) extend vertically and in a direction perpendicular toward the substrate (<NUM>), wherein the first terminals (111T) and the second terminals (112T) are staggered in an interdigitating manner and are separated by an interlayer dielectric layer (<NUM>); and wherein
the plurality of capacitor elements (<NUM>) are successively stacked on the substrate (<NUM>),
wherein the first pad (111P) of a lower one of the capacitor elements (<NUM>) is connected to the second pad (112P) of an upper one of the capacitor elements (<NUM>); and
wherein the second pad (112P) of the lower one of the capacitor elements (<NUM>) is connected to the first pad (111P) of the upper one of the capacitor elements (<NUM>),
characterized in that the semiconductor device further comprises
a further plurality of capacitor elements on the opposite surface of the substrate (<NUM>);
a first IC element disposed above the plurality of capacitor elements on an upper surface of the substrate (<NUM>); and
a second IC element disposed below the further plurality of capacitor elements under a lower surface of the substrate (<NUM>).