Patent Description:
Radio frequency (RF) impedance measurement circuits are known in the prior art. However, they are generally not suitable for use at high frequencies, such as in the millimeter-wave range, for example in radio-frequency integrated circuit (RFIC) designs.

<CIT> discloses an RF impedance detector with a sense capacitor, peak detectors and a phase detector.

An objective of the present inventive concept is to provide an RF impedance measurement circuit extending the range of operation into frequencies corresponding to the millimeter-wave range.

According to a first aspect of the invention, there is provided an RF impedance measurement circuit, comprising:.

This allows for the respective outputs of the first frequency divider and the second frequency divider to have a constant amplitude, so that amplitude variation in the measured signal is eliminated while phase information is maintained. In turn, this allows for accurate phase detection at high frequencies without being influenced by amplitude variations, and thereby of accurate RF complex impedance measurement at high frequencies.

The frequency divider may, for example, have a division factor of <NUM>, although other division factors are equally possible.

Compared to using a log amplifier, amplitude-dependent delay caused by the log amplifier, which causes excessive error to the phase detection, especially at higher frequencies, is avoided.

Furthermore, through an appropriate choice of the capacitance of the sensing capacitors, this arrangement may provide a negligible loading effect to the circuits driving the RF signal path, such as a power amplifier so that output power, linearity and efficiency can be maintained compared to the situation of not having the RF impedance measurement circuit connected.

According to an embodiment, the phase detection circuit is a mixer configured to mix said output of said first frequency divider and to said output of said second frequency divider. This allows for accurate phase determination using a relatively simple circuit.

Using a first phase detection circuit and a second phase detections circuit, where an input to the second phase detection circuit is phase offset with respect to the corresponding input from the same frequency divider to the first phase detection circuit, allows for better reconstruction of the phase difference, for example in resolving phase ambiguities, and/or allowing for further improvement of phase detection accuracy through post-processing using redundant information.

Similar to the first phase detection circuit, the second phase detection circuit may be a second mixer configured to mix said second output of said first frequency divider with said first output of said second frequency divider.

According to an embodiment, each said first output is an in-phase output and said second output is a quadrature output.

The quadrature output has a <NUM>-degree phase shift as compared to the in-phase output. Hereby, the output of the first phase detection circuit, in the form of a mixer, may be configured to be a cosine function of the phase difference between the first terminal and the second terminal of the sensing capacitor, divided by the division factor of the frequency divider. Further the output of the second phase detection circuit, in the form of a mixer, may be configured to be a sine function of the phase difference, divided by the division factor of the frequency divider. This allows for simple accurate reconstruction of the phase difference in the full <NUM>-degree range.

According to an embodiment, the RF impedance measurement circuit further comprises a voltage divider connectable to said RF signal path, wherein said first amplitude detector and said first frequency divider are connected to a midpoint of said voltage divider.

Further, the RF impedance measurement circuit may comprise a second voltage divider connectable to said RF signal path, wherein said second amplitude detector and said second frequency divider are connected to a midpoint of said second voltage divider.

The voltage divider may reduce the voltage swing to a safe operating range of the following circuits, i.e., the respective amplitude detector and frequency divider, for example in the case of a large output power being present on the RF signal path.

According to an embodiment said voltage divider is a capacitive voltage divider.

According to an embodiment, said voltage divider comprises an adjustable capacitor.

Further, there may be provided an RF transmitter arrangement, comprising the RF impedance measurement circuit according to the first aspect, and said RF signal path, said RF transmitter arrangement further comprising an RF transmitter and an antenna, wherein said antenna is connected to said RF transmitter through said RF signal path.

Hereby, a convenient arrangement of integrating an RF transmitter with the RF impedance measurement circuit is achieved.

According to an embodiment, the RF transmitter arrangement further comprises a tunable matching network in said RF signal path.

Alternatively, or additionally, a power amplifier (PA) comprised in the RF transmitter may have a tunable source impedance.

Hereby, a load impedance of the RF signal path, such as the matching network, or the tunable source impedance, may be tuned based on a load measured by the RF impedance measurement circuit, increasing efficiency in the system as reflected signals/standing waves may be reduced.

Further, there may be provided an RF phased-array transmitter system comprising a plurality of RF impedance measurement circuits according to the above and each said RF signal path, said RF phased-array transmitter system further comprising a plurality of antennas, each antenna of said plurality of antennas being connected to an RF transmitter through each said RF signal path.

In an ideal phased array system, each transmitting path works independently from each other, i.e. there is no mutual coupling existing between any two paths. All power amplifiers (PAs) see an identical load impedance, normally 50Ω, from their corresponding antennas. When the radiated beam is pointed to any desired direction, the beam is in desired shape and the fidelity of the modulated signal is maintained.

However, in practical applications, the mutual coupling exists between any two antennas in the array. The electromagnetic wave that radiates out from one antenna will leak to other antenna paths, resulting in a reflected energy on the respective RF signal path. The corresponding PA will thus see a mismatched/undesired load impedance, leading to decreased output power and energy efficiency for each antenna, to non-linear distortion on modulated signal, and to the radiated beam being out of shape and the array EIRP decreasing.

Through integration of the RF impedance measurement circuit, such effects may be eliminated, or at least mitigated, based on tuning a load impedance of the respective RF signal path.

According to a second aspect of the invention, there is provided a method of RF impedance measurement, said method comprising:.

According to an embodiment, said detecting of said value indicating said phase difference comprises a mixer mixing said output of said first frequency divider with said output of said second frequency divider.

According to an embodiment, the method further comprises:
detecting a second value indicating said phase difference between said first terminal and said second terminal based on a second output of said first frequency divider phase offset with respect to said first output of said first frequency divider and said output of said second frequency divider, wherein said calculating further is based on said second value.

Further, there may be provided a method of impedance tuning of an RF transmitter arrangement, said RF transmitter arrangement comprising an RF transmitter connected to an antenna through an RF signal path, said method comprising:.

The tunable impedance may be comprised in a tunable matching network in said RF signal path. Alternatively, or additionally, the tunable impedance may be comprised in a source impedance of said RF transmitter.

According to an embodiment, said RF transmitter is comprised in a phased-array transmitter system.

<FIG> shows a schematic diagram of an RF impedance measurement circuit <NUM> connected to an RF signal path <NUM>, which may be a transmission line, coaxial cable, or similar. The RF signal path may, for example, connect a power amplifier (PA) to an antenna, or to a tunable matching network (TMN).

The RF impedance measurement circuit <NUM> is connected in series with the RF signal path <NUM> through a sensing capacitor <NUM>. The sensing capacitor <NUM> has a capacitance C which is a design parameter of the circuit, which may be determined by the skilled person based on required design specifications. A small value of C may typically result in more of an impact on the performance of the device, such as a PA, driving the RF signal path, due to alteration of the impedance matching situation, while typically allowing for increased measurement accuracy. Conversely, a larger value of C may typically lead to less of an impact on the performance of the device driving the RF signal path, typically at the expense of decreased measurement accuracy.

The RF impedance measurement circuit <NUM> comprises a first amplitude detector 106a and a first frequency divider 108a, as known per se in the art, both coupled to the RF signal path <NUM> at a first terminal 104a of the sensing capacitor <NUM>.

Further, the RF impedance measurement circuit <NUM> comprises a second amplitude detector 106b and a second frequency divider 108b, as known per se in the art, both coupled to the RF signal path <NUM> at a second terminal 104b of the sensing capacitor <NUM>.

The first frequency divider 108a and the second frequency divider 108b each may function as an injection-locked oscillator, whose self-oscillation frequency is set to be close to an integer fraction of the working frequency, for example, half the working frequency. In other words, as illustrated in <FIG>, the first frequency divider 108a and the second frequency divider 108b may have a division factor of n = <NUM>. However, other fractions of the input frequency, such as n = <NUM>, <NUM>, <NUM>. are equally possible, as well as a factor of n = <NUM>.

The first amplitude detector 106a may output a first detected amplitude A1 and the second amplitude detector 106b may output a second detected amplitude A2.

Each of the first frequency divider 108a and the second frequency divider 108b may comprise one or two outputs, wherein the optional second output may be phase-offset with respect to the first output.

For example, as depicted in <FIG>, each of the first frequency divider 108a and the second frequency divider 108b may comprise and in-phase output I and a quadrature output Q, wherein each quadrature output Q may be phase shifted <NUM> degrees with respect to the corresponding in-phase output I. Other phase shifts than <NUM> degrees are equally possible.

As depicted, a first mixer 110a may be connected to the in-phase output I of the first frequency divider 108a and to the in-phase output I of the second frequency divider and be configured to mix the analog in-phase output I of the first frequency divider 108a with the analog in-phase output I of the second frequency divider, thereby functioning as a phase detection circuit, i.e., a phase detector.

Further, a second mixer 110b may, as depicted in <FIG>, be connected to the quadrature output Q of the first frequency divider 108a and to the in-phase output I of the second frequency divider 108b, and be configured to mix their respective analog outputs, thereby functioning as a phase detection circuit, i.e., a phase detector.

Further, the RF impedance measurement circuit <NUM> may comprise a first voltage divider 112a and a second voltage divider 112b.

As depicted schematically in <FIG>, each of the first voltage divider 112a and the second voltage divider 112b may be a capacitive voltage divider, each comprising a respective first, fixed, capacitance <NUM> and a respective second, tunable, capacitance <NUM> connected in series between ground and, respectively, the first terminal 104a of the sensing capacitor <NUM> and the second terminal 104b of the sensing capacitor <NUM>.

Each second capacitance <NUM> may be adjustable.

The attenuation level of the two voltage-dividers may be designed to be the same at all times so that the ratio of the two voltage-divider midpoints is the same as the voltage ratio of the two terminals of the sensing capacitor. Additionally, when passing through these two voltage-dividers, the signals will have the same delay. Therefore, the phase difference may also be maintained.

The first amplitude detector 106a/the first frequency divider 108a and the second amplitude detector 106b/the second amplitude detector 108b are coupled to respective midpoints <NUM> between the respective first capacitance <NUM> and second capacitance <NUM> and are thereby coupled, respectively, to the first terminal 104a and the second terminal 104b of the sensing capacitor <NUM>.

A processing unit <NUM> may be connected to the output A1 of the first amplitude detector 106a, to the output of the A2 of the second amplitude detector 106b, to the output of the first mixer 110a and to the output of the second mixer 110b.

The RF impedance measurement circuit and the processing unit <NUM> may together form an RF impedance measurement system.

<FIG> shows, schematically, an RF transmitter arrangement <NUM>. The RF transmitter arrangement may, as shown, be a phase-array transmitter system, as exemplified in <FIG> with four antennas. Alternatively, the RF transmitter arrangement <NUM> may comprise just one antenna. The phase-array transmitter may be configured to operate at millimeter-wave wavelengths, for example for communication and/or sensing applications.

The RF transmitter arrangement <NUM> comprises a signal generator <NUM>, configured to generate an RF signal, which may have and angular frequency ω.

In the depicted case of four antennas, the RF transmitter arrangement <NUM> may comprise a four-way splitter <NUM>. In the general case of transmitting using n antennas, the RF transmitter arrangement <NUM> may comprise an n-way splitter connected to the signal generator <NUM>.

In the case of a phase-array transmitter system, as depicted, connected to each output of the splitter <NUM> may be a respective phase-delay circuit <NUM>. Each respective phase-delay circuit <NUM> may be configured to provide a specific phase delay to provide a desired antenna beam or transmit pattern, as is known per se in the art.

As depicted, connected to each phase-delay circuit <NUM> is a respective power amplifier <NUM> (PA). Alternatively, for example, in the case of a one-antenna system, the power amplifier <NUM> may be connected directly to the signal generator <NUM>. The power amplifier <NUM> may comprise a tunable source impedance, as known in the art per se.

Each power amplifier <NUM> is connected to a respective antenna <NUM> through a respective RF signal path <NUM>, to which an RF impedance measurement circuit <NUM>, as described above in conjunction with <FIG>, is connected in series.

In each RF signal path <NUM>, downstream of the respective RF impedance measurement circuit <NUM> and before the respective antenna <NUM>, there may be a tunable matching network <NUM>, comprising a tunable load impedance as seen by the RF signal path <NUM>, as is known per se in the art.

Thus, the RF transmitter arrangement <NUM>, comprises the RF impedance measurement circuit <NUM> (cf. <FIG>) and the RF signal path <NUM>, RF transmitter - comprising the signal generator <NUM>, the optional n = <NUM>-way splitter <NUM> and each power amplifier <NUM> - and each antenna <NUM>, where each antenna <NUM> is connected to the RF transmitter through each respective RF signal path <NUM>.

<FIG> is a flow diagram of a method example <NUM> of RF impedance measurement.

The method example may be implemented using the RF impedance measurement circuit <NUM> and the processing unit <NUM> (cf. Optionally, the method may be implemented in the RF transmitter arrangement <NUM> of <FIG> for tuning the RF transmitter arrangement <NUM>, wherein a load impedance for the RF signal is measured.

Optionally, at <NUM>, the RF impedance measurement circuit <NUM> may be connected to the RF signal path <NUM>, for example by connecting the sensing capacitor <NUM> in series with the RF signal path <NUM>.

Optionally, at <NUM>, when implementing the method example in the RF transmitter arrangement <NUM> of <FIG>, the RF transmitter <NUM>-<NUM> may transmit an RF signal through each RF signal path <NUM>, to the respective antenna <NUM>.

At <NUM>, a first amplitude A1 may be detected and output by the first amplitude detector 106a.

At <NUM>, a second amplitude A2 may be detected and output by the second amplitude detector 106b.

At <NUM>, the first mixer 110a may mix the output of a first frequency divider 108a with the output of the second frequency divider 110b.

In the depicted case (cf. <FIG>) of the first mixer 110a being connected to the in-phase output I of the first frequency divider 108a and the in-phase output I of the second frequency divider 108b, the output PC of the first mixer 110a will be proportional to a cosine function of the phase difference between the voltage at the first terminal 114a of the sensing capacitor <NUM> and the voltage at the second terminal 114b of the sensing capacitor <NUM>, divided by the division factor n of each of the first frequency divider 108a and the second frequency divider 108b and therefore indicating, i.e., representing, that phase difference.

Further, still at <NUM> (<FIG>) and as depicted in <FIG>, with the second mixer 110b being connected to the quadrature output Q of the first frequency divider 108a and the in-phase output I of the second frequency divider 108b, the output PS of the first mixer 110a will be proportional to a sine function of the phase difference between the voltage at the first terminal 114a of the sensing capacitor <NUM> and the voltage at the second terminal 114b of the sensing capacitor <NUM>, divided by the division factor n of each of the first frequency divider 108a and the second frequency divider 108b, and therefore, as well, indicating, i.e., representing that phase difference.

At <NUM>, the processing unit <NUM> (cf. <FIG>) may calculate a load impedance ZL of the RF signal path <NUM> based on the detected first amplitude A1, the detected second amplitude A2, said value indicating said phase difference, and a capacitance C of the sensing capacitor.

For example, the phase difference Δϕ between the first terminal 104a and the second terminal 104b may be, at least for a range of values of Δϕ, be reconstructed as <MAT> or <MAT> wherein n is the division factor of each of the first frequency divider 108a and the second frequency divider 108b. As noted above, in the depicted example in <FIG>, n = <NUM>.

Assigning, for calculation purposes, the voltage at the first terminal 104a a phase of zero, that voltage may be represented by a complex number <MAT> Similarly, the voltage at the second terminal 104b may be represented by a complex number <MAT>.

Alternatively, the calculation may be based, using methods and formulas known to a person skilled in the art, on both outputs PS and PC, allowing for unambiguous reconstruction of the phase difference Δϕ in a larger range of values and/or larger reconstruction accuracy.

The complex impedance ZL of the RF transmission line <NUM> (cf. <FIG>) may then be calculated as <MAT> wherein ZC = <NUM>/(jωC) is the complex impedance of the sensing capacitor <NUM>, wherein ω is the angular frequency of a signal on the RF transmission line.

As seen from the equation above, the relationship of the two complex voltages is of interest while knowing their absolute values is not required. To be specific, three parameters are required to determine the complex impedance ZL: the capacitance C of the sensing capacitor <NUM>, the amplitude ratio A1/A2, and the phase difference Δϕ.

The output of the invented circuit can be used to determine not only the complex load impedance that the power amplifier <NUM> sees through the RF signal path <NUM>, but also can be used to measure the true power delivered to the load.

Optionally, at <NUM>, when implementing the method example in the RF transmitter arrangement <NUM> of <FIG>, the respective tunable matching network <NUM> and/or source impedance of the respective power amplifier <NUM> may be tuned based on the measured ZL. Thereby, through appropriate tuning of the matching network <NUM>, an actual load of the RF signal path <NUM> may be reconfigured to a desired load, for example minimizing standing waves/reflected signals on the RF signal path <NUM>.

Claim 1:
An RF impedance measurement circuit (<NUM>), comprising:
a sensing capacitor (<NUM>) connectable in series with an RF signal path (<NUM>);
a first amplitude detector (106a) and a first frequency divider (108a), each coupled, with said measurement circuit in operation, to said RF signal path (<NUM>) at a first terminal (104a) of said sensing capacitor (<NUM>);
a second amplitude detector (106b) and a second frequency divider (108b), each coupled, with said measurement circuit in operation, to a second terminal (104b) of said sensing capacitor (<NUM>); and
a phase detection circuit (110a) connected to an output (I) of said first frequency divider (108a) and to an output (I) of said second frequency divider (108b).