Patent Description:
In some examples, a protection device includes a first transistor configured to receive a first input and a first control signal and comprising an n-type metal oxide semiconductor field effect transistor, NFET, wherein the first control signal is chosen such that the first transistor is shut off in response to the first input comprising a voltage greater than a predetermined threshold;a voltage level shifter coupled to a terminal of the first transistor, wherein the voltage level shifter comprises a second transistor, a third transistor coupled to the second transistor, and a first resistor coupled to the third transistor and wherein the second transistor comprises p-type metal oxide semiconductor field effect transistor, PFET, and the third transistor comprises an NFET;a current mirror coupled to the first resistor at a first node, wherein the current mirror comprises a fourth transistor and a fifth transistor coupled to the fourth transistor, wherein the fourth transistor and fifth transistor are configured to receive a first control signal and comprise PFETs;a regulator coupled to the fifth transistor at a second node, wherein the regulator comprises a sixth transistor coupled to a seventh transistor, a second resistor coupled to the seventh transistor, wherein the sixth transistor is configured to receive a second control signal and comprises an NFET and the seventh transistor comprises a PFET; andan eighth transistor coupled to the first node and configured to receive the second control signal from the first node and to receive the first input, wherein the eighth transistor comprises an NFET.

Described herein is an example of a dynamic gate bias circuit used in combination with an input pass switch as a protection device to protect low voltage rated circuits from overvoltage without affecting the performance of the circuitry. The dynamic gate bias circuit in the described examples allows the resistance across the input pass switch to be relatively constant over process, supply voltage, and temperature (PVT) corners. By maintaining the input pass switch's resistance relatively constant over PVT variations, the impact on the circuit's performance is reduced. The illustrative dynamic gate bias circuit includes a voltage level shifter, a current mirror, and a regulator including an error amplifier. The current mirror and the regulator are used to generate the control input to the input pass switch while the voltage level shifter level shifts the sensed input voltage. In some examples, the resistance of the input pass switch is dependent on the characteristics of the switch itself, the control input, and the input voltage. The control input varies in response to the input voltage, allowing the resistance of the input pass switch to stay relatively constant.

<FIG> illustrates an example circuit of a protection device <NUM>, according to one embodiment. The protection device <NUM> in this example includes a dynamic gate bias circuit <NUM> coupled to an input pass switch MN0. The dynamic gate bias circuit <NUM> and input pass switch MN0 help to avoid an overvoltage condition from being presented to and damaging circuitry <NUM>. The circuitry <NUM> and the dynamic gate bias circuit <NUM> and input pass switch MN0 are fabricated on the same semiconductor die in some examples. The circuitry <NUM> may be any low voltage circuitry that needs protection from an input overvoltage bias.

MN0 acts as an input pass switch between VIN and the circuitry <NUM>. The transistor MN0 in this embodiment comprises an n-type metal oxide semiconductor field effect transistor (NMOS), but alternatively can be implemented as a p-type metal oxide semiconductor field effect transistor (PMOS). MN0 includes a control input and a pair of current terminals. As a field effect transistor, the control input includes a gate terminal and the current terminals comprise source and drain terminals. In yet other examples, the protection device can be implemented with bipolar junction transistors (BJTs) and, in those examples, the control input comprises a base terminal and the current terminals comprise emitter and collector terminals. In the example of <FIG> in which MN0 is an NMOS device, the drain of MN0 is coupled to an input node <NUM> to receive an input signal VIN and helps to ensure an overvoltage condition is not presented to the circuitry <NUM>. The source of MN0 provides the output voltage VOUT to the circuitry <NUM>.

The dynamic gate bias circuit <NUM> includes a level shifter <NUM>, current mirror <NUM>, regulator <NUM>, and a transistor MN1. The level shifter <NUM> includes resistor R1 and transistors MN2 and MP1. The source of MN2 is connected to the source of MP1 and the drain of MP1 is connected to a ground node <NUM>. The gate of MP1 is connected to the source of MN1. The gate of MN2 is connected MN2's drain and to resistor R1 as shown.

The current mirror <NUM> comprises transistors MP2 and MP3. The gates of MP2 and MP3 are connected together and to the drain of MP3. The drains of MP2 and MP3 are connected to a power supply voltage node <NUM> (VSUP_H). In some embodiments, power supply voltage node <NUM> (VSUP _H) supplies a positive voltage, such as +14VDC. The regulator <NUM> comprises transistors MN3 and MP4, resistor R2 (which may be implemented with the same resistance as R1), and error amplifier <NUM>. The drain of MP3 is connected to the drain of MN3 and the source of MN3 is connected to the source of MP4. The drain of MP4 is connected to resistor R2, which is connected to ground node <NUM>. The node interconnecting MN3 to MP4 and designated as VX in <FIG> is also coupled to a negative input (-) of the error amplifier <NUM>. A reference voltage VREF is provided to the positive (+) input of the error amplifier. The error amplifier <NUM> is powered by a supply voltage VSUP _L, which can be lower than VSUP_H. In some embodiments, supply voltage VSUP_L supplies a positive voltage, such as +5VDC. The output of the error amplifier <NUM> is coupled to and drives the gate of MN3.

Transistors MN1, MN2, and MN3 in the example of <FIG> comprise NMOS devices but can be implemented as other types of transistors (e.g., PMOS devices, n-type or p-type BJTs, etc.). Further, transistors MP1, MP2, MP3, and MP4 comprise PMOS devices in the example of <FIG> but can be implemented as other types of transistors (e.g., NMOS devices, n-type or p-type BJTs, etc.) in other examples.

To bias MN0, protection device <NUM> uses the dynamic gate bias circuit <NUM>. MN0 and MN1 are chosen such that the transistors withstand drain voltages higher than the voltage for which circuitry <NUM> is rated without entering the breakdown region or becoming damaged. The drain of MN1 is connected to input node <NUM> and receives the input signal VIN as the drain voltage. The gate of MN1 is connected to a reference voltage node <NUM> (VINT). VINT is chosen such that MN1 acts as an open switch and blocks voltage levels higher than the gate breakdown voltage of MP1 and MN1. For example, VINT is chosen such that the difference between VINT and voltage levels higher than the gate breakdown voltages of MP1 and MN1, VIN ≥ VBREAKDOWN(MP1, MN1), is less than the threshold voltage of MN1, VINT - VIN < VT(MN1). The input signal VIN is then provided to the gate of MP1 through MN1 and level shifted up by level shifter <NUM>, which as described above, includes MP1, MN2, and R1. The bias current Ib through MN2 and MP1 is generated using regulator <NUM> and current mirror <NUM>. Within regulator <NUM>, the error amplifier <NUM> forces VX to equal VREF (i.e., VX = VREF). Thus, bias current Ib is the difference between VREF and the source-to-gate voltage of MP4 divided by the resistance of <MAT>.

The current Ib is copied using current mirror <NUM>, which includes MP2 and MP3 and, in some examples, has a mirror ratio of one. The mirror ratio of one may be achieved by choosing MP2 and MP3 such that the two transistors have the same or very similar properties (e.g., channel lengths, widths, threshold voltages, and the like). The mirror ratio may be other than one, for example, where more transistors are placed in parallel on the output side of current mirror <NUM> with MP2 than on the input side of current mirror <NUM> with MP3. Node <NUM> interconnecting the drain of MP2 to resistor R1 provides the gate voltage (VG) for the input pass switch MN0. VG is the input voltage VIN plus the source-to-gate voltage of MP1 plus the source-to-gate voltage of MP2 plus VREF minus the source-to-gate voltage of MP4 (i.e., VG = VIN + VSG(MP<NUM>) + VGS(MN<NUM>) + VREF - VSG(MP<NUM>)). In some embodiments, MP4 and MP1 may be matched such that the two transistors have similar channel lengths, widths, threshold voltages, and the like so that the source-to-gate voltage drops of MP1 and MP4 cancel out. In that case, VG is represented by VG = VIN + VGS(MN2) + VREF. The source voltage of MN0 is VIN so VGS(MN<NUM>) = VG - VIN = VIN + VGS(MN2) + VREF - VIN = VGS(MN2) + VREF. The on-resistance of MN0, R(MN0), is thus represented as <MAT>. Note <MAT> represents the geometric channel length and width of MN0, µn represents the electron mobility in the channel of MN0, and Cox represents the oxide capacitance per unit area of MN0. Because MN2 is matched to MN1 and MN0, the source-to-gate voltage drop of MN2 is approximately equal to the threshold voltages of MN2, MN0, and MN1: VGS(MN2) ≈ VT(MN<NUM>) = VT(MN<NUM>) = VT(MN<NUM>). Accordingly, <MAT> which is nearly constant over PVT corners because VREF is a constant voltage.

Where the input signal VIN is less than the gate breakdown voltages of MN1 and MP1 and less than the chosen value of VINT minus the threshold voltage of MN1, VIN < VINT - VT(MN1), VG will mimic VIN, increasing where VIN increases and decreasing where VIN decreases. Because the source-to-gate voltage of MN0 is VG minus VIN and greater than the threshold voltage of MN0, VGS(MN<NUM>) = VG - VIN > VT(MN<NUM>), input pass switch MN0 acts as a closed switch with low resistance, allowing the input signal VIN to pass through MN0 without clipping. For higher levels of VIN where VIN is greater than the chosen value of VINT minus the threshold voltage of MN1, VIN > VINT - VT(MN1), input pass switch MN1 limits the voltage at the gate of MP1 to VINT minus the threshold voltage of MN1, VINT - VT(MN1). Therefore, VG becomes VINT minus the threshold voltage of MN1 plus the source-to-gate voltage of MN2 plus VREF, or VG = VINT - VT(MN1) + VGS(MN2) + VREF. Because the resistance of input pass switch MN0 is inversely proportional to the source-to-gate voltage of MN0 minus the threshold voltage of MN0, VGS - VT(MN<NUM>), and the source voltage of MN0 is approximately equal to VIN, the resistance of input pass switch MN0 R(MN<NUM>) is represented by R(MN<NUM>) = <MAT>. As described above, <MAT> represents the geometric channel length and width of MN0, µn represents the electron mobility in the channel of MN0, and Cox represents the oxide capacitance per unit area of MN0. Because MN2 is matched to MN1 and MN0, the source-to-gate voltage drop of MN2 is approximately equal to the threshold voltages of MN2, MN0, and MN1: VGS(MN2) ≈ VT(MN<NUM>) = VT(MN<NUM>) = VT(MN1). This simplifies the representation of the resistance of MN0 to <MAT>.

In some embodiments, VINT is chosen to be the maximum anticipated peak value of VIN, VINT = max(VIN), and the reference voltage VREF is chosen to be greater than the threshold voltage of MN0 such that the source-to-gate voltage of MN0 is greater than the threshold voltage of MN0, VGS(MN<NUM>) > VT(MN<NUM>). Thus, input pass switch MN0 acts as a closed switch with relatively low resistance and passes the input signal without clipping. Even where higher input voltage levels are applied, there is no source-to-gate voltage VGS over voltage of MN0, because VG is dynamically biased with respect to VIN. For input voltage levels less than VG minus the threshold voltage of MN0, VIN < VG - VT(MN<NUM>), the gate voltage VG is the input voltage VIN plus the source-to-gate voltage of MN2 plus the reference voltage VREF, VG(MN<NUM>) = VIN + VGS(MN2) + VREF. There is no gate overvoltage bias because VG is dynamically biased with respect to VIN. For input voltage levels greater than VG minus the threshold voltage of MN0, VIN > VG - VT, and power supply voltage node <NUM> VSUP_H chosen to be greater than VINT plus the reference voltage VREF, VSUP_H > VINT + VREF, the highest possible gate voltage is VINT minus the threshold voltage of MN1 plus the source-to-gate voltage of MN2 plus the reference voltage VREF, VG(MN<NUM>) = VINT - VT(MN<NUM>) + VGS(MN<NUM>) + VREF. As discussed above, MN2 is matched to MN1 and MN0 such that the source-to-gate voltage drop of MN2 is approximately equal to the threshold voltages of MN2, MN0, and MN1: VGS(MN2) ≈ VT(MN<NUM>) = VT(MN<NUM>) = VT(MN1). This simplifies the representation of VG(MN<NUM>) to VG(MN<NUM>) ≅ VINT + VREF. In some embodiments, VINT and VREF are chosen such that VINT plus VREF, VINT + VREF, is smaller than the VGS breakdown of MN0 so there is no gate overvoltage bias. Under these conditions, circuitry <NUM> is protected from overvoltage bias.

<FIG> provides an illustrative use of the example protection device <NUM> of <FIG>. The dynamic gate bias circuit and input pass switch MN0 are coupled to an amplifier <NUM>. The amplifier <NUM> in the example of <FIG> is configured as an inverting amplifier whose gain is generally given as <MAT>. The gain of amplifier <NUM>, however, is also dependent on the resistance of the input pass switch MN0. Including the effect of the resistance of input pass switch MN0, the gain of the amplifier <NUM> becomes <MAT>. Because dynamic gate bias circuit <NUM> reduces the variation in the resistance of MN0 over the rail-to-rail input signal as discussed above with reference to <FIG>, the variation in gain of amplifier <NUM> is reduced while amplifier <NUM> remains protected from overvoltage.

In this description, the term "couple" or "couples" means either an indirect or direct wired or wireless connection. Thus, if a first device couples to a second device, that connection may be through a direct connection or through an indirect connection via other devices and connections. Also, in this description, the recitation "based on" means "based at least in part on. " Therefore, if X is based on Y, then X may be a function of Y and any number of other factors.

Claim 1:
A protection device (<NUM>), comprising:
a first transistor (MN1) configured to receive a first input (VIN) and a first control signal (VINT) and comprising an n-type metal oxide semiconductor field effect transistor, NFET, wherein the first control signal is chosen such that the first transistor is shut off in response to the first input comprising a voltage greater than a predetermined threshold;
a voltage level shifter (<NUM>) coupled to a terminal of the first transistor, wherein the voltage level shifter comprises a second transistor (MN2), a control terminal of the second transistor coupled to a terminal of the second transistor, a third transistor (MP1) coupled to the second transistor, and a first resistor (R1) coupled to the third transistor and wherein the second transistor comprises a p-type metal oxide semiconductor field effect transistor, PFET, and the third transistor comprises an NFET;
a current mirror (<NUM>) coupled to the first resistor at a first node (<NUM>), wherein the current mirror comprises a fourth transistor (MP2) and a fifth transistor (MP3) coupled to the fourth transistor, wherein the fourth transistor and fifth transistor are configured to receive a first control signal and comprise PFETs;
a regulator (<NUM>) coupled to the fifth transistor at a second node, wherein the regulator comprises a sixth transistor (MN3) coupled to a seventh transistor (MP4), a second resistor (R2) coupled to the seventh transistor, wherein the sixth transistor is configured to receive a second control signal and comprises an NFET and the seventh transistor comprises a PFET; and
an eighth transistor (MN0) coupled to the first node and configured to receive the second control signal from the first node and to receive the first input, wherein the eighth transistor comprises an NFET.