Company: TSEM
Filing Date: 2025-04-30
Form Type: 20-F
Source: 0001178913-25-001537
Chunk: 35

Company: TOWER SEMICONDUCTOR LTD
Filing Date: 2025-04-30
Form: 20-F
Item: Item 3
Chunk 35
---
 wafer and reducing final die cost. In addition, specialty process technologies can enable increased performance,
superior noise reduction and improved power efficiency of analog and mixed-signal semiconductors compared to traditional standard CMOS
processes. These specialty process technologies include advanced silicon photonics technologies, analog CMOS, specialized RF devices on
SOI, radio frequency CMOS (RF CMOS), CMOS image sensors (CIS), non- imaging sensors of different types, high voltage CMOS, bipolar CMOS
(BiCMOS), silicon germanium BiCMOS (SiGe BiCMOS), bipolar CMOS double-diffused metal oxide semiconductor (BCD), silicon photonics platforms,
NVM technologies and special devices for AI technologies. Due to our extensive and diversified work in specialized process technologies,
we have the required skills to provide quality and flexibility in this technology intensive environment which is rapidly changing. We
work closely with our customers to provide them with unique and specialized solutions needed for their business success.

23

MANUFACTURING PROCESSES AND SERVICES AND SPECIALIZED
TECHNOLOGIES

We use silicon wafers based on customers’ proprietary designs
to perform an intricate process that consists of constructing layers of conducting and insulating materials on raw wafers in intricate
patterns which requires hundreds of interrelated steps performed on different types of equipment, and each step must be completed with
extreme accuracy to achieve good device performance metrics. In some cases, we provide our customers with our own proprietary or third-party
design elements. We perform a series of processes, in which photosensitive material is deposited on the wafer and exposed to light through
a mask, and hundreds of steps (moves) per wafer, including photolithography, oxidation, etching and stripping of different layers and
materials, ion implantation, deposition of thin film layers, chemical mechanical polishing and thermal processing. The final step is wafer
probing, which involves inspection of each unit in order to identify those that are operable for assembly. Customers often use third party
service providers for the performance of wafer probing. In most cases, our customer assumes responsibility for dicing, assembly, packaging
and testing.

Our customers are semiconductor fabless companies and semiconductor
IDMs, and module integrators for AI and Data Centers as sole source or second source, and enable smooth integration of the semiconductor
design and wafer processes. By doing so, we enable our customers to bring high-performance, highly integrated end products to market