Patent Number: 047626631
Section: claims

1. A self-testing circuit for monitoring operation of a switch, the switch having first and second pairs of contacts, with one of the pairs being open and the other being closed unless the switch is malfunctioning, the circuit comprising: (a) first testing means, connected across said first pair and responsive to a first enable signal and a first select signal, for outputting, in the absence of said enable signal, a first output signal having a first value if said first pair is open and a second value if said first pair is closed, and for outputting, in the presence of said first enable signal, a first output signal having, in accordance with said first select signal, one of said first value and said second value regardless of whether said first pair is open or closed;  (b) second testing means, connected across said second pair and responsive to a second enable signal and a second select signal, for outputting, in the absence of said second enable signal, a second output signal having said first value if said second pair is open and said second value if said second pair is closed, and for outputting, in the presence of said second enable signal, a second output signal having, in accordance with said second select signal, one of said first value and said second value regardless of whether said second pair is open or closed; and  (c) logic means, responsive to said first and second testing means, for producing an error signal if said first and second output signals have equal values.  (a) a control system for controlling operation of said nuclear reactor;  (b) a monitoring system responsive to said control system for monitoring operation of said control system;  (c) a switch connected in said control system, said switch having a first pair of contacts and a second pair of contacts, with one of the pairs being open and other being closed unless the switch is malfunctioning;  (d) first testing means, connected in said monitoring system and further connected across said first pair and responsive to a first enable signal and a first select signal, for outputting in the absence of said first enable signal a first output signal having first value if said first pair is open and a second value if said first pair is closed, and for outputting in the presence of said first enable signal a first output signal having in accordance with said first select signal one of said first value and said second value regardless of whether said first pair is open or closed;  (e) second testing means, connected in said monitoring system and further connected across said second pair and responsive to a second enable signal and a second select signal, for outputting in the absence of said second enable signal a second output signal having said first value if said second pair is open and said second value if said second pair is closed, and for outputting in the presence of said second enable signal a second output signal having one of said first value and said second value in accordance with said second select signal regardless of whether said second pair is open or closed; and  (f) logic means, responsive to said first and second testing means, for producing an error signal if said first and second output signals have equal values.  (a) a first relay having a first terminal connected to a contact of said first pair not in common with said second pair, a second terminal, and a third terminal selectably connectable in response to a first enable signal to one of said first terminal and said second terminal;  (b) a second relay having a fourth terminal connected to said second terminal and a fifth terminal held at a first value, said fourth terminal being selectably connectable to said fifth terminal in response to a first select signal;  (c) a third relay having a sixth terminal connected to a contact of said second pair not in common with said first pair, a seventh terminal, and an eighth terminal selectably connectable in response to an second enable signal to one of said sixth terminal and seventh terminal;  (d) a fourth relay having a ninth terminal connected to said seventh terminal, a tenth terminal held at a first value, said ninth terminal being selectably connectable to said tenth terminal in response to a second select signal;  (e) a first optoelectronic isolation circuit connected to said third terminal for producing a first output signal having one of a first value if said first pair is closed and said third terminal is connected to said first terminal or said third terminal is connected to said second terminal and said fourth terminal is connected to said fifth terminal, and a second value if said first pair is open and said third terminal is connected to said first terminal or said third terminal is connected to said second terminal and said fourth terminal is not connected to said fifth terminal;  (f) a second optoelectronic isolation circuit connected to said eighth terminal for producing a second output signal having one of (a) a first value if said second pair is closed and said eighth terminal is connected to said sixth terminal or said eighth terminal is connected to said seventh terminal and said ninth terminal is connected to said tenth terminal, and (b) a second value if said second pair is open and said eighth terminal is connected to said sixth terminal or said eighth terminal is connected to said seventh terminal and said ninth terminal is not connected to said tenth terminal; and  (g) a logic circuit, connected to said first and second optoelectronic isolation circuits, for producing an error signal if said first and second output signals have equal values.  (a) disconnecting said first means from across said first pair of contacts and imposing one of said first value and said second value on said first indication regardless of whether said first pair of contacts is open or closed; and  (b) disconnecting said second means from across said second pair of contacts and imposing said one of said first value and said second value on said second indication regardless of whether said second pair is open or closed,  thereby deliberately creating an error condition for the logic circuit. 2. A self-testing circuit as claimed in claim 1 wherein said first testing means comprises a first pair of relays switchable so that said first pair of contacts is connected to said logic means in the absence of said first enable signal, and said first pair of contacts is disconnected from said logic means in the presence of said first enable signal. 3. A self-testing circuit as claimed in claim 1 wherein said second testing means comprises a second pair of relays switchable to connect said second pair of contacts to said logic means in the absence of said second enable signal, and to disconnect said second pair of contacts from said logic means in the presence of said second enable signal. 4. A self-testing circuit as claimed in claim 1 further comprising first surge withstand means interposed between said first pair and said first testing means, and second surge withstand means interposed between said second pair and said second testing means, for protecting said first testing means from a surge voltage which may develop across said first pair and for protecting said second testing means from a surge voltage which may develop across said second pair. 5. A self-testing circuit as claimed in claim 2 wherein said first testing means further comprises a first optoelectronic isolation circuit interposed between said first pair of relays and said logic circuit, for electrically isolating said first pair of relays from said logic circuit. 6. A self-testing circuit as claimed in claim 3 wherein said second testing means further comprises a second optical isolation circuit interposed between said second pair of relays and said logic circuit, for electrically isolating said second pair of relays from said logic circuit. 7. A self-testing circuit as claimed in claim 1 further comprising a first debounce circuit interposed between said first testing means and said logic circuit, and a second debounce circuit interposed between said second testing means and said logic circuit, for eliminating faulty indications based on bounce in said first pair and said second pair, respectively. 8. A nuclear reactor comprising: 9. A nuclear reactor as claimed in claim 8 wherein said switch has a form "C" contact arrangement. 10. A self-testing circuit for monitoring operation of a switch, said switch having a first pair of contacts and a second pair of contacts, with one of the pairs being open and the other being closed unless the switch is malfunctioning, the circuit comprising: 11. A self-testing circuit as claimed in claim 10 further comprising a first surge withstand circuit connected between said first pair of contacts and said first relay, and a second surge withstand circuit connected between said second pair of contacts and said third relay, for protecting said self-testing circuit in the event a surge voltage occurs across either said of said pairs of contacts. 12. A self-testing switching device as claimed in claim 10 wherein said switch has a form "C" contact arrangement. 13. A method of self-testing for a circuit for monitoring the status of a switch, the switch having first and second pairs of contacts, with one of the pairs being opened and other being closed unless the switch malfunctions, the circuit comprising first means connected across said first pair for producing a first indication having a first value if said first pair is open and a second value if said first pair is closed, second means connected across said second pair for producing a second indication having said first value if said second pair is open and said second value if said second pair is closed, and a logic circuit responsive to the first means and second means for producing an error signal if said first and second indications have equal values, said method comprising the concurrent steps of: