Patent Document

CROSS-REFERENCE TO RELATED APPLICATIONS 
     This patent application is a continuation of U.S. application Ser. No. 14/630,318 filed on Feb. 24, 2015, which claims the benefit of U.S. Provisional Patent Application No. 62/067,883, filed Oct. 23, 2014, the contents of which are incorporated herein by reference. 
    
    
     TECHNICAL FIELD 
     This application relates to voltage converters and, more specifically, to three-level buck converters. 
     BACKGROUND 
     There are a wide variety of voltage converters available today, one type being the buck converter. Generally, a buck converter receives an input voltage and provides a stepped-down output voltage with a stepped-up output current. In other words, buck converters may typically be used in applications where it is desired to decrease a Direct Current (DC) voltage. Example applications include processing cores, where a buck converter is used to step down a DC voltage from a voltage rail so that the output voltage of the buck converter corresponds to an appropriate input voltage of the processing core. 
     An example conventional buck converter includes multiple switches at an input of the buck converter. The switches are turned on and off by a pulse width modulated input signal, where the duty cycle of the pulses determines an output voltage of the buck converter. As the switches turn on and off, they modulate a DC input voltage (sometimes referred to as VDD) and provide that modulated voltage to an inductor. The inductor is in communication with a capacitor, and the time-varying nature of the voltage at the input of the inductor causes the inductor to create a time-varying current. The interaction of the inductor and capacitor with the time-varying voltage and current produces a substantially constant output voltage, which is at a lower DC level than VDD. 
     One variety of buck converter is a three-level buck converter. Conventional three-level buck converters enjoy an effective doubling of their switching frequency. In one example, a conventional three-level buck converter has four input switches that each receive one of two pulse width modulated input signals. The timing of the two pulse width modulated input signals and the arrangement of the switches provides for an input voltage at the inductor that is at twice a frequency of the pulse width modulated input signals. In this conventional example, the input voltage at the inductor may vary between zero and VDD/2 or between VDD/2 and VDD, depending on the duty cycle of the pulse width modulated signals. 
     Three-level buck converters may be advantageous in some applications because an effective doubling of the switching frequency may allow for use of a smaller inductor. However, conventional three-level buck converters may sometimes experience ripple at the node between the switches and the inductor. Ripple may be undesirable in some applications because it may result in an unwanted variation of the output voltage of the buck converter. Thus, there is a need for improved three-level buck converters that reduce the ripple currents. 
     SUMMARY 
     Circuits and methods for providing stepped-down voltage are provided. In one example, a circuit and a method for a three-level buck converter has an effectively doubled switching rate and a low amount of ripple. One example circuit embodiment includes a small, switched capacitor in the buck converter at a node between the switches and the inductor. The additional capacitor helps to reduce ripple, especially in situations when the load is large. 
     An example method embodiment includes converting VDD to a stepped-down voltage with the buck converter having the switched capacitor at an input node of the inductor. In an embodiment having a three-level buck converter, the voltage at the input node of the capacitor is at twice a frequency of the pulse width modulated signals that control the switches. The additional, small capacitor is placed between the input node of the inductor and ground, so that it interacts with the 2× frequency signal, storing energy and discharging energy as the voltage varies. When ripple is present, the voltage may dip slightly low, and the capacitor may discharge enough energy to reduce or eliminate the ripple. Similarly, ripple may also cause the voltage to rise slightly high, and the capacitor may store enough energy in such a scenario to reduce or eliminate the ripple. 
     The load may change over time, and when the load is relatively light, the switch may be opened to disconnect the capacitor from the circuit. Similarly, when the load is relatively heavy, the switch may be closed to couple the capacitor to the circuit. 
    
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
         FIG. 1  illustrates an example feedback loop having a voltage converter, where the feedback loop maintains the output voltage at a relatively constant level, in accordance with an embodiment of the disclosure. 
         FIG. 2  illustrates an example three-level buck converter in accordance with an embodiment of the disclosure. 
         FIG. 3  illustrates an example timing diagram of the signals associated with the three-level buck converter of  FIG. 2  in accordance with an embodiment of the disclosure. 
         FIG. 4  illustrates an example voltage divider scenario during operation of the three-level buck converter of  FIG. 2 , according to an embodiment of the disclosure. 
         FIG. 5  illustrates a flowchart of an example method of use for the system of  FIGS. 1-4  to achieve a output voltage in accordance with an embodiment of the disclosure. 
     
    
    
     DETAILED DESCRIPTION 
     Example Circuit Embodiments 
       FIG. 1  is an architectural diagram illustrating an example feedback loop for providing a constant, or nearly constant, Voutput. Pulse Width Modulation (PWM) controller  102  receives a reference voltage (Vref) and a feedback signal  120  providing a value of Voutput and outputs a PWM signal in response to a difference between Vref and Voutput. The PWM controller  102  modulates the PWM signal by adjusting the duty cycle of the PWM signal. In general, a larger duty cycle of the PWM signal increases a voltage at the output of synchronous buck converter  110 , and a smaller duty cycle of the PWM signal decreases a voltage at the output of synchronous buck converter  110 . In this way, PWM controller  102  continually adjusts the duty cycle of the PWM signal to keep Voutput nearly constant. In this example embodiment, the PWM signal is actually two PWM signals, as shown in more detail in  FIG. 3 . 
     Buck converter  110  receives Vinput, which in some embodiments is a power signal from a power rail on a semiconductor die. In other embodiments, Vinput may include power from a battery or other voltage source. Switches in buck converter  110  open and close according to the control signals from PWM controller  102 . The buck converter  110  provides a steady output voltage at Voutput. Synchronous buck converter  110  may include any synchronous buck converter now known or later developed that provides a three-level signal to the inductor. An example three-level signal may include, for instance, a signal that varies between zero and VDD/2 or between VDD/2 and VDD, depending on PWM timing and duty cycle. 
       FIG. 2  is an illustration of an exemplary synchronous buck converter that can be used as buck converter  110  in the embodiment of  FIG. 1 . In  FIG. 2 , Vinput is shown as VDD, Voutput is shown Vout, and a resistive load Rload is shown between Vout and ground. In system on chip (SOC) embodiments, Rload may include, for example, a processing core, a modem, or the like. Thus, in one example, the converter  110  is part of a SOC and is configured to power a processing core. However, the scope of embodiments is not limited to SOCs. 
       FIG. 2  illustrates four switches,  112 ,  113 ,  114 ,  115  that are the input switches for buck converter  110 . Flying capacitor (Cfly) is coupled between switches  112  and  113  and also between switches  114  and  115 . In this example, the flying capacitor Cfly has a value of 20 nF, and the load capacitor (Cload) also has a value of 20 nF. In other words, the flying capacitor Cfly and the load capacitor Cload have a same value. At 1 nF, the switched capacitor (CX) is much smaller that both Cfly and Cload. Of course, the values provided in  FIG. 2  are exemplary only, as other embodiments may use other values to achieve the same or similar results. In some embodiments, capacitors Cfly and Cload are larger than capacitor CX by at least an order of magnitude when measured in Farads. The principles discussed herein can be applied to a variety of different configurations of a three-level buck converter using any appropriate values for capacitors, inductors, resistors, switches, and the like. 
     In some embodiments, the flying capacitor Cfly may be manufactured as a metal-insulator-metal (MIM) capacitor to reduce parasitic to ground losses. However, the capacitor Cfly may be made according to any appropriate manufacturing process in various embodiments. 
     The input switches  112 - 115  provide a voltage (VX) at the input node of the inductor L, and voltage VX is a three-level voltage signal. As explained in more detail below, clock signals applied to the input switches  112 - 115  have half the frequency of the voltage changes of VX. In other words, the use of a three-level buck converter provides for a doubling of the frequency of the voltage at the buck converter&#39;s inductor. An advantage of a higher frequency at the voltage of the inductor L is that the value of the inductor L can be reduced. For instance, a doubling of the frequency of VX allows the size of the inductor L to be reduced to one quarter. Generally, a reduction in a value of an inductor allows for a physically smaller inductor, which can lead to lower costs and ease of manufacturing in some cases. 
     Switched capacitor CX is placed between the input node of the inductor L and ground to reduce ripple at that node. In operation, capacitor CX charges and discharges as the value of VX changes, and its charging and discharging has the effect of neutralizing ripple at the input node of the inductor L. It is counterintuitive to place capacitor CX in its illustrated position between inductor L and ground because capacitor CX would be expected to cause some loss in the circuit by conducting a small current to ground during some points in its operation. However, capacitor CX is appropriately sized very small compared to both the flying capacitor and the load capacitor (Cfly and Cload) so that any current that is conducted is very small. Also, the amount of energy stored by capacitor CX may be the same as or less than energy of the ripples at VX, so that the energy at capacitor CX may typically be used to neutralize ripple rather than conduct substantial current to ground. 
     In general, ripple is a phenomenon that is experienced with loads that are relatively heavy but is largely absent with loads that are relatively light. In some embodiments, capacitor CX is switched into the circuit by closing switch SCX when the load is relatively heavy. In those embodiments, the switch SCX may be opened when the load is relatively light, thereby removing capacitor CX from the circuit. In one example embodiment, the PWM controller (circuit  102  of  FIG. 1 ) determines that the load is increasing by sensing a voltage droop and determines that the load is decreasing by sensing a voltage increase, and the PWM controller can turn switch SCX on or off as appropriate. In one example, switch SCX includes a transistor in communication with the switched capacitor CX, the transistor configured to open and close a conductive path between the input node of the inductor L and ground. 
       FIG. 3  is an illustration of an example timing diagram, according to one embodiment. In this example, voltages  301  and  302  are PWM signals that are produced by circuit  102  of  FIG. 1 . Voltage  301  is provided to switch  112  and switch  115 . Voltage  302  is provided to switches  113  and  114 . VX and Vout are also labeled in  FIG. 3 . Of note in  FIG. 3  is that voltage VX is at twice a frequency of voltages  301  and  302 . In this example, voltages  301  and  302  are at 250 MHz, whereas the voltage VX is at a frequency of 500 MHz. However, the scope of embodiments is not limited to any particular frequency of input clock signals, as any appropriate frequency may be used in other embodiments. 
     As noted above, three level buck converter  110  is operable to provide voltage VX as a three-level voltage that can vary either between zero and VDD/2 or between VDD/2 and VDD. In the example of  FIG. 3  voltage VX varies between VDD/2 and VDD as a result of the duty cycle of signals  301  and  302 . However, it is understood that voltage VX would vary between zero and VDD/2 if the duty cycle of signals  301  and  302  was reduced. 
     Further, various embodiments provide for an elimination or reduction of ripple at the voltage VX. Example ripple  310  is illustrated in  FIG. 3  around time T 1 , and similar ripple occurs at voltage VX at other times as well. As noted above, the use of switched capacitor CX may reduce or eliminate ripple, and in this embodiment the amount of ripple is not non-zero, but is reduced from what it would be otherwise in the absence of capacitor CX in the circuit of  FIG. 2 . 
       FIG. 3  further has time markings to indicate times T 1 -T 5  for ease of explanation. At time T 1  switch  112  is ON, switch  113  is ON, switch  114  is OFF, and switch  115  is OFF. Since switches  112  and  113  are ON, VX is brought to VDD, and Cfly is charged. 
     At time T 2  switch  112  is OFF, switch  113  is ON, switch  114  is OFF, and switch  115  is ON. Thus, capacitor Cfly is coupled across the input node to inductor L and ground through switch  115 . The voltage VX is accordingly decreased. 
     At time T 3 , switch  112  is ON, switch  113  is ON, switch  114  is OFF, and switch  115  is OFF. Capacitor Cfly is charged again, similar to that described above with respect to time T 1 . Voltage VX is increased. 
     At time T 4 , switch  112  is ON, switch  113  is OFF, switch  114  is ON, and switch  115  is OFF. Thus, capacitor Cfly is coupled between VDD through switch  112  and VX through switch  114 . Capacitors Cfly and Cload acts as a voltage divider at time T 4 , as illustrated in  FIG. 4 . 
     At time T 5 , switch  112  is ON, switch  113  is ON, switch  114  is OFF, and switch  115  is OFF. Capacitor Cfly is charged again by virtue of VDD. The progression of times from T 1  through T 5  shows how switches  112 - 115  are operated to charge and discharge capacitor Cfly and to provide the voltage VX at the input node of inductor L. 
     Of course, the timing diagram of  FIG. 3  represents a snapshot of time, and it is understood that in a real-world example a three-level buck converter may operate for an extended period of time including thousands or millions of cycles of signals  301  and  302 . Referring back to the feedback loop of  FIG. 1 , the PWM controller  102  compares Vout to Vref and adjusts the duty cycle of signals  301  and  302  to keep the level of Vout substantially constant. While the timing diagram of  FIG. 3  does not show the duty cycle of signals  301  and  302  being adjusted, it is understood that the feedback loop provide such functionality. 
     Example Method Embodiments 
     A flow diagram of an example method  500  of operating a three-level buck converter is illustrated in  FIG. 5 . In one example, method  500  is performed by a three-level buck converter, such as buck converter  110  of  FIG. 2 , to convert an input voltage (for example VDD) to an output voltage Vout with minimal ripple at an input node of the inductor of the buck converter. Method  500  is performed in a system, such as system  100  of  FIG. 1 , which includes a feedback loop and a synchronous buck converter held at a nearly constant voltage. The buck converter is controlled by a PWM signal, where adjustments in the duty cycle of the PWM signal cause the buck converter to either lower or raise the output voltage. 
     At action  510 , the buck converter receives PWM signals at its input switches. An example is shown in the timing diagram of  FIG. 3  where voltages  301  and  302  are PWM signals that affect the output voltage of the buck converter. Examples of input switches include the transistors identified as switches  112 - 115  in  FIG. 2 . 
     At action  520 , the input switches and a flying capacitor of the buck converter produce a three-level voltage at an input node of the inductor of the converter. An example of the three-level voltage at the input node includes voltage VX of  FIGS. 2 and 3 . The voltage VX shown in  FIG. 3  varies between VDD/2 and VDD, but a reduction in the duty cycle of the PWM signals may cause the voltage VX to vary between zero and VDD over two. As shown in  FIG. 3 , voltage VX has a frequency twice that of the signals  301  and  302 . 
     At action  530 , capacitance is applied at the input node of the inductor to reduce ripple of the three-level voltage. An example is capacitor CX in  FIG. 2 . In some embodiments, capacitor CX may be accompanied by a switch so that it can be added to or removed from the circuit. Action  530  may include in some embodiments turning the switch on to include capacitor CX when the load is relatively heavy and turning the switch off to remove capacitor CX when the load is relatively light. Logic to switch on and switch off capacitor CX may be included in any appropriate part of the circuit, including in the PWM controller or other circuit. 
     At action  540 , the buck converter converts the input voltage to the output voltage. An example output voltage is shown as Vout in  FIG. 3 . 
     The scope of embodiments is not limited to the specific method shown in  FIG. 5 . Other embodiments may add, omit, rearrange, or modify one or more actions. For instance, action  540  is performed continually as actions  510 - 530  are also performed. For instance, method  500  may be part of a larger feedback operation that holds the output voltage of the buck converter at the nearly constant value (the larger feedback operation is described in more detail above with respect to  FIG. 1 ). 
     Various embodiments may include advantages. For instance, by adding a charge sharing cap CX and switch SCX the 3 rd  level voltage (across Cfly) VDD/2 is more stable across power, voltage, and temperature (PVT). Without the CX, the 3 rd  level voltage may not be as stable at VDD/2 over PVT unless a complicated VDD/2 regulator (not shown) is used. Such increased stability may result in less ripple at the voltage VX. 
     As those of some skill in this art will by now appreciate and depending on the particular application at hand, many modifications, substitutions and variations can be made in and to the materials, apparatus, configurations and methods of use of the devices of the present disclosure without departing from the spirit and scope thereof. In light of this, the scope of the present disclosure should not be limited to that of the particular embodiments illustrated and described herein, as they are merely by way of some examples thereof, but rather, should be fully commensurate with that of the claims appended hereafter and their functional equivalents.

Technology Category: h