Source: http://www.google.com/patents/US8064237?dq=5,838,906
Timestamp: 2014-07-11 06:30:38
Document Index: 186880630

Matched Legal Cases: ['Application No. 200610137509', 'Application No. 10', 'Application No. 10', 'Application No. 10', 'Application No. 10', 'Application No. 2008', 'Application No. 06', 'Application No. 95123831']

Patent US8064237 - Identifying and accessing individual memory devices in a memory channel - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign in<nobr>Advanced Patent Search</nobr>PatentsIn one embodiment of the invention, a memory integrated circuit is provided including a memory array, a register, and control logic coupled to the register. The memory array in the memory integrated circuit stores data. The register includes one or more bit storage circuits to store one or more identity...http://www.google.com/patents/US8064237?utm_source=gb-gplus-sharePatent US8064237 - Identifying and accessing individual memory devices in a memory channelAdvanced Patent SearchPublication numberUS8064237 B2Publication typeGrantApplication numberUS 12/974,862Publication dateNov 22, 2011Filing dateDec 21, 2010Priority dateJul 5, 2005Also published asCN1920879A, CN1920879B, EP1899818A2, US7872892, US8310854, US20070008328, US20110128765, US20120075902, WO2007005703A2, WO2007005703A3Publication number12974862, 974862, US 8064237 B2, US 8064237B2, US-B2-8064237, US8064237 B2, US8064237B2InventorsPeter MacWilliams, James Akiyama, Kuljit S. Bains, Douglas GabelOriginal AssigneeIntel CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (17), Non-Patent Citations (21), Referenced by (3), Classifications (15), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetIdentifying and accessing individual memory devices in a memory channelUS 8064237 B2Abstract In one embodiment of the invention, a memory integrated circuit is provided including a memory array, a register, and control logic coupled to the register. The memory array in the memory integrated circuit stores data. The register includes one or more bit storage circuits to store one or more identity bits of an identity value. The control logic provides independent sub-channel memory access into the memory integrated circuit in response to the one or more identity bits stored in the register.
This application is a Continuation Application of, and claims priority to and incorporates by reference, the U.S. patent application Ser. No. 11/174,236 filed Jul. 5, 2005 entitled �Identifying and Accessing Individual Memory Devices in a Memory Channel,� and issued as U.S. Pat. No. 7,872,892 on Jan. 18, 2011.
Memory integrated circuits may include latches or bit registers to store an identity value. The identity value may be combined with additional functionality to give each memory integrated circuit in a memory channel a unique �personality�. The additional functionality may include circuitry that is conditioned by the identity value. The identity value, assigned to each memory integrated circuit in a memory channel and memory module, may be an arbitrary value or a predetermined value. The identity value may be unique to each memory integrated circuit or establish groups of memory integrated circuits having the same identity value.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5283885Sep 14, 1992Feb 1, 1994Werner HollerbauerFor use with data processing apparatusUS5404475Feb 3, 1992Apr 4, 1995Fujitsu LimitedMemory apparatus comprising memory cards with a side detecting signal pin and address assignment circuitryUS5524231Jun 30, 1993Jun 4, 1996Intel CorporationNonvolatile memory card with an address table and an address translation logic for mapping out defective blocks within the memory cardUS5687135Aug 20, 1996Nov 11, 1997Sgs-Thomson Microelectronics S.R.L.Count unit for nonvolatile memoriesUS5748559Jan 17, 1996May 5, 1998Cypress Semiconductor CorporationCircuit for high speed serial programming of programmable logic devicesUS6108252 *Feb 5, 1999Aug 22, 2000Samsung Electronics Co., Ltd.Integrated circuit memory devices having self-test circuits therein and method of testing sameUS6301159Mar 6, 2000Oct 9, 2001Advanced Micro Devices, Inc.50% EXE tracking circuitUS6697867Jul 25, 2000Feb 24, 2004Sun Microsystems, Inc.System and method for accessing multiple groups of peripheral devicesUS6778181Dec 7, 2001Aug 17, 2004Nvidia CorporationGraphics processing system having a virtual texturing arrayUS6788560Feb 26, 1997Sep 7, 2004Hitachi, Ltd.Semiconductor device and process for manufacturing the sameUS6850243Nov 27, 2001Feb 1, 2005Nvidia CorporationSystem, method and computer program product for texture address operations based on computations involving other texturesUS6948014Mar 25, 2003Sep 20, 2005Infineon Technologies AgRegister for the parallel-serial conversion of dataUS7240160Feb 23, 2005Jul 3, 2007Sun Microsystems, Inc.Multiple-core processor with flexible cache directory schemeUS7389366Jun 1, 2005Jun 17, 2008Broadcom CorporationSystem and method for dual IDE channel servicing using single multiplexed interface having first and second channel transfer over a common busUS20020147877Mar 14, 2002Oct 10, 2002Michael FarmwaldSynchronous memory deviceUS20030122837Dec 28, 2001Jul 3, 2003Alankar SaxenaDual memory channel interleaving for graphics and MPEGJP2003203008A Title not available* Cited by examinerNon-Patent CitationsReference1Final Office Action mailed May 20, 2007 for U.S. Appl. No. 11/174,236.2Final Office Action mailed Nov. 15, 2007 for U.S. Appl. No. 11/174,236.3Final Office Action mailed Nov. 28, 2008 for U.S. Appl. No. 11/174,236.4Final Office Action mailed Oct. 30, 2009 for U.S. Appl. No. 11/174,236.5First Office Action for Chinese Patent Application No. 200610137509.6 mailed Jan. 8, 2010, 16 pgs.6International Preliminary Report on Patentability for PCT Application No. US2006/02757 mailed Jan. 9, 2008.7International Search Report and Written Opinion for PCT Application No. PCT/US2006/025757 12 pgs.8Korean Office Action, Non-Final Office Action for Korean Application No. 10-2007-7030913 Mailed Mar. 11, 2010, 10 pgs.9Korean Office Action, Non-Final Office Action for Korean Application No. 10-2007-7030913 Mailed Sep. 22, 2009, 12 pgs.10Non-Final Office Action for Korean Application No. 10-2007-7030913 Mailed Sep. 22, 2009.11Non-Final Office Action mailed Feb. 25, 2010 for U.S. Appl. No. 11/174,236.12Non-Final Office Action mailed Jun. 26, 2008 for U.S. Appl. No. 11/174,236.13Non-Final Office Action mailed Jun. 5, 2007 for U.S. Appl. No. 11/174,236.14Non-Final Office Action mailed Mar. 17, 2008 for U.S. Appl. No. 11/174,236.15Non-Final Office Action mailed Mar. 24, 2009 for U.S. Appl. No. 11/174,236.16Notice of Preliminary Rejection for Korean Patent Application No. 10-2007-7030913 mailed Sep. 22, 2009, 21 pgs.17Notice of Reasons for Rejection mailed Apr. 5, 2011 for Japanese Patent Application No. 2008-519647.18Office Action for European Patent Application No. 06 774 396.3-1229 mailed Nov. 12, 2008, 7 pgs.19PCT International Search Report for PCT Application No. US2006/02757 mailed Jan. 25, 2007, 5 pgs.20Taiwanese Office Action, Non-Final Office Action for Taiwan Application No. 95123831 Mailed Aug. 18, 2010, 5 pages.21Written Opinion for PCT Application No. US2006/02757 mailed Jan. 25, 2007, 7 pgs.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8527836 *Jul 1, 2011Sep 3, 2013Intel CorporationRank-specific cyclic redundancy checkUS8745464Aug 15, 2013Jun 3, 2014Intel CorporationRank-specific cyclic redundancy checkUS20130007560 *Jul 1, 2011Jan 3, 2013Ramesh SubashchandraboseRank-specific cyclic redundancy check* Cited by examinerClassifications U.S. Classification365/52, 365/230.03, 365/236, 365/233.1, 365/189.12, 710/122, 365/201, 365/240, 710/22, 365/233.13International ClassificationG11C8/00, G11C7/00, G11C5/00Cooperative ClassificationG06F12/0646European ClassificationG06F12/06KLegal EventsDateCodeEventDescriptionDec 29, 2010ASAssignmentFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MACWILLIAMS, PETER;AKIYAMA, JAMES;BAINS, KULJIT S.;AND OTHERS;SIGNING DATES FROM 20050914 TO 20051024;REEL/FRAME:025553/0941Owner name: INTEL CORPORATION, CALIFORNIARotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google