Source: http://www.google.com/patents/US6803810?dq=5251294
Timestamp: 2015-01-27 14:50:51
Document Index: 384156480

Matched Legal Cases: ['Application No.2002', 'art 8', 'art 5', 'art 7', 'art 7', 'art 8', 'art 5', 'art 6', 'art 5', 'art 6', 'art 13', 'art 13', 'art 19', 'art 14', 'art 13', 'art 13', 'art 13', 'art 13', 'art 14', 'art 14', 'art 15', 'art 13', 'art 16', 'art 15', 'art 15', 'art 15']

Patent US6803810 - Semiconductor device and portable terminal equipment - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA proposed semiconductor device is directed to making unnecessary circuit operation inactive to reduce power consumption because of leakage current. The device is functionally divided into blocks. The power supply systems of the blocks are divided into a non-controlled power supply group in which power...http://www.google.com/patents/US6803810?utm_source=gb-gplus-sharePatent US6803810 - Semiconductor device and portable terminal equipmentAdvanced Patent SearchPublication numberUS6803810 B2Publication typeGrantApplication numberUS 10/300,592Publication dateOct 12, 2004Filing dateNov 21, 2002Priority dateJan 15, 2002Fee statusPaidAlso published asCN1433180A, CN100459476C, DE60217818D1, DE60217818T2, EP1328066A2, EP1328066A3, EP1328066B1, US20030133337Publication number10300592, 300592, US 6803810 B2, US 6803810B2, US-B2-6803810, US6803810 B2, US6803810B2InventorsYoshikazu Yamada, Koichi Kuroiwa, Shoji Taniguchi, Takanobu KashiwagiOriginal AssigneeFujitsu LimitedExport CitationBiBTeX, EndNote, RefManPatent Citations (13), Referenced by (15), Classifications (11), Legal Events (6) External Links: USPTO, USPTO Assignment, EspacenetSemiconductor device and portable terminal equipmentUS 6803810 B2Abstract A proposed semiconductor device is directed to making unnecessary circuit operation inactive to reduce power consumption because of leakage current. The device is functionally divided into blocks. The power supply systems of the blocks are divided into a non-controlled power supply group in which power is always on and controlled power supply groups in each of which groups a supply of power can be turned on/off independently. When a power supply system control part of the non-controlled power supply group outputs a control signal for power on, a power switch part turns on to release the controlled power supply group from the sleep mode, so that the first processing part starts intermittent operation. Only when it is determined that a first next-processing necessity determining part determines necessity of the next processing, a control signal is generated to activate the next power supply group. The blocks unnecessary for processing are not supplied with power, so that no leakage current flows and power consumption because thereof can be reduced.
What is claimed is: 1. A semiconductor device equipped with a plurality of blocks that are sequentially processed step by step, comprising:
power supply systems respectively provided in the plurality of blocks, the power supply systems being divided into a non-controlled power supply group in which power is always on and controlled power supply groups in each of which groups a supply of power can be turned on/off independently, the non-controlled power supply group comprising power system control means for controlling a timing for turning on/off a power supply system of at least one of the controlled power supply groups, each of the controlled power supply groups except a final stage thereof comprising next-processing necessity determining means for determining whether processing at a next stage is needed on the basis of a result of determination processed in its own controlled power supply group. 2. The semiconductor device according to claim 1, further comprising first power switch means for turning on/off the power supply system of said at least one of the controlled power supply groups in accordance with a control signal from said power supply system control means.
first power switch means for turning on/off the power supply system of said at least one of the controlled power supply groups in accordance with a control signal from said power supply system control means; and a plurality of second power switch means for turning on/off the power supply system of the controlled power supply group of a next stage in accordance with a control signal from the next-processing necessity determining means of the controlled power supply group of the next stage. 5. The semiconductor device according to claim 4, wherein the first and second power switch means have a MT-CMOS structure.
timer means, belonging to a non-controlled power supply group in which power is always on, for generating a first control signal that turns on a supply of power to a first controlled power supply group including a first block necessary for determination of in-group incoming call and turns off the supply of power during a time other than the intermittent receiving; first power switch means for turning on/off a supply of power to the first controlled power supply group in accordance with the first control signal from the timer means; incoming call determining means, belonging to the first controlled power supply group, for generating a second control signal that turns on/off a power supply to a second controlled power supply group including a second block necessary for processing an incoming call on the basis of determination of an in-group incoming call by the first block; and second power switch means for turning of/off power supply to the second controlled power supply group in response to the second control signal from the incoming call determining means. 7. The portable terminal according to claim 6, wherein the non-controlled power supply group, the first controlled power supply group, the second controlled power supply group, the first power switch means and the second power switch means are included in a baseband LSI for W-CDMA.
CROSS-REFERENCE TO RELATED APPLICATIONS This application is based upon and claims priority of Japanese Patent Application No.2002-006406, filed on Jan. 15, 2002, the contents being incorporated herein by reference.
SUMMARY OF THE INVENTION Taking into consideration the above, it is an object of the present invention to provide a semiconductor device that makes unnecessary operation inactive and thus reduce power consumption because of leakage current.
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a diagram of a principal structure of a semiconductor device according to the present invention;
DESCRIPTION OF THE PREFERRED EMBODIMENTS First, a description will be given of the outline of the present invention with reference to the accompanying drawings.
The first power switch part 8 1 is controlled by the power supply system control part 5 of the non-controlled power supply group 2. The first next-processing necessity determining part 7 1 is connected so as to turn on/off the power switch part of the controlled power supply group of the next stage. A similar connection is made for the controlled power supply groups of each stage following the above-mentioned next stage. The (n−1)th next-processing necessity determining part 7 n−1 in the (n−1)th controlled power supply group 3 n is connected so as to turn on/off the power switch part 8 n that controls the power supply system of the nth controlled power supply group 3 n. In the semiconductor device 1 having the above-mentioned structure, the power supply system control part 5 of the non-controlled power supply group 5 in which power is always on outputs a control signal that turns on the power supply system of the first controlled power supply group 3 1 when processing by the first processing part 6 1 in the first controlled power supply group 3 1 is needed. Further, the part 5 outputs another control signal that turns off the power supply system of the first controlled power supply group 3 1 when processing by the first processing part 6 1 is no longer needed.
The baseband LSI 10 is equipped with a modem part, which includes a modem hardware part 13 and a modem processor 14. The hardware part 13 demodulates the received signal from a receiving part 19. The modem processor part 14 collaborates with (controls) the modem hardware part 13. The modem part belongs to a power supply group B, which is powered at the time of intermittent receiving. The modem hardware part 13 has a PICH demodulator part 13 a that demodulates the paging indicator channel PICH, and a PCH demodulator part 13 b that demodulates the paging channel PCH. The modem processor part 14 has an incoming call determination part 14 a. Further, the baseband LSI 10 is equipped with a channel codec part, which has a channel codec hardware part 15, which decodes data from the modem hardware part 13, and a channel codec processor part 16, which collaborates with (controls) the channel codec hardware part 15. The channel codec part belongs to a power supply group C, which is not powered until a call is received. The channel codec hardware part 15 has a PCH decoder part 15 a, which decodes the paging channel PCH.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4437095Dec 1, 1981Mar 13, 1984Nippon Electric Co., Ltd.Selective call receiver having timed power supplyUS5239306Oct 5, 1992Aug 24, 1993Motorola, Inc.Dual mode receiver having battery saving capabilityUS5303420Jul 29, 1991Apr 12, 1994Samsung Electronics Co., Ltd.Circuit for stabilizing the bias of a paging receiver with power saving functionsUS5606313Nov 14, 1995Feb 25, 1997Motorola, Inc.Low power addressable data communication device and methodUS5615162 *Jan 4, 1995Mar 25, 1997Texas Instruments IncorporatedSelective power to memoryUS5724297 *Dec 12, 1996Mar 3, 1998Hitachi, Ltd.Semiconductor integrated circuit device and method of activating the sameUS6104937Mar 10, 1997Aug 15, 2000Nec CorporationPower-saving method and circuitUS6124749 *May 18, 1998Sep 26, 2000Mitsubishi Denki Kabushiki KaishaSemiconductor circuit device with reduced power consumptionUS6243399Jan 27, 1997Jun 5, 2001Interdigital Technology CorporationRing signal generatorUS6586982 *Sep 21, 2001Jul 1, 2003Kabushiki Kaisha ToshibaSemiconductor circuit having a combination circuit being switched between an active and inactive stateEP0829967A2Sep 11, 1997Mar 18, 1998Kabushiki Kaisha ToshibaA TDMA mobile communication device for reducing a power consumptionJP2000078661A Title not availableJPH0279526A Title not available* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS7058829Aug 14, 2002Jun 6, 2006Intel CorporationMethod and apparatus for a computing system having an active sleep mode CPU that uses the cache of a normal active mode CPUUS7080271Feb 14, 2003Jul 18, 2006Intel CorporationNon main CPU/OS based operational environmentUS7114090Feb 14, 2003Sep 26, 2006Intel CorporationComputing system with operational low power statesUS7117379 *Aug 14, 2002Oct 3, 2006Intel CorporationMethod and apparatus for a computing system having an active sleep modeUS7254730Feb 14, 2003Aug 7, 2007Intel CorporationMethod and apparatus for a user to interface with a mobile computing deviceUS7406610Oct 28, 2005Jul 29, 2008Intel CorporationComputing system with low power states and proxy for integration with legacy application softwareUS7421597Oct 28, 2005Sep 2, 2008Intel CorporationComputing system with operational low power statesUS7428650May 15, 2006Sep 23, 2008Intel CorporationNon main CPU/OS based operational environmentUS7734936May 18, 2006Jun 8, 2010Intel CorporationMethod and apparatus for a computing system having an active sleep mode CPU that uses the cache of a normal active mode CPUUS8081026 *May 26, 2010Dec 20, 2011Freescale Semiconductor, Inc.Method for supplying an output supply voltage to a power gated circuit and an integrated circuitUS8166325Sep 22, 2008Apr 24, 2012Intel CorporationNon main CPU/OS based operational environmentUS8301916Jun 8, 2010Oct 30, 2012Intel CorporationMethod and apparatus for a computing system having an active sleep mode CPU that uses the cache of a normal active mode CPUUS8522063Apr 24, 2012Aug 27, 2013Intel CorporationNon main CPU/OS based operational environmentUS8565749 *Apr 26, 2007Oct 22, 2013Kyocera CorporationMobile phone terminal, server, and group call systemUS20100016007 *Apr 26, 2007Jan 21, 2010Kyocera CorporationMobile Phone Terminal, Server, and Group Call System* Cited by examinerClassifications U.S. Classification327/544International ClassificationH04B1/16, H04B7/26, H04M1/00, H04M1/73, H04B1/40Cooperative ClassificationY02B60/50, H04W52/028, H04B1/40European ClassificationH04W52/02T8E4, H04B1/40Legal EventsDateCodeEventDescriptionMar 14, 2012FPAYFee paymentYear of fee payment: 8Jul 22, 2010ASAssignmentEffective date: 20100401Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPANFree format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024982/0245Dec 12, 2008ASAssignmentOwner name: FUJITSU MICROELECTRONICS LIMITED, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021998/0645Effective date: 20081104Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:21998/645Mar 13, 2008FPAYFee paymentYear of fee payment: 4Jan 11, 2005CCCertificate of correctionNov 21, 2002ASAssignmentOwner name: FUJITSU LIMITED, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMADA, YOSHIKAZU;KUROIWA, KOICHI;TANIGUCHI, SHOJI;AND OTHERS;REEL/FRAME:013513/0919;SIGNING DATES FROM 20020926 TO 20020927Owner name: FUJITSU LIMITED 1-1, KAMIKODANAKA 4-CHOME, NAKAHARFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMADA, YOSHIKAZU /AR;REEL/FRAME:013513/0919;SIGNING DATES FROM 20020926 TO 20020927RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services