Source: http://www.google.com/patents/US5412662?dq=6272333
Timestamp: 2013-12-05 03:30:12
Document Index: 767193666

Matched Legal Cases: ['art 10', 'art 20', 'art 31', 'art 32', 'art 20', 'art 20', 'art 31', 'art 32', 'art 31', 'art 20', 'art 31', 'art 20', 'art 31', 'art 32', 'art 31', 'art 31']

Patent US5412662 - Memory testing device for preventing excessive write and erasure - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Advanced Patent Search | Sign inAdvanced Patent SearchPatentsA memory testing device having n test channels for simultaneously testing n memories. A pattern generator generates a sequence of test patterns each including a write enable signal, expected value data, write data and an address signal. In each test channel, the write enable signal WE is repeatedly applied...http://www.google.com/patents/US5412662?utm_source=gb-gplus-sharePatent US5412662 - Memory testing device for preventing excessive write and erasurePublication numberUS5412662 APublication typeGrantApplication numberUS 08/143,054Publication dateMay 2, 1995Filing dateOct 29, 1993Priority dateOct 30, 1992Fee statusPaidPublication number08143054, 143054, US 5412662 A, US 5412662A, US-A-5412662, US5412662 A, US5412662AInventorsTatsuya Honma, Minoru Imai, Tatsuo KinugasaOriginal AssigneeAdvantest CorporationPatent Citations (4), Referenced by (24), Classifications (11), Legal Events (6) External Links: USPTO, USPTO Assignment, EspacenetMemory testing device for preventing excessive write and erasureUS 5412662 AAbstract A memory testing device having n test channels for simultaneously testing n memories. A pattern generator generates a sequence of test patterns each including a write enable signal, expected value data, write data and an address signal. In each test channel, the write enable signal WE is repeatedly applied via the AND gate to a terminal WE of the corresponding memory under test to write the data thereinto at an address designated by the address signal. Data read out therefrom is compared to the expected value data to produce a comparison result. The comparison result is used to control the AND gate so that when the comparison result indicates coincidence between the compared data, the write enable signal WE is inhibited.
Memory testing equipment is usually required to test simultaneously a plurality of memories (hereinafter referred to as DUTs) through a plurality of channels. To meet this requirement, the memory testing device usually has such a construction as depicted in FIG. 1. A pattern generation part 10 generates, in synchronization with a clock CK from a timing generator 9, a test pattern TP which is composed of a sequence of each of an expected value pattern EV, a write enable signal WE, a data pattern Di (=D.sub.il to D.sub.im) of m (m≧1) bits and an address pattern A of plural bits. A signal generation part 20 is supplied with the write enable signal WE, the data pattern Di and the address pattern A and outputs them as waveform-shaped signals each having timing specified by a timing signal TS from the timing generator 9 and a predetermined level. These output signals (identified by the same reference characters as those of the input signals WE, Di and A, respectively) are each distributed by a signal distribution part 31 to n (n=1) channels and provided to corresponding pins of DUT1, DUT2, . . . in common to them, wherein data is written into or read out from a memory cell specified by the address A. The data thus read out of the DUT in each test channel is input into a logical comparator 3C of a logical comparison part 32, wherein it is compared with the expectation pattern EV from the pattern generator 10 at the timing of a strobe signal STR from the timing generator 9. The result of the comparison is output as a pass/fail signal S, which is applied to the pattern generator 10 as well as to control the test pattern generation sequence.
DESCRIPTION OF THE PREFERRED EMBODIMENTS Referring now to FIG. 2, a first embodiment of the present invention will be described. In FIG. 2, input/output data of a DUT is m =1 bit and the parts corresponding to those in FIG. 1 are identified by the same reference numerals. As is the case with FIG. 1, the signal generation part 20 generates the write enable signal WE, the data Di and the address A of h bits (=A.sub.1, A.sub.2, ... Ah) at predetermined levels and at predetermined timing on the basis of the test pattern from the pattern generator 10 and the timing signal TS from the timing generator 9. The write enable signal WE, the data Di and the address A thus produced by the signal generation part 20 are provided to the signal distribution part 31, which distributes them to n channels. In this embodiment, the write enable signal WE distributed to each of the channels CH1 through CHn is provided to one input of an AND gate 3A, whose output is applied to a write enable terminal WE of the DUT in the test channel. The data Di and the address A distributed to each test channel are provided via buffers 3B to a data terminal Di and address terminals A.sub.1, A.sub.2, . . . , A.sub.n of the DUT, respectively. Data Do read out of the DUT is provided to the logical comparator 3C of the corresponding channel in the logical comparison part 32, wherein it is subjected to logical comparison with the expected value pattern EV from the pattern generator 10 at the timing of the strobe signal STR from the timing generator 9. The comparator 3C outputs a "1" or "0" as the decision signal S which indicates "PASS" or "FAIL" depending upon whether the result of comparison is "coincidence" or "noncoincidence". Each logical comparator 3C holds the result of decision S until the next strobe signal STR is applied, and it is cleared to zero by the clear signal CL which is generated when the address A is updated. The decision signal S immediately prior to the updating of the address A is applied to, for example, a display (not shown) in the corresponding test channel to provide a display "FAIL". The memory under test of the test channel thus indicated defective is handled as a defective at the end of the test. The output from the comparator 3C is applied to an inverting input terminal of the AND gate 3A, and consequently, when the result of comparison is "coincidence" (i.e. "PASS"), the gate 3A is disabled, inhibiting the passage therethrough of the write enable signal WE. The buffers 3B in the signal distribution part 31 may be omitted in some cases.
FIG. 3 is a timing chart showing the operation of the FIG. 2 embodiment in the case where the number n of channels is 2, and hence two memories DUT1 and DUT2 are tested. In a test cycle T.sub.1 the write enable signal WE from the signal generation part 20 is distributed by the signal distribution part 31 to the n channels. One input terminal of the AND gate 3A is connected to the output from the comparator 3C. The output from the comparator 3C, while cleared to zero, is at the low level, holding the AND gate 3A enabled. The output from the AND gate 3Z is provided to the write enable terminal WE of the corresponding DUT. The input data Di (one bit) and the address signal A of plural bits A.sub.1, A.sub.2, A.sub.3, . . . from the signal generation part 20 are distributed by the signal distribution part 31 to the n channels via the buffers 3B connected to the data input terminal and the address input terminals of the DUT, respectively.
In each test cycle T.sub.i, a first period t.sub.1 is used as a write mode setup period, in which data DA (which is not only at a reference voltage level of the logic L/H but also may sometimes be a particular voltage level) is fetched by the write enable signal WE into the DUT to place it in a write mode. The next period t.sub.2 is a write period in which data DB is written by the signal WE into the DUT; that is, the data DB having a logic "1" or "0" is written into a memory cell of the address A. The next period t.sub.3 is a readout period, in which data DC (which is not only of the logic L/H level but also a particular voltage level) is fetched by the signal WE into the DUT to place it in a readout mode and the data DB written into the DUT is read out therefrom.
The read-out data Do is input into the logical comparator 3C of the logical comparison part 32, which responds to the strobe signal STR to compare, at its timing, the data Do with the expected value EV to determine if the write (erase) is completed (that is, if the read-out data matches the expected value). The logical comparator 3C generates the decision signal (PASS/FAIL) signal S which is at the high or low level, depending on whether the write (erase) has been finished or not. The decision signal S is applied to the pattern generator 10 and the inverting input terminal of the AND gate 3A of the signal distribution part 31. The initial output of each logical comparator 3C is at the low level, and when supplied with the strobe signal STR, the logical comparator 3C outputs the result of comparison and holds it until application of the next strobe signal STR. In consequence, at the start of a series of test cycles T.sub.1, T.sub.2, . . . , the output from the logical comparator 3C is at the low level, the gate; 3A being enabled.
Now, the operation of this embodiment will be described on the assumption that a write (erase) in the DUT is allowed to be effected two to five times. Fig. 3 shows the case where: in the first test cycle T.sub.1, the DUT1 and the DUT2 are both decided as FAIL, the output from the respective logical comparator 3C remains unchanged and the pattern generator 10 is not advanced to a next address , that is, the test cycle is repeated using the same test pattern; in the second test cycle T.sub.2, the DUT1 is decided as PASS and the DUT2 as FAIL; and in the third test cycle T.sub.3, the DUT2 is decided as PASS. When the DUT1 is decided as PASS in the second test cycle T.sub.2, a high-level signal is fed back to the inverting input terminal of the AND gate 3A, disabling it. Thereafter the output from the gate 3A always remains at the low level, inhibiting the application of the write enable signal WE to the DUT1 during the third test cycle T.sub.3. This precludes the possibility of the data DB being written into the memory cell of the address A once more.
Since in the third test cycle T.sub.3 the cells of the address A in both of the DUTs are decided as PASS, the pattern generator 10 clears the respective logical comparators 3C to zero by the clear signal CL at the end of the third test cycle T.sub.3, making their outputs FAIL (i.e. low-level). At the start of the fourth test cycle T.sub.4, the address in each test channel is advanced to A+1, followed by repeating the same write, read and decision operations as described above. In this example, since the DUT1 is decided as PASS in the second test cycle T.sub.2 and the DUT2 in the third test cycle T.sub.3, the numbers of write operations needed therefor are within the allowable range (two to five), and hence the DUTs are regarded as nondefective. If there is a DUT which still remains in FAIL mode even after the write operation has been performed five times, it will be decided as defective. This is displayed on a display (not shown) in the corresponding channel and the pattern generator 10 generates the clear signal CL to update the address A.
FIG. 4 illustrates another embodiment of the memory testing device according to the present invention which is designed to be able to test any DUT whose input/output data is 1, 4 and 8 bits, that is, memories of 1-bit, 4-bit and 8-bit words. Therefore, eight input/output terminals (Di.sub.1 to Di.sub.8 and Do.sub.1 and Do.sub.8) are provided for each channel, and eight logical comparators 3C.sub.1 to 3C.sub.8 are connected to the data input/output terminals in each channel. In the case of the 4-bit and 8-bit word memories, it is necessary that they be decided as good (PASS) only when their 4-bit and 8-bit read-out data completely match 4-bit and 8-bit expected values, respectively. To perform this, there are provided for each channel an AND circuit 3D.sub.1 for ANDing the outputs of the comparators 3C.sub.1 through 3C.sub.4, an AND circuit 3D.sub.2 for ANDing the outputs of the comparators 3C.sub.1 through 3C.sub.8, and a selector 3E which selects the output of any one of the logical comparator 3C.sub.1, the AND circuit 3D.sub.1 and the AND circuit 3D.sub.2 and outputs it as the decision signal S. The output from the selector 3E is also provided to the inverting input terminal of the corresponding AND gate 3A in the signal distribution part 31. By such a selection with the selector 3E, it is possible to test memories whose input/output data is 1-bit, 4-bit or 8-bit. In the FIG. 4 embodiment, the DUTs are memories each having a memory of the 4-bit word structure.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4628509 *May 11, 1984Dec 9, 1986Hitachi, Ltd.Testing apparatus for redundant memoryUS4696004 *May 24, 1985Sep 22, 1987Takeda Riken Kogyo KabushikikaishaLogic analyzerUS4775977 *Nov 17, 1986Oct 4, 1988Ando Electric Co., Ltd.Pattern generating apparatusUS5099480 *Dec 21, 1989Mar 24, 1992Ando Electric Co., Ltd.Method of testing bit errors in isdn circuits* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS5682390 *Aug 23, 1995Oct 28, 1997Advantest CorporationPattern generator in semiconductor test systemUS5796748 *Jul 15, 1997Aug 18, 1998Advantest Corp.Pattern generator in semiconductor test systemUS5881218 *Jun 23, 1997Mar 9, 1999Sun Microsystems, Inc.Apparatus for scan test of SRAM for microprocessors having full scan capabilityUS5913050 *Oct 22, 1996Jun 15, 1999Intel CorporationMethod and apparatus for providing address-size backward compatibility in a processor using segmented memoryUS5918003 *Feb 14, 1997Jun 29, 1999International Business Machines CorporationEnhanced built-in self-test circuit and methodUS5923835 *Jun 23, 1997Jul 13, 1999Sun Microsystems, Inc.Method for scan test of SRAM for microprocessors having full scan capabilityUS6047386 *Nov 5, 1998Apr 4, 2000Sun Microsystems, Inc.Apparatus for scan test of SRAM for microprocessors having full scan capabilityUS6073264 *Apr 2, 1998Jun 6, 2000Intel CorporationDebug vector launch toolUS6092227 *Feb 5, 1998Jul 18, 2000Mitsubishi Denki Kabushiki KaishaTest circuitUS6320803 *Mar 23, 2000Nov 20, 2001Infineon Technologies AcMethod and apparatus for improving the testing, yield and performance of very large scale integrated circuitsUS6738918 *Jul 25, 2002May 18, 2004Kabushiki Kaisha ToshibaHigh speed data transfer synchronizing system and methodUS7010740 *May 17, 2001Mar 7, 2006Emc CorporationData storage system having no-operation commandUS7028236 *Dec 6, 2000Apr 11, 2006Advantest Corp.Semiconductor memory testing deviceUS7069363 *Jan 25, 2002Jun 27, 2006Lsi Logic CorporationOn-chip busUS7558941Jun 30, 2005Jul 7, 2009Intel CorporationAutomatic detection of micro-tile enabled memoryUS7765366Jun 23, 2005Jul 27, 2010Intel CorporationMemory micro-tilingUS8006146 *Feb 6, 2009Aug 23, 2011Advantest CorporationTest apparatus and test method for testing a plurality of devices under testUS8010754Jan 20, 2010Aug 30, 2011Intel CorporationMemory micro-tilingUS8253751Jun 30, 2005Aug 28, 2012Intel CorporationMemory controller interface for micro-tiled memory accessUS8332598Jun 23, 2005Dec 11, 2012Intel CorporationMemory micro-tiling request reorderingCN1928919BJun 30, 2006Sep 22, 2010英特尔公司Automatic detection of micro-tile enabled memoryEP0819275A1 *Mar 8, 1996Jan 21, 1998Aehr Test Systems, Inc.Method and system for testing memory programming devicesWO2001043141A1 *Dec 6, 2000Jun 14, 2001Advantest CorpSemiconductor memory testing deviceWO2007005551A2Jun 28, 2006Jan 11, 2007Intel CorpAutomatic detection of micro-tile enabled memory* Cited by examinerClassifications U.S. Classification714/718International ClassificationG01R31/28, G11C29/26, G11C29/52, G11C16/02, G11C29/56, G11C17/00Cooperative ClassificationG11C29/26, G11C29/52European ClassificationG11C29/26, G11C29/52Legal EventsDateCodeEventDescriptionOct 6, 2006FPAYFee paymentYear of fee payment: 12Oct 18, 2002FPAYFee paymentYear of fee payment: 8Nov 2, 1998FPAYFee paymentYear of fee payment: 4Aug 8, 1995CCCertificate of correctionOct 29, 1993ASAssignmentOwner name: ADVANTEST CORPORATION, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HONMA, TATSUYA;KINUGASA, TATSUO;IMAI, MINORU;REEL/FRAME:006754/0210Effective date: 19931014Oct 29, 1993AS02Assignment of assignor's interestOwner name: ADVANTEST CORPORATION 32-1, ASAHICHO 1-CHOME, NERIOwner name: HONMA, TATSUYAOwner name: IMAI, MINORUEffective date: 19931014Owner name: KINUGASA, TATSUORotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google