Source: http://www.google.com/patents/US8108863?ie=ISO-8859-1&dq=4316055
Timestamp: 2014-07-25 07:26:36
Document Index: 189715548

Matched Legal Cases: ['Application No. 200580032835', 'Application No. 200580032835', 'Application No. 05855829', 'Application No. 2009', 'Application No. 2007', 'Application No. 2007', 'Application No. 2007', 'Application No. 2007', 'Application No. 10', 'Application No. 2009', 'Application No. 2007', 'Application No. 94133804', 'Application No. 94133804']

Patent US8108863 - Load balancing for multi-threaded applications via asymmetric power throttling - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign in<nobr>Advanced Patent Search</nobr>PatentsA first execution time of a first thread executing on a first processing unit of a multiprocessor is determined. A second execution time of a second thread executing on a second processing unit of the multiprocessor is determined, the first and second threads executing in parallel. Power is set to the...http://www.google.com/patents/US8108863?utm_source=gb-gplus-sharePatent US8108863 - Load balancing for multi-threaded applications via asymmetric power throttlingAdvanced Patent SearchPublication numberUS8108863 B2Publication typeGrantApplication numberUS 11/322,823Publication dateJan 31, 2012Filing dateDec 30, 2005Priority dateDec 30, 2005Also published asUS20070157206, US20120131366Publication number11322823, 322823, US 8108863 B2, US 8108863B2, US-B2-8108863, US8108863 B2, US8108863B2InventorsRyan Rakvic, Richard A. Hankins, Ed Grochowski, Hong Wang, Murali Annavaram, David K. Poulsen, Sanjiv Shah, John Shen, Gautham ChinyaOriginal AssigneeIntel CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (51), Non-Patent Citations (87), Referenced by (11), Classifications (11), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetLoad balancing for multi-threaded applications via asymmetric power throttlingUS 8108863 B2Abstract A first execution time of a first thread executing on a first processing unit of a multiprocessor is determined. A second execution time of a second thread executing on a second processing unit of the multiprocessor is determined, the first and second threads executing in parallel. Power is set to the first and second processing units to effectuate the first and second threads to finish executing at approximately the same time in future executions of the first and second threads. Other embodiments are also described and claimed.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5428781Dec 16, 1993Jun 27, 1995International Business Machines Corp.Distributed mechanism for the fast scheduling of shared objects and apparatusUS5513354 *Dec 18, 1992Apr 30, 1996International Business Machines CorporationFault tolerant load management system and methodUS5867711Nov 17, 1995Feb 2, 1999Sun Microsystems, Inc.Computer controlled methodUS6289369Aug 25, 1998Sep 11, 2001International Business Machines CorporationAffinity, locality, and load balancing in scheduling user program-level threads for execution by a computer systemUS6411156Dec 30, 1998Jun 25, 2002Intel CorporationEmploying transistor body bias in controlling chip parametersUS6415388 *Oct 30, 1998Jul 2, 2002Intel CorporationMethod and apparatus for power throttling in a microprocessor using a closed loop feedback systemUS6434590Apr 1, 1998Aug 13, 2002Avaya Technology Corp.Methods and apparatus for scheduling parallel processorsUS6542991 *May 11, 1999Apr 1, 2003Sun Microsystems, Inc.Multiple-thread processor with single-thread interface shared among threadsUS6564328 *Dec 23, 1999May 13, 2003Intel CorporationMicroprocessor with digital power throttleUS6622253Aug 2, 2001Sep 16, 2003Scientific-Atlanta, Inc.Controlling processor clock rate based on thread priorityUS6711691 *May 8, 2000Mar 23, 2004Apple Computer, Inc.Power management for computer systemsUS6766515Feb 18, 1997Jul 20, 2004Silicon Graphics, Inc.Distributed scheduling of parallel jobs with no kernel-to-kernel communicationUS6804632 *Dec 6, 2001Oct 12, 2004Intel CorporationDistribution of processing activity across processing hardware based on power consumption considerationsUS7140019Jun 28, 2002Nov 21, 2006Motorola, Inc.Scheduler of program instructions for streaming vector processor having interconnected functional unitsUS7237129 *May 18, 2001Jun 26, 2007Huron Ip LlcSystem and method for activity or event based dynamic energy conserving server reconfigurationUS7318164 *Dec 13, 2001Jan 8, 2008International Business Machines CorporationConserving energy in a data processing system by selectively powering down processorsUS7376954Oct 10, 2003May 20, 2008Mips Technologies, Inc.Mechanisms for assuring quality of service for programs executing on a multithreaded processorUS7386739 *May 3, 2005Jun 10, 2008International Business Machines CorporationScheduling processor voltages and frequencies based on performance prediction and power constraintsUS7437581Sep 28, 2004Oct 14, 2008Intel CorporationMethod and apparatus for varying energy per instruction according to the amount of available parallelismUS7451146Jun 30, 2004Nov 11, 2008Hewlett-Packard Development Company, L.P.Almost non-blocking linked stack implementationUS7610473 *Aug 27, 2004Oct 27, 2009Mips Technologies, Inc.Apparatus, method, and instruction for initiation of concurrent instruction streams in a multithreading microprocessorUS7664968 *Jun 9, 2005Feb 16, 2010International Business Machines CorporationSystem and method for managing power usage of a data processing system subsystemUS20010003207Dec 23, 1998Jun 7, 2001Intel CorporationMethod and apparatus of measuring power consumption in a computer system to meet the power delivery specifications of a power outletUS20020049897Mar 1, 2001Apr 25, 2002Tomoki SekiguchiMethod for adding processorUS20020099514 *Mar 26, 2002Jul 25, 2002Watts La Vaughn F.Processor having real-time power conservation and thermal managementUS20020170038 *May 8, 2001Nov 14, 2002Bernard YehMethod and apparatus for measuring performance of a multi-computer communication protocol on a single computer systemUS20020188877 *Jun 7, 2001Dec 12, 2002Buch Deep K.System and method for reducing power consumption in multiprocessor systemUS20030023885 *Jul 25, 2001Jan 30, 2003Potter Mark R.Automated power management system for a network of computersUS20030037089Aug 15, 2001Feb 20, 2003Erik Cota-RoblesTracking operating system process and thread execution and virtual machine execution in hardware or in a virtual machine monitorUS20030041228Aug 5, 2002Feb 27, 2003Rosenbluth Mark B.Multithreaded microprocessor with register allocation based on number of active threadsUS20030079093Aug 28, 2002Apr 24, 2003Hiroaki FujiiServer system operation control methodUS20030110012 *Dec 6, 2001Jun 12, 2003Doron OrenstienDistribution of processing activity across processing hardware based on power consumption considerationsUS20030117175Dec 20, 2001Jun 26, 2003Andy GreenMethod and system for dynamically clocking digital systems based on power usageUS20030126478 *Dec 28, 2001Jul 3, 2003Burns James S.Multiple mode power throttle mechanismUS20030217090May 20, 2002Nov 20, 2003Gerard ChauvelEnergy-aware scheduling of application executionUS20040049580Sep 5, 2002Mar 11, 2004International Business Machines CorporationReceive queue device with efficient queue flow control, segment placement and virtualization mechanismsUS20040088708 *Oct 31, 2002May 6, 2004Gopalan RamanujamMethods and apparatus for multi-threading on a simultaneous multi-threading on a simultaneous multi-threading processorUS20040107369 *Nov 30, 2002Jun 3, 2004Barnes CooperApparatus and method for multi-threaded processors performance controlUS20050155032Jan 12, 2004Jul 14, 2005Schantz John L.Dynamic load balancingUS20050223382Mar 31, 2004Oct 6, 2005Lippett Mark DResource management in a multicore architectureUS20060020831 *Jun 30, 2004Jan 26, 2006Sun Microsystems, Inc.Method and appratus for power throttling in a multi-thread processorUS20060075404Oct 6, 2004Apr 6, 2006Daniela RosuMethod and system for scheduling user-level I/O threadsUS20060206881Mar 8, 2006Sep 14, 2006Dan DodgeProcess scheduler employing adaptive partitioning of critical process threadsUS20070067656 *Sep 22, 2005Mar 22, 2007Parthasarathy RanganathanAgent for managing power among electronic systemsUS20070094444Nov 14, 2006Apr 26, 2007Sehat SutardjaSystem with high power and low power processors and thread transferEP0697654A1Jul 17, 1995Feb 21, 1996Canon Kabushiki KaishaLoad distribution method and systemJP20027367A Title not availableJP2002007367A Title not availableJP2002108958A Title not availableJPH11338719A Title not availableWO1999017186A1Sep 29, 1997Apr 8, 1999Intel CorpLocalized performance throttling to reduce ic power consumption* Cited by examinerNon-Patent CitationsReference1"HP-UX Process Management", Version 1.3, Apr. 7, 1997.2Agnihotri, P., et al., "The Penn State Computing Condominium Scheduling System", Conference on Nov. 7-13, 1998, Piscataway, NJ, whole document.3Albonesi, D., "Selective Cache Ways: On-Demand Cache Resource Allocation", Proceedings of the 32nd annual ACM/IEEE International Symposium on Microarchitecture, Haifa Israel, Nov. 16-18, 1999, pp. 248-259.4Albonesi, D., et al., "Dynamically Tuning Processor Resources with Adaptive Processing", Computer IEEE, Computer Society, vol. 36, No. 12, Dec. 12, 2003, pp. 49-58.5Anderson, Thomas E., et al., "Scheduler Activations: Effective Kernel Support for the User-Level Management of Parallelism", ACM Transactions on Computer Systems, vol. 10, No. 1, Feb. 1992, pp. 53-79.6Annavaram, M. et al., Fixing the Sequential Bottleneck by Regulating Energy Per Instruction on CMPs, Technology @ Intel Magazine, Oct. 2005, pp. 1-7.7Annavaram, M. et al., Mitigating Amdahl's Law Through EPI Throttling, IEEE 2005, 12 pages.8Annavaram, Murali, "Scheduling Optimizations for User-Level Threads", Data Prefetching by Dependence Graph Precomputation; IEEE, 2001.9Aragon, J., et al., "Power-Aware Control Speculation Through Selective Throttling", Proceedings of the 9th International Symposium on High-Performance Computer Architecture, Anaheim, CA, Feb. 8-12, 2003, pp. 103-112.10Arora, Nimar S., et al., "Thread Scheduling for Multiprogrammed Multiprocessors", ACM Symposium on Parallel Algorithms and Architectures; Proceedings of the 10th Annual ACM Symposium on Parallel Algorithms and Architectures: Puerto Vallarta, MX: pp. 119-129; 1998; ISBN: 0-89791-989-0.11Bahar, R. , et al., "Power and Energy Reduction via Pipeline Balancing", Proceedings of the 28th Annual International Symposium on Computer Architecture, Gotebog Sweden, Jun. 30-Jul. 4, 2001, pp. 218-229.12Baniasadi, A., et al., "Branch Predictor Prediction: A Power-Aware Branch Predictor for High-Performance Processors", Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers & Processors, Freiburg, Germany, Sep. 16-18, 2002, pp. 458-461.13Barekas, et al., "Nanothreads vs. Fibers for the Support of Fine Grain Parallelism on Windows NT/2000 Platforms", Lecture Notes in Computer Science, pp. 146-159.14Barroso, L., et al., "Piranha: A Scalable Architecture Base on Single-Chip Multiprocessing", Proceedings of the 27th International Symposium on Computer Architecture, Vancouver, British Columbia, Jun. 10-14, 2000, pp. 282-293.15Brooks, D., et al., "Dynamic Thermal Management for High-Performance Microprocessors", Proceedings of the 7th International Symposium on High Performance Computer Architecture, Monterey Mexico, Jan. 20-24, 2001, pp. 171-182.16Buyuktosunoglu, A., et al., "Energy Efficient Co-Adaptive Instruction Fetch and Issue", Proceedings of the 30th Annual International Symposium on Computer Architecture, San Diego, CA, Jun. 9-11, 2003, pp. 147-156.17Chang-Qin, Huang, et al., "Intelligent agent-based scheduling mechanism for grid service", Machine Learning and Cybernetics, 2004. Proceedings of 2004 International Conference on Shanghai, China, Aug. 26, 2004, whole document.18CN PTO, "Notice of Allowance", Chinese Patent Application No. 200580032835.4; Mailed Jul. 31, 2009, whole document.19CN PTO, "Office Action", Chinese Patent Application No. 200580032835.4; Mailed Nov. 28, 2008, whole document.20Dean, Alexander G., "Compiling for Fine-Grain Concurrency: Planning and Performing Software Thread Integration", IEEE Computer Society, Proceedings of the 23rd IEEE Real-Time Systems Symposium, Center for embedded Systems Research, 2002, whole document.21Decision of Rejection mailed Feb. 1, 2011 for Japanese Patent Application 2009-232857.22Delaluz, V. , "Reducing DTLB Energy Through Dynamic Resizing", Proceedings of the 21st International Conference on Computer Design, San Jose, CA, Oct. 13-15, 2003, pp. 358-363.23Dieffendorff, D., "Power4 Focuses on Memory Bandwidth: IBM Confronts IA-64, Says ISA Not Important", Microprocessor Report, vol. 13, No. 13, Oct. 6, 1999, 7 Pages.24Efthymiou, A., et al., "Adaptive Pipeline Depth Control for Processor Power-Management", Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers & Processors, Freiburg, Germany, Sep. 16-18, 2002, Pages 454-457.25EPO, "Office Action", European Application No. 05855829.7-2211, Mailed Sep. 26, 2007.26Evans, S., "ISL8565VAL1: Voltage Regulator Down Solutions for Intel Designs", Intersil Americas, Inc. Application Note AN1126, Feb. 16, 2004, 16 pages.27Figueiredo, R., et al., "Impact of Heterogeneity on DSM Performance", 6th International Symposium on High Performance Computer Architecture, Toulouse France, Jan. 2000, pp. 26-35.28Final Notice of Reasons for Rejection mailed Sep. 7, 2010 for Japanese Patent Application No. 2009-232857.29Final Office Action mailed Jul. 21, 2010 for U.S. Appl. No. 11/027,445.30First Office Action mailed Aug. 4, 2009, for U.S. Appl. No. 11/027,445.31Fleischmann, M., "LongRun Power Management: Dynamic Power Management for Crusoe Processors", Transmeta Corporation, Jan. 17, 2001, 18 pages.32Folegnani, D. et al., "Energy-Effective Issue Logic", Proceedings of the 28th Annual International Symposium on Computer Architecture, Gotebog, Sweden, Jun. 30-Jul. 4, 2001, pp. 230-239.33Gebotys, C., et al., "Power Minimization in Heterogeneous Processing", Proceedings of the 29th Annual Hawaii Conference on System Sciences, Maui, Hawaii, Jan. 3-6, 1996, pp. 330-337.34Goda, Kazuo , et al., Resources on Demand for Parallel Database Processing Using Shared Storage Pool, Technical Report published by The Institute of Electronics, Information and Communication Engineers (IEICE); Oct. 10, 2002; vol. 102, No. 377, pp. 1-6; (Domestic Academic Conference Paper No. 2004-00218-001).35Goel, S. , et al., "Distributed Scheduler for High Performance Data-Centric Systems", IEEE Tencon 2003-Conference on convergent technologies for the Asia-Pacific Region-Bangalore, India, vol. 4 or 4 Conf. 18, Oct. 15, 2003, whole document.36Goel, S. , et al., "Distributed Scheduler for High Performance Data-Centric Systems", IEEE Tencon 2003�Conference on convergent technologies for the Asia-Pacific Region�Bangalore, India, vol. 4 or 4 Conf. 18, Oct. 15, 2003, whole document.37Gonzalez, J., et al., "Dynamic Cluster Resizing", Proceedings of the 21st International Conference on Computer Design, San Jose CA, Oct. 13-15, 2003, pp. 375-378.38Gunther, S., et al., "Managing the Impact of Increasing Microprocessor Power Consumption", Intel Technology Journal, Q1 Issue, 2001, whole document.39Hammond, L., et al., "The Stanford Hydra CMP", HotChips '99, Palo Alto CA, Sep. 1999, whole document.40Hollingsworth, Jeffrey K., Critical Path Profiling of Message Passing and Shared-Memory Programs; IEEE Transactions on Parallel and Distributed Systems, vol. 9, No. 10; Oct. 1998.41Honda, Dai et al., "An Efficient Caching Technique Using Speculative Threads on Hyper-Threading Technology", IPSJ Research Report, Information Processing Society of Japan (IPSJ), vol. 2004, No. 80 (ARC-159) Jul. 31, 2004; English Abstract available only, pp. 43-48.42International Patent Cooperation, "International Preliminary Report on Patentability", International Application No. PCT/US2005/047334, Mailed Jul. 13, 2007, whole document.43International Patent Cooperation, "International Preliminary Report on Patentability", International Application No. PCT/US2005/35145, Mailed Apr. 3, 2007, whole document.44International Patent Cooperation, "International Search Report", International Application No. PCT/US2005/047334, Mailed Jul. 6, 2006, Whole Document.45International Patent Cooperation, "International Search Report", International Application No. PCT/US2005/35145, Mailed Aug. 2, 2006, whole document.46International Preliminary Report on Patentability mailed on Apr. 3, 2008 for PCT Patent Application No. PCT/US2006/037042.47International Roadmap Committee, "International Technology Roadmap for Semiconductors: Executive Summary", 2003 Edition, 65 Pages.48International Search Report and Written Opinion mailed Jan. 16, 2007 for PCT Patent Application No. PCT/US2006/037042.49Isci, C., et al., "Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data", Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, San Diego CA, Dec. 3-5, 2003, pp. 93-104.50JPO, "Office Action", Japanese Application No. 2007-533787; Mailed Jul. 7, 2009, whole document.51JPO, "Office Action", Japanese Application No. 2007-533787; Mailed Nov. 17, 2009, whole document.52KR PTO, "Final Rejection", Korean Application No. 2007-7017501, Mailed Sep. 18, 2009, whole document.53KR PTO, "Office Action", Korean Application No. 2007-7017501, Mailed Nov. 28, 2008, whole document.54KR PTO, "Office Action", Korean Patent Application No. 10-2007-7006963; Mailed Feb. 27, 2008, whole document.55Kumar, R. , et al., "Single-ISA Heterogeneous Multi-Core Architecture for Multithreaded Workload Performance", ACM SIGARCH Computer Architecture News, vol. 32, Issue 2, Mar. 2004, pp. 64-75.56Kumar, R. , et al., "Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction", Proceedings of the 36th International Symposium on Microarchitecture, San Diego, CA, Dec. 3-5, 2003, pp. 81-92.57Kumar, Rakesh , et al., "A Multi-Core Approach to Addressing the Energy-Complexity Problem in", Department of Computer Science and Engineering; University of California, San Diego: In Proceedings of the Workshop on Complexity-Effective Design(WCED), Jun. 2003, whole document.58Larus, James R., et al., "Using Cohort Scheduling to Enhance Server Performance", Microsoft Research, Proceedings of the 202 USENIX Annual Technical Conference, Monterey CA, Jun. 10, 2002, whole document.59Liu, C. et al., Exploiting Barriers to Optimize Power Consumption of CMPs, IEEE 2005, 10 pages.60Manne, S. , et al., "Pipeline Gating: Speculation Control for Energy Reduction", Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, Jun. 27-Jul. 2, 1998, pp. 132-141.61Marr, Deborah T. et al., "Hyper-Threading Technology Architecture", Intel Technology Journal Q1, Intel Corporation, Feb. 14, 2002, vol. 6 Issue 1, pp. 4-15.62Mayes, K. R. et al., "User-Level Threads on a General Hardware Interface", Operating Systems Review, ACM, New York, US, vol. 29, No. 4, Oct. 1995, pp. 57-62.63Menasce, D. , et al., "Cost-Performance Analysis of Heterogeneity in Supercomputer Architectures", Proceedings of the 1990 Conference on Supercomputing, New York, NY Nov. 12-16, 1990, pp. 169-177.64Morad, T., et al., "Asymmetric Cluster Chip Multi-Processing", ACCMP, CCIT Report #488, May 2004, Whole Document.65Moriyama, Takao et al., "A Multiprocessor Resource Management Scheme which Considers Program Grain Size", IPSJ Research Report, Information Processing Society of Japan (IPSJ), Jul. 18, 1990, vol. 90, No. 60, (National Academic Article 2000-00160-017), pp. 103-108.66Non Final Office Action mailed Apr. 28, 2010, for U.S. Appl. No. 11/235,865.67Non-Final Office Action mailed Feb. 16, 2010 for U.S. Appl. No. 11/027,445.68Notice of Reasons for Rejection mailed May 11, 2010 for Japanese Patent Application No. 2009-232857.69Office Action mailed May 11, 2010 for Japanese Patent Application No. 2007-549606 Translation available only.70Oikawa, Shuichi et al., "User-Level Real-Time Threads", Proceedings of the 11th IEEE Workshop on Real-Time Operating Systems and Software, (RTOSS'94), May 1994, pp. 7-11.71Oka, M., et al., "Designing and Programming the Emotion Engine", IEEE Micro, Nov.-Dec. 1999, pp. 20-28.72Parikh, D., et al., "Power Issues Related to Branch Prediction", Proceedings of the 8th International Symposium on High-Performance Computer Architecture, Boston MA, Feb. 2-6, 2002, pp. 233-344.73Patent Cooperation Treaty, "International Preliminary Report on Patentability", International Application No. PCT/US2006/037042, Mailed Mar. 26, 2008, whole document.74Patent Cooperation Treaty, "International Search Report", International Application No. PCT/US2006/037042, Mailed Apr. 1, 2005, Whole Document.75Sasada, Koichi et al., "Implementation and Evaluation of a Thread Library for Multithreaded Architecture", International Conference on Parallel and Distributed Processing Techniques and Applications, vol. 2, 2003, pp. 609-615.76Seng, J., et al., "Power-Sensitive Multithreaded Architecture", Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in computers & processors, Austin TX, Sep. 17-20, 2000, pp. 199-206.77Stonebreaker, M. , et al., "The Design of POSTGRES", Proceedings of the 1986 ACM SIGMOD International Conference on Management of Data, Washington DC, May 28-30, 1986, pp. 340-355.78Tschanz, J. , et al., "Dynamic-Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors", IEEE Journal of Solid-State Circuits, vol. 38, No. 11, Nov. 11, 2003, pp. 1838-1845.79Turner, V., et al., "Sun's Throughput Computing Strategy to create a Quantum Change in Server Performance", IDC White paper, Feb. 25, 2004, whole document.80TW PTO, "Office Action", Taiwan Application No. 94133804, Mailed Dec. 30, 2008, whole document.81TW PTO, "Office Action", Taiwan Application No. 94133804, Mailed Nov. 21, 2007.82USPTO, "First Office Action", U.S. Appl. No. 11/027,445, Mailed Aug. 4, 2009, whole document.83USPTO, "Non-Final Office Action", U.S. Appl. No. 11/027,445, Mailed Feb. 16, 2010, whole document.84USPTO, "Notice of Allowance", U.S. Appl. No. 10/952,627, Mailed Jun. 6, 2008, whole document.85USPTO, "Office Action", U.S. Appl. No. 10/952,627, Mailed Dec. 11, 2007, whole document.86USPTO, "Office Action", U.S. Appl. No. 10/952,627, Mailed Jun. 22, 2007, whole document.87Yoshiki, Satou et al., "Proposals for Realizing Partial Continuous Execution in Java", Information Processing Research Journal, Information Processing Society of Japan, Mar. 29, 2002, vol. 2002, Section 32, pp. 85-90 (National Society Paper 2003-01445-014), pp. 85-90.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8355901 *Oct 28, 2009Jan 15, 2013Nec CorporationCPU emulation system, CPU emulation method, and recording medium having a CPU emulation program recorded thereonUS8495598May 1, 2012Jul 23, 2013Concurix CorporationControl flow graph operating system configurationUS8595743May 1, 2012Nov 26, 2013Concurix CorporationNetwork aware process schedulingUS8607018Nov 8, 2012Dec 10, 2013Concurix CorporationMemory usage configuration based on observationsUS8650538May 1, 2012Feb 11, 2014Concurix CorporationMeta garbage collection for functional codeUS8656134Nov 8, 2012Feb 18, 2014Concurix CorporationOptimized memory configuration deployed on executing codeUS8656135Nov 8, 2012Feb 18, 2014Concurix CorporationOptimized memory configuration deployed prior to executionUS8700838Jun 19, 2012Apr 15, 2014Concurix CorporationAllocating heaps in NUMA systemsUS8707326Jul 17, 2012Apr 22, 2014Concurix CorporationPattern matching process scheduler in message passing environmentUS20100106479 *Oct 28, 2009Apr 29, 2010Nec CorporationCpu emulation system, cpu emulation method, and recording medium having a cpu emulation program recorded thereonUS20130311811 *May 21, 2012Nov 21, 2013International Business MachinesPower Shifting in Multicore Platforms by Varying SMT Levels* Cited by examinerClassifications U.S. Classification718/102, 713/320, 713/300, 718/105, 718/104International ClassificationG06F1/26, G06F9/46, G06F1/00Cooperative ClassificationG06F9/4893, Y02B60/144European ClassificationG06F9/48C4S2Legal EventsDateCodeEventDescriptionJul 26, 2007ASAssignmentOwner name: INTEL CORPORATION, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RAKVIC, RYAN;HANKINS, RICHARD A.;GROCHOWSKI, ED;AND OTHERS;REEL/FRAME:019611/0567;SIGNING DATES FROM 20060309 TO 20060314Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RAKVIC, RYAN;HANKINS, RICHARD A.;GROCHOWSKI, ED;AND OTHERS;SIGNING DATES FROM 20060309 TO 20060314;REEL/FRAME:019611/0567RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google