Source: http://www.google.com/patents/US6773998?dq=5910382
Timestamp: 2015-01-27 03:33:42
Document Index: 393450640

Matched Legal Cases: ['application No. 10', 'application No. 10', 'application No. 10', 'application No. 10', 'application No. 10', 'application No. 10', 'application No. 10', 'application No. 10', 'application No. 10']

Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5185293Apr 10, 1992Feb 9, 1993Eastman Kodak CompanyMethod of forming and aligning patterns in deposted overlaying on GaAsUS5656128Mar 24, 1994Aug 12, 1997Fujitsu LimitedReduction of reflection by amorphous carbonUS5721090 *Sep 20, 1995Feb 24, 1998Tokyo Electron LimitedMethod of etching a substrateUS5759746May 24, 1996Jun 2, 1998Kabushiki Kaisha ToshibaFabrication process using a thin resistUS6030541 *Jun 19, 1998Feb 29, 2000International Business Machines CorporationProcess for defining a pattern using an anti-reflective coating and structure thereforUS6140200 *Sep 2, 1998Oct 31, 2000Micron Technology, Inc.Methods of forming void regions dielectric regions and capacitor constructionsUS6368924Oct 31, 2000Apr 9, 2002Motorola, Inc.Amorphous carbon layer for improved adhesion of photoresist and method of fabricationUS6388924Aug 2, 2000May 14, 2002Seiko Epson CorporationSemiconductor integrated device and electronic apparatus mounted with the deviceUS6413852 *Aug 31, 2000Jul 2, 2002International Business Machines CorporationMethod of forming multilevel interconnect structure containing air gaps including utilizing both sacrificial and placeholder materialUS6573030 *Jun 8, 2000Jun 3, 2003Applied Materials, Inc.Forming integrated circuit by thermally decomposing gas mixture comprising hydrocarbon and inert gas* Cited by examinerNon-Patent CitationsReference1U.S. patent application No. 10/215,173, entitled "Use of Amorphous Carbon Hard Mask for Gate Patterning to Eliminate Requirement of Poly Re-Oxidation", as filed on Aug. 8, 2002, including claims, drawings, and abstract (29 pages).2U.S. patent application No. 10/217,730, entitled "Ion Implantation to Modulate Amorphous Carbon Stress", as filed on Aug. 13, 2002, including claims, drawings, and abstract (29 pages).3U.S. patent application No. 10/230,775 entitled "Use of Buffer Dielectric Layer with Amorphous Carbon Mask to Reduce Line Warpage", as shown on Aug. 29, 2002, including claims, drawings, and abstract (28 pages).4U.S. patent application No. 10/230,794, entitled "Formation of Amorphous Carbon Arc Stack Having Graded Transition Between Amorphous Carbon and Arc Material", as filed on Aug. 29, 2002, including claims, drawings, and abstract (29 pages).5U.S. patent application No. 10/244,650, entitled "Use of Multilayer Amorphous Carbon Arc Stack to Eliminate Line Warpage Phenomenon", as filed on Sep. 16, 2002, including claims, drawings, and abstract (30 pages).6U.S. patent application No. 10/277,760, entitled "Sacrificial Air Gap Layer for Insulation of Metals", as filed on Aug. 8, 2002, including claims, drawings, and abstract (17 pages).7U.S. patent application No. 10/335,726, entitled "Use of Diamond as a Hark Mask Material", as filed on Jan. 2, 2003, including claims, drawings, and abstract (25 pages).8U.S. patent application No. 10/424,420, entitled "Use of Amorphous Carbon for Gate Pattering", filed Apr. 28, 2003, by Fisher et al.9U.S. patent application No. 10/424,675, entitled "Selective Stress-inducing Implant and Resulting Pattern Distortion in Amorphous Carbon Patterning", as filed on Apr. 28, 2003, including claims, drawings, and abstract (28 pages).Referenced byCiting PatentFiling datePublication dateApplicantTitleUS7115525Sep 2, 2004Oct 3, 2006Micron Technology, Inc.Method for integrated circuit fabrication using pitch multiplicationUS7151040Aug 31, 2004Dec 19, 2006Micron Technology, Inc.Methods for increasing photo alignment marginsUS7253118Aug 29, 2005Aug 7, 2007Micron Technology, Inc.Pitch reduced patterns relative to photolithography featuresUS7268054Jul 31, 2006Sep 11, 2007Micron Technology, Inc.Methods for increasing photo-alignment marginsUS7361569Jul 31, 2006Apr 22, 2008Micron Technology, Inc.Methods for increasing photo-alignment marginsUS7368362Jun 8, 2006May 6, 2008Micron Technology, Inc.Methods for increasing photo alignment marginsUS7390746Aug 25, 2005Jun 24, 2008Micron Technology, Inc.Multiple deposition for integration of spacers in pitch multiplication processUS7393789Sep 1, 2005Jul 1, 2008Micron Technology, Inc.Protective coating for planarizationUS7396781Jun 9, 2005Jul 8, 2008Micron Technology, Inc.Method and apparatus for adjusting feature size and positionUS7413981Jul 29, 2005Aug 19, 2008Micron Technology, Inc.Pitch doubled circuit layoutUS7429536May 23, 2005Sep 30, 2008Micron Technology, Inc.Methods for forming arrays of small, closely spaced featuresUS7435536Jun 20, 2006Oct 14, 2008Micron Technology, Inc.Alignment tolerances between narrow mask lines, for forming interconnects in the array region of an integrated circuit, and wider mask lines, interconnects in the periphery of the integrated circuit; forming contacts between pitch multiplied and non-pitch multiplied featuresUS7455956Mar 26, 2007Nov 25, 2008Micron Technology, Inc.Alignment tolerances between narrow mask lines, for forming interconnects in the array region of an integrated circuit, and wider mask lines, interconnects in the periphery of the integrated circuit; forming contacts between pitch multiplied and non-pitch multiplied featuresUS7476933Mar 2, 2006Jan 13, 2009Micron Technology, Inc.Vertical gated access transistorUS7488685Apr 25, 2006Feb 10, 2009Micron Technology, Inc.Process for improving critical dimension uniformity of integrated circuit arraysUS7517804Aug 31, 2006Apr 14, 2009Micron Technologies, Inc.Selective etch chemistries for forming high aspect ratio features and associated structuresUS7541632Jun 14, 2005Jun 2, 2009Micron Technology, Inc.Relaxed-pitch method of aligning active area to digit lineUS7547640Jul 24, 2006Jun 16, 2009Micron Technology, Inc.Method for integrated circuit fabrication using pitch multiplicationUS7560327Jun 8, 2006Jul 14, 2009Hynix Semiconductor Inc.Method of fabricating semiconductor device with dual gate structureUS7560390Jun 2, 2005Jul 14, 2009Micron Technology, Inc.Multiple spacer steps for pitch multiplicationUS7572572Sep 1, 2005Aug 11, 2009Micron Technology, Inc.for use in integrated circuits; conventional photolithography steps can be used in combination with pitch-reduction techniques to form superimposed patterns of crossing elongate features with pillars at the intersections; reduction in size of integrated circuitsUS7611944Aug 31, 2005Nov 3, 2009Micron Technology, Inc.Integrated circuit fabricationUS7611980Aug 30, 2006Nov 3, 2009Micron Technology, Inc.Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structuresUS7629218 *Nov 3, 2006Dec 8, 2009Samsung Electronics Co., Ltd.Method of manufacturing a capacitor and method of manufacturing a semiconductor device using the sameUS7629693Jul 24, 2006Dec 8, 2009Micron Technology, IncMethod for integrated circuit fabrication using pitch multiplicationUS7648919Apr 20, 2006Jan 19, 2010Tran Luan CIntegrated circuit fabricationUS7651951Mar 1, 2007Jan 26, 2010Micron Technology, Inc.Pitch reduced patterns relative to photolithography featuresUS7655387Sep 2, 2004Feb 2, 2010Micron Technology, Inc.Alignment tolerances between narrow mask lines, for forming interconnects in the array region of an integrated circuit, and wider mask lines, interconnects in the periphery of the integrated circuit; forming contacts between pitch multiplied and non-pitch multiplied featuresUS7659208Dec 6, 2007Feb 9, 2010Micron Technology, IncMethod for forming high density patternsUS7666578Sep 14, 2006Feb 23, 2010Micron Technology, Inc.Patterning photoresist; transferring to a hardmask layer underlying the photoresist layer and a temporary amorphous or transparent carbon layer; forming spacers on sidewalls; reducing widths by isotropically etching before forming spacers; integrated circuits; photolithography; computers, flash memoryUS7687408Mar 8, 2007Mar 30, 2010Micron Technology, Inc.Method for integrated circuit fabrication using pitch multiplicationUS7718540Feb 1, 2007May 18, 2010Round Rock Research, LlcPitch reduced patterns relative to photolithography featuresUS7732343May 3, 2007Jun 8, 2010Micron Technology, Inc.Simplified pitch doubling process flowUS7736980Nov 26, 2008Jun 15, 2010Micron Technology, Inc.Vertical gated access transistorUS7737039Nov 1, 2007Jun 15, 2010Micron Technology, Inc.Spacer process for on pitch contacts and related structuresUS7759197Sep 1, 2005Jul 20, 2010Micron Technology, Inc.Method of forming isolated features using pitch multiplicationUS7767573Aug 4, 2008Aug 3, 2010Round Rock Research, LlcLayout for high density conductive interconnectsUS7776683May 13, 2008Aug 17, 2010Micron Technology, Inc.Integrated circuit fabricationUS7776744Sep 1, 2005Aug 17, 2010Micron Technology, Inc.Pitch multiplication spacers and methods of forming the sameUS7790531Dec 18, 2007Sep 7, 2010Micron Technology, Inc.Methods for isolating portions of a loop of pitch-multiplied material and related structuresUS7795149Jun 1, 2006Sep 14, 2010Micron Technology, Inc.Masking techniques and contact imprint reticles for dense semiconductor fabricationUS7816262Aug 30, 2005Oct 19, 2010Micron Technology, Inc.Method and algorithm for random half pitched interconnect layout with constant spacingUS7829262Aug 31, 2005Nov 9, 2010Micron Technology, Inc.providing an insulating layer that is overlaid by multiple layers of masking material, creating a series of selectively definable lines in the masking material, where the lines have a pattern, performing pitch reduction on lines using a spacer materialUS7842558Mar 2, 2006Nov 30, 2010Micron Technology, Inc.Masking process for simultaneously patterning separate regionsUS7884022Jan 19, 2007Feb 8, 2011Round Rock Research, LlcMultiple deposition for integration of spacers in pitch multiplication processUS7902074Apr 7, 2006Mar 8, 2011Micron Technology, Inc.Simplified pitch doubling process flowUS7910288Sep 1, 2004Mar 22, 2011Micron Technology, Inc.Mask material conversionUS7915116May 4, 2009Mar 29, 2011Micron Technology, Inc.Relaxed-pitch method of aligning active area to digit lineUS7923373Jun 4, 2007Apr 12, 2011Micron Technology, Inc.Pitch multiplication using self-assembling materialsUS8003310Apr 24, 2006Aug 23, 2011Micron Technology, Inc.Masking techniques and templates for dense semiconductor fabricationUS8003542Jun 22, 2009Aug 23, 2011Micron Technology, Inc.Multiple spacer steps for pitch multiplicationUS8011090May 19, 2008Sep 6, 2011Micron Technology, Inc.Method for forming and planarizing adjacent regions of an integrated circuitUS8012674Jan 13, 2010Sep 6, 2011Micron Technology, Inc.Efficient pitch multiplication processUS8030217Apr 30, 2010Oct 4, 2011Micron Technology, Inc.Simplified pitch doubling process flowUS8030218Mar 21, 2008Oct 4, 2011Micron Technology, Inc.Method for selectively modifying spacing between pitch multiplied structuresUS8030222Jul 31, 2006Oct 4, 2011Round Rock Research, LlcStructures with increased photo-alignment marginsUS8039348May 24, 2010Oct 18, 2011Micron Technology, Inc.Vertical gated access transistorUS8043915Jun 10, 2010Oct 25, 2011Micron Technology, Inc.Pitch multiplied mask patterns for isolated featuresUS8048812Apr 28, 2010Nov 1, 2011Round Rock Research, LlcPitch reduced patterns relative to photolithography featuresUS8076208Jul 3, 2008Dec 13, 2011Micron Technology, Inc.Method for forming transistor with high breakdown voltage using pitch multiplication techniqueUS8088691Feb 26, 2009Jan 3, 2012Micron Technology, Inc.Selective etch chemistries for forming high aspect ratio features and associated structuresUS8114573Apr 9, 2010Feb 14, 2012Micron Technology, Inc.Topography based patterningUS8119535Dec 11, 2009Feb 21, 2012Round Rock Research, LlcPitch reduced patterns relative to photolithography featuresUS8123968Mar 4, 2008Feb 28, 2012Round Rock Research, LlcMultiple deposition for integration of spacers in pitch multiplication processUS8148247Oct 18, 2010Apr 3, 2012Micron Technology, Inc.Method and algorithm for random half pitched interconnect layout with constant spacingUS8158476Aug 4, 2010Apr 17, 2012Micron Technology, Inc.Integrated circuit fabricationUS8173550Jul 11, 2011May 8, 2012Micron Technology, Inc.Method for positioning spacers for pitch multiplicationUS8207576Jan 31, 2007Jun 26, 2012Round Rock Research, LlcPitch reduced patterns relative to photolithography featuresUS8207583Nov 5, 2010Jun 26, 2012Micron Technology, Inc.Memory device comprising an array portion and a logic portionUS8207614Aug 5, 2008Jun 26, 2012Micron Technology, Inc.Methods for forming arrays of small, closely spaced featuresUS8211803May 17, 2010Jul 3, 2012Micron Technology, Inc.Spacer process for on pitch contacts and related structuresUS8216949Feb 17, 2010Jul 10, 2012Round Rock Research, LlcMethod for integrated circuit fabrication using pitch multiplicationUS8264010Jul 6, 2010Sep 11, 2012Round Rock Research, LlcLayout for high density conductive interconnectsUS8266558Jul 7, 2009Sep 11, 2012Micron Technology, Inc.Methods for forming arrays of small, closely spaced featuresUS8324107Jan 13, 2010Dec 4, 2012Micron Technology, Inc.Method for forming high density patternsUS8334211Jan 27, 2009Dec 18, 2012Micron Technology, Inc.Process for improving critical dimension uniformity of integrated circuit arraysUS8338085Dec 11, 2009Dec 25, 2012Micron Technology, Inc.Method to align mask patternsUS8338959Sep 12, 2011Dec 25, 2012Micron Technology, Inc.Simplified pitch doubling process flowUS8354317Mar 10, 2011Jan 15, 2013Micron Technology, Inc.Relaxed-pitch method of aligning active area to digit lineUS8390034Jul 28, 2010Mar 5, 2013Micron Technology, Inc.Methods for isolating portions of a loop of pitch-multiplied material and related structuresUS8426118Sep 30, 2010Apr 23, 2013Micron Technology, Inc.Method of forming pitch multiplied contactsUS8431971Sep 19, 2011Apr 30, 2013Micron Technology, Inc.Pitch multiplied mask patterns for isolated featuresUS8449805Jun 24, 2010May 28, 2013Micron Technology, Inc.Masking techniques and contact imprint reticles for dense semiconductor fabricationUS8450829Aug 4, 2011May 28, 2013Micron Technology, Inc.Efficient pitch multiplication processUS8479384Aug 11, 2011Jul 9, 2013Micron Technology, Inc.Methods for integrated circuit fabrication with protective coating for planarizationUS8486610Feb 9, 2011Jul 16, 2013Micron Technology, Inc.Mask material conversionUS8492282Aug 24, 2009Jul 23, 2013Micron Technology, Inc.Methods of forming a masking pattern for integrated circuitsUS8507341Apr 12, 2012Aug 13, 2013Micron Technology, Inc.Integrated circuit fabricationUS8507384Sep 21, 2011Aug 13, 2013Micron Technology, Inc.Method for selectively modifying spacing between pitch multiplied structuresUS8557704Oct 12, 2009Oct 15, 2013Micron Technology, Inc.Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structuresUS8563229Jul 31, 2007Oct 22, 2013Micron Technology, Inc.Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structuresUS8592898Oct 13, 2011Nov 26, 2013Micron Technology, Inc.Vertical gated access transistorUS8592940Jan 16, 2012Nov 26, 2013Micron Technology, Inc.Topography based patterningUS8598041Apr 16, 2012Dec 3, 2013Micron Technology, Inc.Method for positioning spacers in pitch multiplicationUS8598632Jun 22, 2012Dec 3, 2013Round Rock Research LlcIntegrated circuit having pitch reduced patterns relative to photoithography featuresUS8601410Jul 12, 2012Dec 3, 2013Micron Technology, Inc.Methods for forming arrays of small, closely spaced featuresUS8609324Mar 28, 2013Dec 17, 2013Micron Technology, Inc.Method of forming pitch multiplied contactsUS8663532May 6, 2013Mar 4, 2014Micron Technology, Inc.Masking techniques and contact imprint reticles for dense semiconductor fabricationUS8674512Dec 21, 2012Mar 18, 2014Micron Technology, Inc.Method to align mask patternsUS8703616May 19, 2008Apr 22, 2014Round Rock Research, LlcMethod for adjusting feature size and positionUS8772166Jun 19, 2012Jul 8, 2014Micron Technology, Inc.Spacer process for on pitch contacts and related structuresUS8772840Jun 18, 2012Jul 8, 2014Micron Technology, Inc.Memory device comprising an array portion and a logic portionCN100501975COct 27, 2006Jun 17, 2009海力士半导体有限公司Method of fabricating semiconductor device with dual gate structureWO2006028705A2 *Aug 23, 2005Mar 16, 2006Micron Technology IncMask material conversion* Cited by examinerClassifications U.S. Classification438/286, 438/488, 257/E21.029, 257/E21.27, 257/E21.206, 257/E21.314, 257/E21.252, 257/E21.312, 257/E21.035, 438/758International ClassificationH01L21/28, H01L21/033, H01L21/3213, H01L21/311, H01L21/027, H01L21/314Cooperative ClassificationH01L21/32139, H01L21/31116, H01L21/3146, H01L21/28123, H01L21/32137, H01L21/0332, H01L21/0276European ClassificationH01L21/033D, H01L21/3213D, H01L21/027B6B4, H01L21/314CLegal EventsDateCodeEventDescriptionSep 23, 2011FPAYFee paymentYear of fee payment: 8Jan 7, 2008FPAYFee paymentYear of fee payment: 4May 20, 2003ASAssignmentOwner name: ADVANCED MICRO DEVICES, INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FISHER, PHILIP A.;PLAT, MARINA V.;YANG, CHIH-YUH;AND OTHERS;REEL/FRAME:014123/0422;SIGNING DATES FROM 20030124 TO 20030313Owner name: ADVANCED MICRO DEVICES, INC. ONE AMD PLACE P.O. BOFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FISHER, PHILIP A. /AR;REEL/FRAME:014123/0422;SIGNING DATES FROM 20030124 TO 20030313RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services