Source: http://www.google.com/patents/US7851839?dq=6,272,646
Timestamp: 2015-07-28 12:06:23
Document Index: 12037135

Matched Legal Cases: ['art 26', 'art 26', 'art 29', 'art 29', 'art 38', 'art 38', 'art 38', 'art 38', 'art 58', 'art 58', 'art 58', 'art 58', 'Application No. 10', 'Application No. 10']

Patent US7851839 - High-sensitivity image sensor and fabrication method thereof - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA method of fabricating a high-sensitivity image sensor and the same are disclosed. The disclosed method comprises: etching predetermined regions of active silicon and a buried oxide layer of a SOI substrate by using a mask to expose an N-type silicon substrate; implanting P-type ions into the exposed...http://www.google.com/patents/US7851839?utm_source=gb-gplus-sharePatent US7851839 - High-sensitivity image sensor and fabrication method thereofAdvanced Patent SearchPublication numberUS7851839 B2Publication typeGrantApplication numberUS 11/952,365Publication dateDec 14, 2010Filing dateDec 7, 2007Priority dateDec 30, 2004Fee statusPaidAlso published asUS7329556, US20060148142, US20080073678Publication number11952365, 952365, US 7851839 B2, US 7851839B2, US-B2-7851839, US7851839 B2, US7851839B2InventorsHoon KimOriginal AssigneeKorea Electronics Technology InstituteExport CitationBiBTeX, EndNote, RefManPatent Citations (19), Non-Patent Citations (2), Classifications (21), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetHigh-sensitivity image sensor and fabrication method thereof
US 7851839 B2Abstract
A method of fabricating a high-sensitivity image sensor and the same are disclosed. The disclosed method comprises: etching predetermined regions of active silicon and a buried oxide layer of a SOI substrate by using a mask to expose an N-type silicon substrate; implanting P-type ions into the exposed N-type silicon substrate to form P-type regions; forming a gate oxide layer and a gate electrode on the middle part of the active silicon not etched while the active silicon is etched to expose the N-type silicon substrate; forming a P-type gate electrode, and P-type source and drain regions by implanting P-type ions into the active silicon and the gate electrode above the buried oxide layer; and constructing a connection part to connect the P-type regions to the gate electrode. The disclosed high-sensitivity sensor comprises: a photodiode region having a PN junction between an N-type silicon substrate and a P-type region thereon; a monocrystalline silicon region from a SOI substrate in which source and drain regions, and a channel are placed, having a distance to the photodiode region; a gate oxide layer and a gate electrode on the silicon region; and a connection part connecting the P-type region of the photodiode to the gate electrode.
1. A high-sensitivity image sensor, comprising:
a photodiode region having a PN junction between an N-type silicon substrate and a P-type region thereon;
a monocrystalline silicon region from a SOI substrate in which source and drain regions, and a channel are placed, having a distance to the photodiode region;
a gate oxide layer and a gate electrode on the silicon region; and
a connection part connecting the P-type region of the photodiode to the gate electrode,
wherein a PNP lateral bipolar transistor (LBT) is constructed by accumulation of the electrons in the N-type silicon substrate under the gate electrode.
2. The high-sensitivity image sensor of claim 1, further comprising a light shield screen over the gate electrode, and the source and drain regions to prevent light from being irradiated on the source and drain regions, and the channel region.
3. The high-sensitivity image sensor of claim 2, wherein the light shield screen comprises Al.
4. The high sensitivity image sensor of claim 2, wherein the connection part functions as a path so that electrons created in the photodiode move to the gate electrode.
5. The high-sensitivity image sensor of claim 1, wherein the photodiode is a buried-type photodiode.
6. The high-sensitivity image sensor of claim 1, wherein the channel region has a predetermined thickness to be fully depleted by an applied voltage.
7. A method of fabricating a high-sensitivity image sensor, comprising:
etching a first region of active silicon and a buried oxide layer of a SOI substrate using a mask to expose an N-type silicon substrate;
growing the exposed N-type silicon substrate to form an active silicon passage; etching a second region of the active silicon and the buried oxide layer at a distance to the first region to expose the N-type silicon substrate;
implanting P-type ions into the second region of the exposed N-type silicon substrate to form P-type regions;
forming a gate oxide layer and a gate electrode on the active silicon passage;
forming source and drain regions by implanting P-type ions into a predetermined region including the first region except the second region; and
connecting the P-type regions of the N-type silicon substrate positioned under the lateral faces of a transistor comprising the source and drain regions, and the gate electrode, to the gate electrode.
8. The method of claim 7, further comprising forming a light shield screen over the transistor after the connection of the P-type regions of the N-type silicon substrate and the gate electrode.
9. The method of claim 8, wherein the light shield screen comprises Al.
10. A high-sensitivity image sensor, comprising:
photodiode regions each having a PN junction between an exposed N-type substrate by etching a predetermined region of active silicon and a buried oxide layer, and a P-type region thereon;
a passage connecting the N-type silicon substrate at a distance to the photodiode region to a channel region of a floating body;
a gate oxide layer and a gate electrode on the channel region of the floating body; and
a connection part connecting two photodiodes under the lateral faces of the floating body to the gate electrode.
11. The high-sensitivity image sensor of claim 10, further comprising a light shield screen over the floating body and the gate electrode.
12. The high-sensitivity image sensor as defined by claim 11, wherein the light shield screen comprises Al.
13. The high sensitivity image sensor of claim 10, wherein an LBT is constructed by accumulation of electrons in the channel region of the floating body.
14. The high sensitivity image sensor of claim 10, the connection part functions as a path so that lighted-excited holes in the photodiode region move to the gate electrode.
15. The high-sensitivity image sensor of claim 10, wherein each photodiode is a buried-type photodiode.
16. A method of fabricating a high-sensitivity image sensor, comprising:
growing the exposed N-type silicon substrate to form an active silicon passage;
etching a second region of the active silicon and the buried oxide layer at a distance to the first region to expose the N-type silicon substrate;
connecting the P-type regions of the N-type silicon substrate positioned under the lateral faces of a transistor comprising the source and drain regions, and the gate electrode to AC voltage.
17. The method of claim 16, further comprising forming a light shield screen over the transistor after the connection of the P-type regions of the N-type silicon substrate and the AC voltage.
18. The method of claim 17, wherein the light shield screen comprises Al.
19. A high-sensitivity image sensor, comprising:
a connection part for applying an AC voltage to two photodiodes under the lateral faces of the floating body.
20. The high-sensitivity image sensor of claim 19, further comprising a light shield screen over the floating body and the gate electrode.
21. The high-sensitivity image sensor of claim 20, wherein the light shield screen comprises Al.
22. The high sensitivity image sensor of claim 19, the AC voltage inducing light-excited electrons moving along the passage to be accumulated in the floating body.
23. The high sensitivity image sensor of claim 19, wherein an LBT is constructed by accumulation of the electrons in the channel region of the floating body.
24. The high-sensitivity image sensor of claim 19, wherein each photodiode comprises buried-type photodiode. Description
This application is a divisional of pending pending U.S. patent application Ser. No. 11/024,787, filed Dec. 30, 2004, the disclosure of which is expressly incorporated herein by reference in its entirety.
The present invention relates to an image sensor and, more particularly, to a high-sensitivity image sensor embodied on a silicon-on-insulator (hereinafter referred to as “SOI”), achieving a high sensitivity and a high degree of integration.
Referring to FIG. 1 a, an image sensor generally has stacked structure comprising a P-type silicon substrate 1 and an N-type silicon substrate 2 formed by epitaxial growth. The stacked structure also includes a photodiode 3 and a bipolar transistor 4 that functions as a circuit for processing a signal produced from the photodiode 3. The N-type silicon substrate is divided into plural regions by P-type buried diffusion layers 5. The photodiode 3 and the bipolar transistor 4 are provided in or on the plural regions of the N-type silicon substrate.
The photodiode 3 is constructed by using a PN junction that is an interface between the P-type silicon substrate 1 and the N-type silicon substrate 2. The bipolar transistor 4 has a P-type diffusion layer in the upper part of the N-type silicon substrate 2. An N+-type diffusion layer 7 is placed from the surface of the N-type silicon substrate 2 to the upper part of the P-type silicon substrate 1.
An oxide layer 6 is provided on the entire surface of the N-type silicon substrate 2. For the bipolar transistor, metal interconnects are connected to the N+-type diffusion layer 7, and the P-type diffusion layer. The photosensitivity of this type of the photodiode depends on the photosensitivity of the PN junction as well as the absorption amount influenced by the size and the thickness of the photodiode.
FIG. 1 b is a cross-sectional view illustrating an image sensor on an SOI wafer. The SOI wafer comprises a P-type silicon substrate 11 and an N-type silicon substrate 12 under which an N-type diffusion layer 19 is placed. An oxide layer 13 is positioned between the P-type silicon substrate 11 and the N-type diffusion layer 19.
The N-type silicon substrate 12 is divided into plural regions by trench-type isolation layers 14. A photodiode 15 and a bipolar transistor 16 are provided in or on the plural regions of the N-type silicon substrate 12. The trench-type isolation layers 14 extend from an oxide layer 17 positioned on the N− type silicon substrate 12 to the upper part of the oxide layer 13.
For the photodiode 15, a P-type diffusion layer which acts as an active layer, is positioned near the surface of the N-type silicon substrate 12. An N+-type diffusion layer 18 extends from the surface of N-type silicon substrate 12 to the N-type diffusion layer 19.
A conventional CMOS image sensor using a bulksilicon substrate has a technical limitation in terms of the improvement of sensitivity and a noise characteristic, and the possibility that light-excited carriers can be created in undesirable region by light irradiation always remains. Furthermore, a presence of parasitic stray capacitance causes an increment of a noise and the degradation of operation speed, so that a characteristic of the sensor is deteriorated. In detail, for the CMOS image sensor using a bulksilicon substrate, a dark current component, which is a type of leakage current generated when a depletion region of an intrinsic semiconductor is formed toward the substrate, works as a noise component of a photo-current. Such a characteristic decreases sensitivity of the sensor and a response speed of the photo-current, so that a response speed to an incoming image gets to fall.
A conventional CMOS image sensor using a bulk silicon substrate has a technical limitation in terms of the improvement of sensitivity and a noise characteristic, and the possibility that light-excited carriers can be created in undesirable region by light irradiation always remains. Furthermore, a presence of parasitic stray capacitance causes an increment of a noise and the degradation of operation speed, so that a characteristic of the sensor is deteriorated. In detail, for the CMOS image sensor using a bulk silicon substrate, a dark current component, which is a type of leakage current generated when a depletion region of an intrinsic semiconductor is formed toward the substrate, works as a noise component of a photo-current. Such a characteristic decreases sensitivity of the sensor and a response speed of the photo-current, so that a response speed to an incoming image gets to fall.
Accordingly, the present invention is directed to a high sensitivity image sensor and fabrication method thereof that substantially obviates one or more problems due to limitations and disadvantages of the related art.
An object of the present invention is to provide a method of fabricating a high-sensitivity image embodied on an SOI, achieving a high sensitivity and a high degree of integration.
Another object of the present invention is to provide a high-sensitivity image sensor having a high sensitivity and a high degree of integration.
To achieve these objects and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, a first method of fabricating a high-sensitivity image sensor comprises: etching predetermined regions of active silicon and a buried oxide layer of a SOI substrate by using a mask to expose an N-type silicon substrate; implanting P-type ions into the exposed N-type silicon substrate to form P-type regions; forming a gate oxide layer and a gate electrode on the middle part of the active silicon not etched while the active silicon is etched to expose the N-type silicon substrate; forming a P-type gate electrode, and P-type source and drain regions by implanting P-type ions into the active silicon and the gate electrode above the buried oxide layer; and constructing a connection part to connect the P-type regions to the gate electrode. A first high-sensitivity sensor comprises: a photodiode region having a PN junction between an. N-type silicon substrate and a P-type region thereon; a monocrystalline silicon region from a SOI substrate in which source and drain regions, and a channel are placed, having a distance to the photodiode region; a gate oxide layer and a gate electrode on the silicon region; and a connection part connecting the P-type region of the photodiode to the gate electrode.
To achieve these objects and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, a second method of fabricating a high-sensitivity image sensor comprises: etching a first region of active silicon and a buried oxide layer of a SOI substrate by using a mask to expose an N-type silicon substrate; growing the exposed N-type silicon substrate to form an active silicon passage; etching a second region of the active silicon and the buried oxide layer at a distance to the first region to expose the N-type silicon substrate; implanting P-type ions into the second region of the exposed N-type silicon substrate to form P-type regions; forming a gate oxide layer and a gate electrode on the active silicon passage; forming source and drain regions by implanting P-type ions into a predetermined region including the first region except the second region; and connecting the P-type regions of the N-type silicon substrate positioned under the lateral faces of a transistor comprising the source and drain regions, and the gate electrode to the gate electrode. A second high-sensitivity sensor comprises: a photodiode region having a PN junction between an exposed N-type substrate by etching a predetermined region of active silicon and a buried oxide layer, and a P-type region thereon; a passage connecting the N-type silicon substrate at a distance to the photodiode region to a channel region of a floating body; a gate oxide layer and a gate electrode on the channel region of the floating body; and a connection part connecting two photodiodes under the lateral faces of the floating body to the gate electrode.
To achieve these objects and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, a third method of fabricating a high-sensitivity image sensor comprises: etching a first region of active silicon and a buried oxide layer a SOI substrate by using a mask to expose an N-type silicon substrate; growing the exposed N-type silicon substrate to form an active silicon passage; etching a second region of the active silicon and the buried oxide layer at a distance to the first region to expose the N-type silicon substrate; implanting P-type ions into the second region of the exposed N-type silicon substrate to form P-type regions; forming a gate oxide layer and a gate electrode on the active silicon passage; forming source and drain regions by implanting P-type ions into a predetermined region including the first region except the second region; and connecting the P-type regions of the N-type silicon substrate positioned under the lateral faces of a transistor comprising the source and drain regions, and the gate electrode to AC voltage. A third high-sensitivity sensor comprises: a photodiode region having a PN junction between an exposed N-type substrate by etching a predetermined region of active silicon and a buried oxide layer, and a P-type region thereon; a passage connecting the N-type silicon substrate at a distance to the photodiode region to a channel region of a floating body; a gate oxide layer and a gate electrode on the channel region of the floating body; and a connection part for applying the AC voltage to two photodiodes under the lateral faces of the floating body.
FIGS. 1 a and 1 b are image sensors fabricated in accordance with the prior art;
FIGS. 2 a through 2 e are cross-sectional views illustrating the first example process of fabricating a high-sensitivity image sensor in accordance with the present invention;
FIG. 2 f illustrates the structure of a high-sensitivity image sensor in accordance with the present invention;
FIG. 2 g is a cross-sectional view illustrating the operation principle of a high-sensitivity image sensor in accordance with the present invention.
FIGS. 3 a through 3 g are cross-sectional views illustrating the second example process of fabricating a high-sensitivity image sensor in accordance with the present invention;
FIG. 3 h illustrates the structure of a high-sensitivity image sensor in accordance with the present invention;
FIG. 3 i is a cross-sectional view illustrating the operation principle of a high-sensitivity image sensor in accordance with the present invention.
FIGS. 4 a through 4 g are cross-sectional views illustrating the third example process of fabricating a high-sensitivity image sensor in accordance with the present invention;
FIG. 4 h illustrates the structure of a high-sensitivity image sensor in accordance with the present invention;
FIG. 4 i is a cross-sectional view illustrating the operation principle of a high-sensitivity image sensor in accordance with the present invention.
Three examples for embodying a high-sensitivity image sensor are as follows.
As the first example, referring to FIG. 2 a, predetermined regions of active silicon 20 and a buried oxide layer 21 are etched by using a mask over an SOI substrate to expose an N-type silicon substrate 22. The SOI substrate can be manufactured according to various kind of fabrication methods. Particularly for the SOI substrate manufactured by means of a separation by implanted oxygen (hereinafter referred to as “SIMOX”) method, the active silicon on the buried oxide layer is monocrystalline. The active silicon has a predetermined thickness so as to accomplish a fully depleted layer when an external voltage is applied to it.
Referring to FIG. 2 b, P-type ions are implanted into the exposed N-type silicon substrate 22 to form P-type regions 23, so that a PN junction is completed. A photodiode is defined by the PN junction. The ion implantation is conducted to a sufficient depth for ensuring that irradiated light is converted to photoelectrons as much as possible. In addition, the shape of the photodiode is preferably buried-type so that a dark current can be minimized.
Referring to FIG. 2 c, after a gate oxide layer(not shown) and a silicon layer are sequentially provided on the middle part of the active silicon, a gate electrode 24 is completed by patterning and etching the gate oxide layer and the silicon layer. The gate electrode 24 has a narrower width than that of the active silicon so that source and drain regions can be placed in the active silicon under the lateral faces of the gate electrode 24.
Referring to FIG. 2 d, a P-type gate electrode, and P-type source and drain regions are formed by implanting P-type ions into the active silicon and the gate electrode above the buried oxide layer. At the same time, a channel region is defined under the P-type gate electrode between the P-type source and drain regions. P-type regions of the photodiode, and the P-type source and drain regions are formed by different process steps so that the type of the photodiode in accordance with the present invention, such as buried-type, provides a good efficiency.
Referring to FIG. 2 d, a P-type gate electrode, and P-type source and drain regions are formed by implanting P-type ions 25 into the active silicon and the gate electrode above the buried oxide layer. At the same time, a channel region is defined under the P-type gate electrode between the P-type source and drain regions. P-type regions of the photodiode, and the P-type source and drain regions are formed by different process steps so that the type of the photodiode in accordance with the present invention, such as buried-type, provides a good efficiency.
Referring to FIG. 2 f, photodiode regions are shown, having the PN junctions between the P-type regions 23 of the photodiode and the N-type silicon substrate 22. The active silicon 20 and the gate electrode 24 thereon are also presented. The P-type regions 23 of the photodiode and the gate electrode 24 are tied to the connection part 26.
FIG. 2 g is a cross-sectional view illustrating the operation principle of a high-sensitivity image sensor in accordance with the present invention. Light irradiation 27 is conducted on the photodiode regions. A light shield screen 28 is provided over the gate electrode 24 and the source and drain regions to prevent light from being irradiated on the region except for the photodiode regions. The light shield screen 28 is preferably made of Al. Electron-hole pairs are created in the photodiode by the light irradiation. The holes move along the P-type regions 23 of the photodiode and the connection part 26, so that the holes are accumulated in the gate electrode 24. The electrons move along the N-type substrate and are accumulated in the middle part 29 of the N-type substrate below the buried oxide layer.
Accordingly, if a certain amount of the holes are accumulated in the gate electrode, electric field of the channel region under the gate electrode is increased, so that the channel region becomes a fully-depleted layer and photocurrent from the fully depleted layer becomes induced. Moreover, since body potential of a field effect transistor (hereinafter referred to as “FET”) to light-excited carriers is linearly increased, a threshold voltage of the FET is adjustable, so that photoresponse is increased. Furthermore, as a PNP lateral bipolar transistor (hereinafter referred to as “LBT”) is constructed by the electrons accumulated in the middle part 29 of the N-type substrate and operates, so that much more photocurrent is induced.
As the second example, referring to FIG. 3 a, a first region of active silicon 30 and a buried oxide layer 31 are etched by using a mask over an SOI substrate to expose an N-type silicon substrate 32. The SOI substrate can be manufactured according to various kind of fabrication methods. Particularly, the SOI substrate manufactured by an SIMOX method has a characteristic that the active silicon on the buried oxide layer is monocrystalline.
Referring to FIG. 3 b, the exposed N-type silicon substrate is grown to form an active silicon passage 33 that connects the N-type silicon substrate to active silicon on the buried oxide layer. The active silicon passage is grown with a doping concentration equal to that of the N-type silicon substrate.
Referring to FIG. 3 c, a second region 34 of the active silicon 30 and the buried oxide layer 32 at a distance to the first region are etched to expose the N-type silicon substrate. The second region 34 is etched so that a sufficient area of a photodiode is obtained.
Referring to FIG. 3 d, P-type ions are implanted into the second region 34 of the exposed N-type silicon substrate to form P-type regions 35, so that PN junctions are completed. Two photodiodes are defined by the PN junctions. The ion implantation is conducted to a sufficient depth for ensuring that irradiated light is converted to photoelectrons as much as possible. In addition, the shape of the photodiode is preferably buried-type so that a dark current can be minimized.
Referring to FIG. 3 e, after a gate oxide layer and a silicon layer for a gate electrode are sequentially provided over the active silicon passage 33, the gate electrode 36 is completed by etching the gate oxide layer and the silicon layer.
Referring to FIG. 3 f, source and drain regions 37 are formed by implanting P-type ions into regions under the lateral faces of the gate electrode 36. At the same time, a region under the gate electrode between the source and drain regions is defined as a channel region. When a pattern for the ion implantation is constructed, regions for the gate electrode, and the source and drain regions are exposed. However, the region for the gate electrode may be not exposed.
Referring to FIG. 3 g, a connection part 38, which connects the P-type regions of the two photodiodes positioned under the lateral faces of the transistor comprising the source and drain regions and the gate electrode to the gate electrode 36, is completed. Electrons created in the two photodiodes move along the active silicon passage 33 of the first predetermined region and to the channel region under the gate electrode 36. The connection part 38 functions as a path so that holes excited by light irradiation move to the gate electrode 36.
In addition, after the completion of the connection part 38, a light shield screen 40 may be provided over the transistor to prevent light from being irradiated on the region except for the two photodiodes. The light shield screen 40 is preferably made of Al.
Referring to FIG. 3 h, the two photodiodes are shown, having the PN junctions between the P-type regions 35 and the second region of the N-type silicon substrate 32. The active silicon passage 33 of the first region, which connects the N-type silicon substrate to the channel region of a floating body, is shown. The floating body comprises the source and drain regions, and the channel region. The gate electrode 36 is positioned on the channel region of the floating body. The two photodiodes and the gate electrode 36 are tied by the connection part 38.
FIG. 3 i is a cross-sectional view illustrating the operation principle of a high-sensitivity image sensor in accordance with the present invention. Light irradiation 39 is conducted on the photodiode regions. The light shield screen 40 is provided over the transistor to prevent light from being irradiated on the region except for the two photodiodes. Electron-hole pairs are created in the photodiodes by the light irradiation. The holes 41 move along the P-type regions of the photodiodes and the connection part, so that the holes are accumulated in the gate electrode 36. The electrons 42 move along the N-type substrate and the active silicon passage 33 of the first region, and are accumulated in the channel region of the floating body. Much more electrons and hole are easily accumulated in the channel region of the floating body and the gate electrode 36 by interaction of a FET between the electrons and the holes. Moreover, since the body potential of the FET is increased by the accumulation of the holes and the electrons, the threshold voltage of the FET is decreased, so that a photo-current is increased.
Accordingly, the electrons and the holes induce the photo-current between the source and drain regions to increase. Furthermore, as a PNP LBT is constructed by the source and drain regions, and the channel region in which many electrons are accumulated, so that more linear photo-current is generated.
As the third example, referring to FIG. 4 a, a first region 50 of active silicon 50 and a buried oxide layer 51 are etched by using a mask over an SOI substrate to expose an N-type silicon substrate 52. The SOI substrate can be manufactured according to various kind of fabrication methods. Particularly, the SOI substrate manufactured by an SIMOX method has a characteristic that the active silicon on the buried oxide layer is monocrystalline.
Referring to FIG. 4 b, the exposed N-type silicon substrate is grown to form an active silicon passage 53 that connects the N-type silicon to active silicon on the buried oxide layer. The active silicon passage 53 of the active silicon is grown with a doping concentration equal to that of the N-type silicon substrate.
Referring to FIG. 4 c, a second region 54 of the active silicon 50 and the buried oxide layer 51 at a distance to the first region 50 are etched to expose the N-type silicon substrate. The second region 54 is etched so that a sufficient area of a photodiode is obstained.
Referring to FIG. 4 d, P-type ions are implanted into the second region 54 of the exposed N-type silicon substrate to form P-type regions 55, so that PN junctions are completed. Two photodiodes are defined by the PN junctions. The ion implantation is conducted to a sufficient depth for ensuring that irradiated light is converted to photoelectrons as much as possible. In addition, the shape of the photodiode is preferably buried-type so that a dark current can be minimized.
Referring to FIG. 4 e, after a gate oxide layer and a silicon layer for a gate electrode are sequentially provided over the active silicon passage 53, the gate electrode 56 is completed by etching the gate oxide layer and the silicon layer.
Referring to FIG. 4 f, source and drain regions 57 are formed by implanting P-type ions into regions under the lateral faces of the gate electrode 56. At the same time, a region under the gate electrode between the source and drain regions is defined as a channel region. When a pattern for the ion implantation is constructed, the regions for the gate electrode, and the source and drain regions are exposed. However, the region for the gate electrode may be not exposed.
Referring to FIG. 4 g, a connection part 58, which connects the P-type regions of the two photodiodes to AC voltage, is completed so that AC voltage is applied to the P-type regions of the two photodiodes. Owing to the connection part 58, electrons created in the two photodiodes easily move to the channel region under the gate electrode 56 along the active silicon passage 53 of the first region.
In addition, after the completion of the connection part 58, a light shield screen 60 may be provided over a transistor, which comprises the source and drain regions, and the gate electrode, to prevent light from being irradiated on the region except for the two photodiodes. The light shield screen 60 is preferably made of Al.
Referring to FIG. 4 h, the two photodiodes are shown, having the PN junctions between the P-type regions 55 and the second region of the N-type silicon substrate 52 of the second region. The active silicon passage 53 of the first region, which connects the N-type silicon substrate to the channel region of a floating body, is shown. The floating body comprises the source and drain regions, and the channel region. A gate oxide layer and the gate electrode 56 are positioned on the channel region of the floating body. The connection part 58 is completed so that AC voltage is applied to the P-type regions of the two photodiodes.
FIG. 4 i is a cross-sectional view illustrating the operation principle of a high-sensitivity image sensor in accordance with the present invention. Light irradiation 59 is conducted on the photodiode regions. The light shield screen 60 is provided over the transistor to prevent light from being irradiated on the region except for the two photodiodes. Electron-hole pairs are created in the photodiodes by the light irradiation. The holes 51 move along the P-type regions of the photodiodes. The electrons 62 move along the N-type substrate and the active silicon passage 53 of the first region, and are accumulated in the channel region of the floating body.
In detail, the electrons excited by light irradiation move to the N-type substrate. If AC voltage is applied to the P-type regions of the N-type silicon substrate, the electrons 62 move along the active silicon passage 53 of the first predetermined region, and are accumulated in the channel region of the floating body. The electrons accumulated in the channel region induce a photo-current between the source and drain regions to increase more and more. If light is intensively irradiated, a PNP LBT is constructed by the source and drain regions, and the channel region in which many electrons are accumulated, so that more linear photo-current is generated.
Accordingly, the disclosed method using the SOI substrate reduces a sensor size and a noise, and embodies the sensor that sensitively responses to a little amount of light.
It is noted that this patent claims priority from Korean Patent Application Serial Number 10-2003-0087324, which was filed on Dec. 3, 2003, and is hereby incorporated by reference in its entirety.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5016108 *Jul 1, 1988May 14, 1991Hitachi, Ltd.Solid-state imaging device having series-connected pairs of switching MOS transistors for transferring signal electric charges therethroughUS5360987 *Nov 17, 1993Nov 1, 1994At&T Bell LaboratoriesSemiconductor photodiode device with isolation regionUS5747860 *Mar 8, 1996May 5, 1998Nec CorporationMethod and apparatus for fabricating semiconductor device with photodiodeUS5811866 *Sep 12, 1996Sep 22, 1998Nec CorporationActive-matrix board having top and bottom light shielding filmsUS5901257May 3, 1996May 4, 1999Omnivision Technologies, Inc.Single chip color MOS image sensor with two line reading structure and improved color filter patternUS6020581Feb 24, 1998Feb 1, 2000International Business Machines CorporationSolid state CMOS imager using silicon-on-insulator or bulk siliconUS6127697Nov 14, 1997Oct 3, 2000Eastman Kodak CompanyCMOS image sensorUS6228750 *Dec 30, 1997May 8, 2001Lucent TechnologiesMethod of doping a semiconductor surfaceUS6229165 *Aug 28, 1998May 8, 2001Ntt Electronics CorporationSemiconductor deviceUS6380037 *Apr 4, 2000Apr 30, 2002Seiko Instruments Inc.Method of manufacturing a semiconductor integrated circuit deviceUS6380572Oct 7, 1999Apr 30, 2002California Institute Of TechnologySilicon-on-insulator (SOI) active pixel sensors with the photosite implemented in the substrateUS6465846 *Mar 22, 2000Oct 15, 2002Seiko Instruments Inc.Semiconductor integrated circuit device having trench-type photodiodeUS6700144May 24, 2002Mar 2, 2004Matsushita Electric Industrial Co., Ltd.Semiconductor device and method for manufacturing the sameUS6838301 *Apr 30, 2002Jan 4, 2005California Institute Of TechnologySilicon-on-insulator (SOI) active pixel sensors with the photosite implemented in the substrateUS7061031Dec 30, 2004Jun 13, 2006Korea Electronics Technology InstituteHigh-sensitivity image sensor and fabrication method thereofUS7075165May 28, 2004Jul 11, 2006Applied Material, Inc.Embedded waveguide detectorsUS7160753Jun 25, 2004Jan 9, 2007Voxtel, Inc.Silicon-on-insulator active pixel sensorsUS7233036Aug 4, 2006Jun 19, 2007Sharp Laboratories Of America, Inc.Double-junction filterless CMOS color imager cellUS20050205930 *Jun 25, 2004Sep 22, 2005Voxtel, Inc.Silicon-on-insulator active pixel sensors* Cited by examinerNon-Patent CitationsReference1Korean Search Report on Korean Patent Application No. 10-2003-0087286,dated Aug. 16, 2005 and Patent Granted Decision Aug. 22, 2005.2Korean Search Report on Korean Patent Application No. 10-2003-0087324,dated Aug. 16, 2005 and Patent Granted Decision Aug. 22, 2005.Classifications U.S. Classification257/292, 257/E27.133, 438/57, 438/69, 257/294, 438/88, 257/E27.112, 438/98, 438/514International ClassificationH01L31/062, H01L21/00, H01L21/425, H01L31/113Cooperative ClassificationH01L27/14687, H01L27/14643, H01L27/14689, H01L29/0653European ClassificationH01L27/146V6, H01L27/146V4, H01L29/06B3C2, H01L27/146FLegal EventsDateCodeEventDescriptionApr 16, 2014FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services