Source: http://www.docstoc.com/docs/77134553/Overvoltage-protected-Light-emitting-Semiconductor-Device-And-Method-Of-Fabrication---Patent-7897497
Timestamp: 2015-03-30 04:28:06
Document Index: 166127179

Matched Legal Cases: ['Application No.\n2006', 'art 14', 'art 15', 'art) 14', 'art) 15', 'art 14', 'art 15', 'art 14', 'art 14', 'art 15', 'art 14', 'art 14', 'art 14', 'art 14', 'art 14', 'art 14', 'art 15', 'art 14', 'art 14', 'art 14', 'art 14', 'art 14', 'art 14', 'art 3', 'art 9', 'art 9', 'art\n9', 'art 9', 'art 6', 'arts 9', 'art 9', 'art 9', 'art 9', 'art 9']

Overvoltage-protected Light-emitting Semiconductor Device, And Method Of Fabrication - Patent 7897497
77134553
This invention relates to a light-emitting semiconductor device, or light-emitting diode (LED) in common parlance, and more specifically to an LED featuring provisions for protection against overvoltages. The invention also specifically concernsa method of fabricating such an overvoltage-protected LED.A host of specialists in electroluminescence have focused their attention in recent years on nitride semiconductors as LED materials. LEDs built from these materials emit light in the wavelength range of 365-550 nanometers. These devices have,however, an inherent weakness in withstanding electrostatic breakdown, being susceptible to destruction when subjected to a voltage surge in excess of 100 volts. It might be contemplated to incorporate a discrete overvoltage or surge protector such as adiode or capacitor in one and the same package with the LED. This solution is unsatisfactory in consideration of the greater bulk of the resulting device caused by the addition of the discrete overvoltage protector.More sophisticated solutions are found in U.S. Unexamined Patent Publication US-2005-0168899-A1. In one of the embodiments disclosed in this prior application, an overvoltage protector diode is built into the substrate of the LED andelectrically connected reversely in parallel with the light-generating semiconductor layers. The overvoltage protector diode conducts when the LED is reverse biased, limiting the cathode-anode voltage of the LED to its forward voltage. However, theforward voltage of the overvoltage protector diode (voltage at which it is triggered into conduction) is as low as one volt or even less, so that the LED can withstand a correspondingly low reverse voltage. This prior art overvoltage-protected LED doesnot lend itself to use in applications (e.g., LED matrix) where it is required to withstand a higher reverse voltage.The U.S. patent application cited above also teaches to provide an npn overvoltage-protector by creating a p- and an n-type s
United States Patent: 7897497
7,897,497
Overvoltage-protected light-emitting semiconductor device, and method of
A light-generating semiconductor region is grown by epitaxy on a silicon
substrate. The light-generating semiconductor region is a lamination of
layers of semiconducting nitrides containing a Group III element or
elements. The silicon substrate has a p-type impurity-diffused layer
formed therein by thermal diffusion of the Group III element or elements
from the light-generating semiconductor region as a secondary product of
the epitaxial growth of this region on the substrate. The p-type
impurity-diffused layer is utilized as a part of overvoltage protector
diodes which are serially interconnected with each other and in parallel
with the LED section of the device between a pair of electrodes.
Kamii; Yasuhiro (Saitama, JP), Niwa; Arei (Saitama, JP), Sato; Junji (Saitama, JP), Tazima; Mikio (Saitama, JP)
12/181,052
PCT/JP2007/050923Jan., 2007
2006-020242
438/545  ; 257/E29.032; 438/45; 438/46; 438/47
H01L 21/22&amp;nbsp(20060101)
438/545,45,46,47 257/E29.032
2005/0168899
This is a continuation of Application PCT/JP2007/050923, filed Jan. 22,
2007, which claims priority to Japanese Patent Application No.
2006-020242 filed Jan. 30, 2006.
1.  A method of making an overvoltage-protected light-emitting semiconductor device, which comprises the steps of: (a) providing a silicon substrate having an overvoltage
protector section and an LED section each extending between a first and a second opposite major surface thereof, the substrate having an n-type semiconductor region formed in the overvoltage protector section of the substrate to a prescribed depth from
the first major surface thereof and a p-type semiconductor region in the rest of the substrate;  (b) creating a light-generating semiconductor region on the first major surface of the substrate by successively growing by epitaxy a first compound
semiconductor layer of a first conductivity type and a second compound semiconductor layer of a second conductivity type, the first compound semiconductor layer of the light-generating semiconductor region containing a Group III element;  (c)
concurrently with step (b), there being created a p-type impurity-diffused layer in the substrate by thermal diffusion dispersion of the Group III element from the first compound semiconductor layer of the light-generating semiconductor region as a
by-product of the epitaxial growth of the light-generating semiconductor region on the substrate, the p-type impurity-diffused layer of the substrate being created to a depth less than the depth of the n-type semiconductor region of the substrate from
the first major surface of the substrate;  (d) exposing the first major surface of the overvoltage protector section of the substrate by removing part of the light-generating semiconductor region from over the voltage protector section of the substrate;
(e) creating a trench in the first major surface of the substrate thereby electrically separating the p-type impurity-diffused layer of the substrate into an overvoltage protector part contained in the overvoltage protector section of the substrate and
an LED part contained in the LED section of the substrate, a pn-junction between the overvoltage protector part of the p-type impurity-diffused layer and the n-type semiconductor region of the substrate and another pn-junction between the p-type
semiconductor region and n-type semiconductor region of the substrate being both peripherally exposed at the trench;  (f) creating a first electrode electrically coupled both to the second compound semiconductor layer of the light-generating
semiconductor region on the LED section of the substrate and to the overvoltage protector part of the p-type impurity-diffused layer of the substrate;  and (g) creating a second electrode electrically coupled to the p-type semiconductor region of the
2.  A method of making an overvoltage-protected light-emitting semiconductor device as in claim 1, wherein the light-generating semiconductor region is made by additionally growing an active layer between the two compound semiconductor layers of
3.  A method of making an overvoltage-protected light-emitting semiconductor device, which comprises the steps of: (a) providing an n-type silicon substrate having a first and a second opposite major surface;  (b) creating a light-generating
semiconductor region on the first major surface of the substrate by successively growing by epitaxy an n-type compound semiconductor layer and a p-type compound semiconductor layer, the n-type compound semiconductor layer of the light-generating
semiconductor region containing a Group III element;  (c) concurrently with step (b), there being created a p-type impurity-diffused layer in the substrate by thermal diffusion of the Group III element from the n-type compound semiconductor layer of the
light-generating semiconductor region as a by-product of the epitaxial growth of the light-generating semiconductor region on the substrate, the p-type impurity-diffused layer of the substrate being created to a prescribed depth from the first major
surface of the substrate, leaving an n-type region in the substrate;  (d) exposing part of the n-type region of the substrate by removing parts of the light-generating semiconductor region and the p-type impurity-diffused layer of the substrate;  (e)
exposing part of the n-type compound semiconductor layer of the light-generating semiconductor region by partly removing the p-type compound semiconductor layer of the light-generating semiconductor region;  (f) creating a first electrode electrically
coupled both to the p-type compound semiconductor layer of the light-generating semiconductor region and to the n-type region of the substrate;  and (g) creating a second electrode electrically coupled to the n-type compound semiconductor layer of the
light-generating semiconductor region.
4.  A method of making an overvoltage-protected light-emitting semiconductor device as in claim 3, wherein the light-generating semiconductor region is made by additionally growing an active layer between the two compound semiconductor layers of
5.  A method of making an overvoltage-protected light-emitting semiconductor device, which comprises the steps of: (a) providing an n-type silicon substrate having a first and a second opposite major surface;  (b) creating a light-generating
semiconductor region on the first major surface of the substrate by successively growing by epitaxy a first compound semiconductor layer of a first conductivity type and a second compound semiconductor layer of a second conductivity type, the first
compound semiconductor layer of the light-generating semiconductor region containing a Group III element;  (c) concurrently with step (b), there being created a p-type impurity-diffused layer in the substrate by thermal diffusion of the Group III element
from the first compound semiconductor layer of the light-generating semiconductor region as a by-product of the epitaxial growth of the light-generating semiconductor region on the substrate, the p-type impurity-diffused layer of the substrate being
created to a prescribed depth from the first major surface of the substrate;  (d) exposing part of the p-type impurity-diffused layer of the substrate by creating an opening in the light-generating semiconductor region;  (e) creating a trench in the
first major surface of the substrate thereby electrically separating the p-type impurity-diffused layer of the substrate into a first and a second part, the first part of the p-type impurity-diffused layer being exposed to the opening in the
light-generating semiconductor region, the second part of the p-type impurity-diffused layer being contiguous to the first compound semiconductor layer of the light-generating semiconductor region;  (f) exposing part of the first compound semiconductor
layer of the light-generating semiconductor region by partly removing the second compound semiconductor layer of the light-generating semiconductor region;  (g) creating a first electrode electrically coupled both to the second compound semiconductor
layer of the light-generating semiconductor region and to the first part of the p-type impurity-diffused layer of the substrate;  and (h) creating a second electrode electrically coupled to the first compound semiconductor layer of the light-generating
6.  A method of making an overvoltage-protected light-emitting semiconductor device as in claim 5, wherein the light-generating semiconductor region is made by additionally growing an active layer between the two compound semiconductor layers of
7.  A method of making an overvoltage-protected light-emitting semiconductor device, which comprises the steps of: (a) providing an n-type silicon substrate having a first and a second opposite major surface;  (b) creating a light-generating
created to a prescribed depth from the first major surface of the substrate, leaving an n-type region in the substrate;  (d) exposing part of the n-type region of the substrate by removing parts of the light-generating semiconductor region and the p-type
impurity-diffused layer of the substrate;  (e) exposing part of the first compound semiconductor layer of the light-generating semiconductor region by partly removing the second compound semiconductor layer of the light-generating semiconductor region;
(f) providing a metal region in Schottky contact with the above exposed part of the n-type region of the substrate;  (g) creating a first electrode electrically coupled both to the second compound semiconductor layer of the light-generating semiconductor
region and to the metal region;  and (h) creating a second electrode electrically coupled to the first compound semiconductor layer of the light-generating semiconductor region.
8.  A method of making an overvoltage-protected light-emitting semiconductor device as in claim 7, wherein the light-generating semiconductor region is made by additionally growing an active layer between the two compound semiconductor layers of
9.  A method of making an overvoltage-protected light-emitting semiconductor device, which comprises the steps of: (a) providing a silicon substrate having an n-type semiconductor layer and p-type semiconductor region exposed respectively at a
first and a second opposite major surface of the substrate: (b) creating a light-generating semiconductor region on the first major surface of the substrate by successively growing by epitaxy a first compound semiconductor layer of a first conductivity
type and a second compound semiconductor layer of a second conductivity type, the first compound semiconductor layer of the light-generating semiconductor region containing a Group III element;  (c) concurrently with step (b), there being created a
p-type impurity-diffused layer in the substrate by thermal diffusion of the Group III element from the first semiconductor layer of the light-generating semiconductor region as a by-product of the epitaxial growth of the light-generating semiconductor
region on the substrate, the p-type impurity-diffused layer of the substrate being created to a less depth from the first major surface of the substrate than the n-type semiconductor layer of the substrate, leaving part of the n-type semiconductor layer
in the substrate;  (d) exposing part of the p-type semiconductor region of the substrate by removing parts of the light-generating semiconductor region and the p-type impurity-diffused layer and n-type semiconductor layer of the substrate;  (e) exposing
part of the first compound semiconductor layer of the light-generating semiconductor region by partly removing the second compound semiconductor layer of the light-generating semiconductor region;  (f) creating a first electrode electrically coupled both
to the second compound semiconductor layer of the light-generating semiconductor region and to the p-type semiconductor region of the substrate;  and (g) creating a second electrode electrically coupled to the first compound semiconductor layer of the
10.  A method of making an overvoltage-protected light-emitting semiconductor device as defined in claim 9, wherein the light-generating semiconductor region is made by additionally growing an active layer between the two compound semiconductor
layers of opposite conductivity types.
11.  An overvoltage-protected light-emitting semiconductor device comprising: (a) a silicon substrate having an overvoltage protector section and an LED section each extending between a first and a second opposite major surface thereof, the
substrate having an n-type semiconductor region formed in the overvoltage protector section of the substrate to a prescribed depth from the first major surface thereof and a p-type semiconductor region in the rest of the overvoltage protector section and
in the LED section;  (b) a light-generating semiconductor region on the first major surface of the substrate formed by successively growing by epitaxy a first compound semiconductor layer of a first conductivity type and a second compound semiconductor
layer of a second conductivity type, the first compound semiconductor layer of the light-generating semiconductor region containing a Group III element;  (c) a p-type impurity-diffused layer formed in the substrate by thermal diffusion of the Group III
element from the first compound semiconductor layer of the light-generating semiconductor region as a by-product of the epitaxial growth of the light-generating semiconductor region on the substrate, the p-type impurity-diffused layer of the substrate
being created to a depth less than the depth of the n-type semiconductor region of the substrate from the first major surface of the substrate;  (d) there being a hollow formed in the light-generating semiconductor region for exposing the first major
surface of the overvoltage protector section of the substrate;  (e) there being a trench formed in the first major surface of the substrate for electrically separating the p-type impurity-diffused layer of the substrate into an overvoltage protector part
contained in the overvoltage protector section of the substrate and an LED part contained in the LED section of the substrate, a pn-junction between the overvoltage protector part of the p-type impurity-diffused layer and the n-type semiconductor region
of the substrate and another pn-junction between the p-type semiconductor region and n-type semiconductor region of the substrate being both peripherally exposed at the trench;  (f) a first electrode electrically coupled both to the second compound
semiconductor layer of the light-generating semiconductor region on the LED section of the substrate and to the overvoltage protector part of the p-type impurity-diffused layer of the substrate;  and (g) a second electrode electrically coupled to the
p-type semiconductor region of the substrate;  (h) whereby there are created an overvoltage protector diode comprised of the n-type semiconductor region in the overvoltage protector section of the substrate and the overvoltage protector part of the
p-type impurity-diffused layer of the substrate, and another overvoltage protector diode comprised of the n-type semiconductor region and p-type semiconductor region of the substrate.
12.  An overvoltage-protected light-emitting semiconductor device as in claim 11, wherein the light-generating semiconductor region further comprises an active layer between the two compound semiconductor layers of opposite conductivity types.
13.  An overvoltage-protected light-emitting semiconductor device comprising: (a) an n-type silicon substrate having a first and a second opposite major surface;  (b) a light-generating semiconductor region on the first major surface of the
substrate formed by successively growing by epitaxy an n-type compound semiconductor layer and a p-type compound semiconductor layer, the n-type compound semiconductor layer of the light-generating semiconductor region containing a Group III element;
(c) a p-type impurity-diffused layer formed in the substrate by thermal diffusion of the Group III element from the n-type compound semiconductor layer of the light-generating semiconductor region as a by-product of the epitaxial growth of the
light-generating semiconductor region on the substrate, the p-type impurity-diffused layer of the substrate being created to a prescribed depth from the first major surface of the substrate, leaving an n-type region in the substrate;  (d) there being an
opening extending through the light-generating semiconductor region and the p-type impurity-diffused layer of the substrate for exposing part of the n-type region of the substrate;  (e) a first electrode extending through the opening in the
light-generating semiconductor region and the p-type impurity-diffused layer of the substrate and electrically coupled both to the p-type compound semiconductor layer of the light-generating semiconductor region and to the n-type region of the substrate; (f) there being a notch formed in the p-type compound semiconductor layer of the light-generating semiconductor region for exposing part of the n-type compound semiconductor layer of the light-generating semiconductor region;  and (g) a second electrode
received in the notch in the p-type compound semiconductor layer of the light-generating semiconductor region and electrically coupled to the n-type compound semiconductor layer of the light-generating semiconductor region.
14.  An overvoltage-protected light-emitting semiconductor device as defined in claim 13, wherein the light-generating semiconductor region further comprises an active layer between the two compound semiconductor layers of opposite conductivity
15.  An overvoltage-protected light-emitting semiconductor device comprising: (a) an n-type silicon substrate having a first and a second opposite major surface;  (b) a light-generating semiconductor region on the first major surface of the
substrate formed by successively growing by epitaxy a first compound semiconductor layer of a first conductivity type and a second compound semiconductor layer of a second conductivity type, the first compound semiconductor layer of the light-generating
semiconductor region containing a Group III element;  (c) a p-type impurity-diffused layer formed in the substrate by thermal diffusion of the Group III element from the first compound semiconductor layer of the light-generating semiconductor region as a
by-product of the epitaxial growth of the light-generating semiconductor region on the substrate, the p-type impurity-diffused layer of the substrate being created to a prescribed depth from the first major surface of the substrate;  (d) there being an
opening extending through the light-generating semiconductor region for exposing part of the p-type impurity-diffused layer of the substrate;  (e) there being a trench formed in the first major surface of the substrate for electrically separating the
p-type impurity-diffused layer of the substrate into a first and a second part, the first part of the p-type impurity-diffused layer being exposed to the opening in the light-generating semiconductor region, the second part of the p-type
impurity-diffused layer being contiguous to the first compound semiconductor layer of the light-generating semiconductor region;  (f) a first electrode extending through the opening in the light-generating semiconductor region and electrically coupled
both to the second compound semiconductor layer of the light-generating semiconductor region and to the first part of the p-type impurity-diffused layer of the substrate;  (g) there being a notch formed in the second compound semiconductor layer of the
light-generating semiconductor region for exposing part of the first compound semiconductor layer of the light-generating semiconductor region;  and (h) a second electrode received in the notch in the second compound semiconductor layer of the
light-generating semiconductor region and electrically coupled to the first compound semiconductor layer of the light-generating semiconductor region.
16.  An overvoltage-protected light-emitting semiconductor device as in claim 15, wherein the light-generating semiconductor region further comprises an active layer between the two compound semiconductor layers of opposite conductivity types.
17.  An overvoltage-protected light-emitting semiconductor device comprising: (a) an n-type silicon substrate having a first and a second opposite major surface;  (b) a light-generating semiconductor region on the first major surface of the
semiconductor region containing a Group III element;  (c) a p-type impurity-diffused layer formed in the substrate by thermal diffusion of the Group III element from the first semiconductor layer of the light-generating semiconductor region as a
by-product of the epitaxial growth of the light-generating semiconductor region on the substrate, the p-type impurity-diffused layer of the substrate being created to a prescribed depth from the first major surface of the substrate, leaving an n-type
region in the substrate;  (d) there being an opening extending through the light-generating semiconductor region and the p-type impurity-diffused layer of the substrate for exposing part of the n-type region of the substrate;  (e) a metal region received
in the opening in the p-type impurity-diffused layer of the substrate and placed in Schottky contact with the n-type region of the substrate;  (f) a first electrode received in the opening in the light-generating semiconductor region and electrically
coupled both to the second compound semiconductor layer of the light-generating semiconductor region and to the metal region;  (g) there being a notch formed in the second compound semiconductor layer of the light-generating semiconductor region for
exposing part of the first compound semiconductor layer of the light-generating semiconductor region;  and (h) a second electrode received in the notch in the second compound semiconductor layer of the light-generating semiconductor region and
electrically coupled to the first compound semiconductor layer of the light-generating semiconductor region.
18.  An overvoltage-protected light-emitting semiconductor device as in claim 17, wherein the light-generating semiconductor region further comprises an active layer between the two compound semiconductor layers of opposite conductivity types.
19.  An overvoltage-protected light-emitting semiconductor device comprising: (a) a silicon substrate having an n-type semiconductor layer and p-type semiconductor region exposed respectively at a first and a second opposite major surface of the
substrate: (b) a light-generating semiconductor region on the first major surface of the substrate formed by successively growing by epitaxy a first compound semiconductor layer of a first conductivity type and a second compound semiconductor layer of a
second conductivity type, the first compound semiconductor layer of the light-generating semiconductor region containing a Group III element;  (c) a p-type impurity-diffused layer formed in the substrate by thermal diffusion of the Group III element from
the first semiconductor layer of the light-generating semiconductor region as a by-product of the epitaxial growth of the light-generating semiconductor region on the substrate, the p-type impurity-layer of the substrate being created to a less depth
from the first major surface of the substrate than the n-type semiconductor layer of the substrate, leaving part of the n-type semiconductor layer in the substrate;  (d) there being an opening extending through the light-generating semiconductor region
and the p-type impurity-diffused layer and n-type semiconductor layer of the substrate for exposing part of the p-type semiconductor region of the substrate;  (e) a first electrode received in the opening in the light-generating semiconductor region and
the p-type impurity-diffused layer and n-type semiconductor layer of the substrate and electrically coupled both to the second compound semiconductor layer of the light-generating semiconductor region and to the p-type semiconductor region of the
substrate;  (f) there being a notch formed in the second compound semiconductor layer of the light-generating semiconductor region for exposing part of the first compound semiconductor layer of the light-generating semiconductor region;  and (g) a second
electrode received in the notch in the second compound semiconductor layer of the light-generating semiconductor region and electrically coupled to the first compound semiconductor layer of the light-generating semiconductor region.
20.  An overvoltage-protected light-emitting semiconductor device as in claim 19, wherein the light-generating semiconductor region further comprises an active layer between the two compound semiconductor layers of opposite conductivity
types.  Description
This invention relates to a light-emitting semiconductor device, or light-emitting diode (LED) in common parlance, and more specifically to an LED featuring provisions for protection against overvoltages.  The invention also specifically concerns
a method of fabricating such an overvoltage-protected LED.
A host of specialists in electroluminescence have focused their attention in recent years on nitride semiconductors as LED materials.  LEDs built from these materials emit light in the wavelength range of 365-550 nanometers.  These devices have,
however, an inherent weakness in withstanding electrostatic breakdown, being susceptible to destruction when subjected to a voltage surge in excess of 100 volts.  It might be contemplated to incorporate a discrete overvoltage or surge protector such as a
diode or capacitor in one and the same package with the LED.  This solution is unsatisfactory in consideration of the greater bulk of the resulting device caused by the addition of the discrete overvoltage protector.
More sophisticated solutions are found in U.S.  Unexamined Patent Publication US-2005-0168899-A1.  In one of the embodiments disclosed in this prior application, an overvoltage protector diode is built into the substrate of the LED and
electrically connected reversely in parallel with the light-generating semiconductor layers.  The overvoltage protector diode conducts when the LED is reverse biased, limiting the cathode-anode voltage of the LED to its forward voltage.  However, the
forward voltage of the overvoltage protector diode (voltage at which it is triggered into conduction) is as low as one volt or even less, so that the LED can withstand a correspondingly low reverse voltage.  This prior art overvoltage-protected LED does
not lend itself to use in applications (e.g., LED matrix) where it is required to withstand a higher reverse voltage.
The U.S.  patent application cited above also teaches to provide an npn overvoltage-protector by creating a p- and an n-type semiconductor layer in preselected parts of an n-type silicon substrate by doping.  The two additional dopings required
made the fabrication of the overvoltage-protected LED unnecessarily time-consuming and costly.
The present invention has it as an object to protect an LED of the kind defined against higher reverse voltages than heretofore.
Another object of the invention is to make possible the manufacture of such an overvoltage-protected LED more easily and economically than heretofore.
Briefly stated in one aspect thereof, the present invention concerns a method of making an overvoltage-protected LED.  There is first prepared a silicon substrate which is notionally divisible into an overvoltage protector section and an LED
section, each extending between a first and a second opposite major surface of the substrate.  The substrate has an n-type semiconductor region formed in its overvoltage protector section to a prescribed depth from the first major surface thereof and a
p-type semiconductor region occupying the rest of the substrate.  Then a light-generating semiconductor region is formed on the first major surface of the substrate by successively growing by epitaxy a first compound semiconductor layer of a first
conductivity type and a second compound semiconductor layer of a second conductivity type.  At least the first compound semiconductor layer of the light-generating semiconductor region contains a Group III element or elements of the Periodic Table.
During this epitaxial growth of the light-generating semiconductor region, there occurs a thermal migration or a thermal diffusion of the Group III element or elements from the first compound semiconductor layer of the light-generating
semiconductor region into the substrate, resulting in the creation of a secondary product in the form of the p-type impurity-diffused layer or the p-type semiconductor layer in the substrate.  The impurity-diffused layer of the substrate is created to a
depth less than that of the n-type semiconductor region of the substrate from the first major surface of the substrate.
Then the light-generating semiconductor region is removed in part from over the first major surface of the substrate thereby exposing part of the p-type impurity-diffused layer of the substrate.  Then, by creating a trench such as that of annular
shape in the exposed part of the first major surface of the substrate, the p-type impurity-diffused layer is electrically separated into an overvoltage protector part contained in the overvoltage protector section of the substrate and an LED part
contained in the LED section of the substrate.  The pn-junction between the overvoltage protector part of the p-type impurity-diffused layer and the n-type semiconductor region of the substrate and another pn-junction between the p-type semiconductor
region and n-type semiconductor region of the substrate are both peripherally exposed at the trench.  Then a first electrode is created which is electrically coupled both to the second compound semiconductor layer of the light-generating semiconductor
region on the LED section of the substrate and to the overvoltage protector part of the p-type impurity-diffused layer of the substrate.  A second electrode is also created which is electrically coupled to the p-type semiconductor region of the
Another aspect of the invention concerns the construction of the overvoltage-protected LED manufacturable by the above described method.  Included is a silicon substrate having an overvoltage protector section and an LED section, each extending
between a first and a second opposite major surface of the substrate.  The substrate comprises an n-type semiconductor region formed in its overvoltage protector section to a prescribed depth from the first major surface thereof and a p-type
semiconductor region occupying the rest of the substrate.  A light-generating semiconductor region is formed on the first major surface of the substrate by successively growing by epitaxy a first compound semiconductor layer of a first conductivity type
and a second compound semiconductor layer of a second conductivity type.
Further the substrate has a p-type impurity-diffused layer or a p-type semiconductor layer formed therein by thermal diffusion of the Group III element or elements from the first compound semiconductor layer of the light-generating semiconductor
region as a result of the epitaxial growth of the light-generating semiconductor region on the substrate.  This p-type impurity-diffused layer is electrically divided into an overvoltage protector part contained in the overvoltage protector section of
the substrate and an LED part contained in the LED section of the substrate.
Also included are a first electrode electrically coupled both to the second compound semiconductor layer of the light-generating semiconductor region on the LED section of the substrate and to the overvoltage protector part of the p-type
impurity-diffused layer or the p-type semiconductor layer of the substrate, and a second electrode electrically coupled to the p-type semiconductor region of the substrate.  Two overvoltage protector diodes are thus created, one comprising the n-type
semiconductor region in the overvoltage protector section of the substrate and the overvoltage protector part of the p-type impurity-diffused layer of the substrate, and the other comprising the n-type semiconductor region and p-type semiconductor region
The invention presupposes use of a silicon substrate in combination with a light-generating semiconductor region composed of compound semiconductor layers containing a Group III element or elements.  In the course of the epitaxial growth of the
light-generating semiconductor region on the substrate, there inevitably occurs a thermal dispersion or a thermal diffusion of the group III element or elements from the light-generating semiconductor region into the substrate.  The result, as is well
known to the semiconductor specialists, is the creation of a p-type impurity-diffused layer in the substrate.  The invention makes use of this by-product of the epitaxial growth of the light-generating semiconductor region for equivalently providing a
serial connection of two or three overvoltage protector diodes of either pnp or npn configuration which is itself connected in parallel with the light-generating semiconductor region.  The overvoltage-protected LEDs according to the invention are
therefore more compact in construction, easier and more economical of manufacture, and capable of withstanding higher reverse voltages than heretofore.
FIG. 1 is a diagrammatic sectional view of the overvoltage-protected LED embodying the principles of this invention.
FIG. 2, consisting of (A) and (B), is a series of diagrammatic sectional views explanatory of a method of fabricating the overvoltage-protected LED of FIG. 1.
FIG. 3 is a top plan view of the substrate in the state of (A) in FIG. 2.
FIG. 4 is an equivalent circuit diagram of the overvoltage-protected LED of FIG. 1.
FIG. 5 is a chart of the current-voltage characteristics of the LED proper and overvoltage protector diodes in the equivalent circuit, FIG. 4, of the overvoltage-protected LED of FIG. 1.
FIG. 6 is a top plan view of another preferred form of overvoltage-protected LED according to the invention.
FIG. 7 is a section through the overvoltage-protected LED of FIG. 6, taken along the line A-A in that figure.
FIG. 8, consisting of (A)-(C), is a series of diagrammatic sectional views explanatory of a method of making the overvoltage-protected LED of FIG. 7.
FIG. 9 is an equivalent circuit diagram of the overvoltage-protected LED of FIG. 7.
FIG. 10 is a diagrammatic sectional view of still another preferred form of overvoltage-protected LED according to the invention.
FIG. 11 is an equivalent circuit diagram of the overvoltage-protected LED of FIG. 10.
FIG. 12 is a diagrammatic sectional view of yet another preferred form of overvoltage-protected LED according to the invention.
FIG. 13 is an equivalent circuit diagram of the overvoltage-protected LED of FIG. 12.
FIG. 14 is a diagrammatic sectional view of a further preferred form of overvoltage-protected LED according to the invention.
FIG. 15, consisting of (A)-(C), is a series of diagrammatic sectional views explanatory of a method of making the overvoltage-protected LED of FIG. 14.
FIG. 16 is an equivalent circuit diagram of the overvoltage-protected LED of FIG. 14.
The present invention is believed to be best embodied in the overvoltage-protected LED illustrated in FIG. 1 of the above drawings.  The representative LED includes a silicon substrate 3 which may be notionally divided into an overvoltage
protector section 1 and LED section 2.  The overvoltage protector section 1, at the central part of the substrate 3, is configured to provide overvoltage protector diodes according to the invention.  The LED section 2 surrounds the overvoltage protector
section 1 and supports a light-generating semiconductor region 4 thereon.  Deposited on the LED section 2, the light-generating semiconductor region 4 is in the form of a lamination of several constituent layers for conventionally generating light.  A
front or top electrode 5 and back or bottom electrode 6 are disposed opposite each other across the substrate 3 and light-generating semiconductor region 4.
The substrate 3 is mostly constituted of a region 7 of p-type silicon and additionally has an n-type semiconductor region 8 and a p-type impurity-diffused layer or a p-type semiconductor layer 9 formed therein.  The substrate 3 has a pair of
opposite major surfaces 11 and 12, and the p-type impurity-diffused layer 9 (comprising a central part 14 contained in the overvoltage protector section 1 and an annular part 15 contained in the LED section 2) is exposed at the first major surface 11.
The complete substrate 3 has been doped into p-type throughout before the n-type semiconductor region 8 and p-type semiconductor layer 9 are created therein in manners to be described later.  Besides being used as a basis for epitaxial growths of
compound semiconductors into the light-generating semiconductor region 4, the substrate 3 is utilized for creating the pnp overvoltage protector diodes in its overvoltage protector section 1.  The substrate 3 must also be sufficiently thick (e.g., 350
micrometers) and sturdy for mechanically supporting the light-generating semiconductor region 4 and associated means thereon.
The p-type semiconductor region 7 of the substrate 3 is of p-type silicon, doped with an acceptor such as boron (B) or like element from Group III to a concentration of, say, 5.times.10.sup.18-5.times.10.sup.19 cm.sup.-3.  As low as 0.0001-0.0100
ohm-centimeter in resistivity, the p-type semiconductor region 7 of the substrate 3 provides part of the current path between the electrodes 5 and 6 as well as the p-type semiconductor region of the pnp overvoltage protector diode arrangement.
The n-type semiconductor region 8 of the substrate 3 is formed in the overvoltage protector section 1 of the substrate 3 so as to directly overlie the p-type semiconductor region 7.  The n-type semiconductor region 8 may be created by diffusing
an n-type dopant into the overvoltage protector section 1 from its surface 11 to a thickness of, say, 0.1-10.0 micrometers.  The n-type semiconductor layer 8 of the substrate 3 is of n-type silicon.
The p-type impurity-diffused layer or the p-type semiconductor layer 9 of the substrate 3 extends downwardly from the entire surface 11 of the substrate to a depth (e.g., 5-20 nanometers) less than that of the n-type semiconductor region 8.
Unlike the n-type semiconductor region 8, the p-type impurity-diffused layer 9 is not created by any independent impurity diffusion step but as a natural, ancillary result of the thermal dispersion or diffusion of the Group III elements from the
light-generating semiconductor region 4 into the substrate 3 in the course of the epitaxial growth of the light-generating semiconductor region on the substrate.  The p-type impurity-diffused layer 9 of the substrate 3 is of p-type silicon.
FIG. 1 also reveals an annular trench 13 formed in the substrate surface 11 so as to extend along the perimeter of the overvoltage protector section 1.  This trench 13 divides, both physically and electrically, the p-type impurity-diffused layer
9 of the substrate 3 into a part (hereinafter referred to as the overvoltage protector part) 14 of circular shape included in the overvoltage protector section 1 of the substrate 3 and another part (hereinafter referred to as the LED part) 15 of annular
shape included in the LED section 2 of the substrate.  The overvoltage protector part 14 of the p-type impurity-diffused layer 9 overlies the n-type semiconductor region 8 in the overvoltage protector section 1 of the substrate 3.  The LED part 15 of the
p-type impurity-diffused layer 9 overlies the p-type semiconductor region 7 in the LED section 2 of the substrate 3.
It is thus seen that a pn-junction exists between the overvoltage protector part 14 of the p-type impurity-diffused layer 9 and the underlying n-type semiconductor region 8, and another pn-junction between the p-type semiconductor region 7 of the
substrate 3 and the overlying n-type semiconductor region 8.  Both of these pn-junctions have their peripheries exposed at the annular trench 13.  The overvoltage protector part 14 of the p-type impurity-diffused layer 9, the n-type semiconductor region
8, and the p-type semiconductor region 7 are in pnp arrangement, providing in combination a serial connection of two overvoltage protector diodes shown at 34 and 35, FIG. 4, in the equivalent electrical circuit diagram of this LED drawn in that figure.
Reference will be later had to this circuit diagram in more detail.
Overlying the LED section 2 of the substrate 3, the light-generating semiconductor region 4 is shown as a lamination of an n-type buffer layer 16, n-type compound semiconductor layer 17, active layer 18, and p-type compound semiconductor layer
19, deposited in that order on the LED part 15 of the p-type impurity-diffused layer 9 of the substrate 3.  A funnel-shaped hollow 21 extends centrally through the light-generating semiconductor region 4 between its top 42 and bottom 43.  Created by
etching after the growth of all the layers 16-19 of the light-generating semiconductor region 4 on the complete surface 11 of the substrate 3, the hollow 21 leaves the light-generating semiconductor region only on the LED section 2 of the substrate.  The
overvoltage protector part 14 of the p-type impurity-diffused layer 9 is exposed at the bottom of the hollow 21.
The buffer layer 16 of the light-generating semiconductor region 4 is made from, in addition to an n-type dopant (donor), any of the semiconducting nitrides of the following general formula containing a Group III element or elements and nitrogen:
Al.sub.aIn.sub.bGa.sub.1-a-bN where 0.ltoreq.a.ltoreq.1, 0.ltoreq.b.ltoreq.1, and a+b&amp;lt;1.
Specific examples of the nitrides meeting this formula include aluminum nitride (AlN), aluminum indium gallium nitride (AlInGaN), gallium nitride (GaN), aluminum indium nitride (AlInN), and aluminum gallium nitride (AlGaN).  Particularly
preferred out of these is AlInGaN.  The subscript a in the formula above is preferably from 0.1 to 0.7, and the subscript b from 0.0001 to 0.5.  The particular composition of the buffer layer 16 in this embodiment of the invention is
Al.sub.0.5In.sub.0.01Ga.sub.0.49N.
The buffer layer 16 is intended to cause the overlying n-type compound semiconductor layer 17 to conform to the surface orientation of the substrate 3.  The buffer layer 16 should be not less than 10 nanometers thick in order to perform this
buffering function well, but should not be more than 500 nanometers thick in order to save itself from cracking.  The particular thickness employed in this embodiment is 30 nanometers.
Although shown as a unitary layer in FIG. 1, the buffer layer 16 may in practice take the form of a lamination of two or more sublayers of different compositions.  For example, the buffer layer 16 may be a combination of AlN and InGaN sublayers,
including a required number of alternations of these sublayers.
Overlying the buffer layer 16, the n-type compound semiconductor layer 17 of the light-generating semiconductor region 4 constitutes the lower cladding of the active layer 18 in this double heterodyne junction LED.  The n-type compound
semiconductor layer 17 is made from any of the nitride semiconductors of the following general formula plus an n-type dopant: Al.sub.xIn.sub.yGa.sub.1-x-yN where 0.ltoreq.x&amp;lt;1, and 0.ltoreq.y.ltoreq.1.
The n-type compound semiconductor layer 17 is made from n-type GaN to a thickness of approximately two micrometers in this embodiment.  Being also of an n-type compound semiconductor, the buffer layer 16 might be considered part of the n-type
compound semiconductor layer 17.  It is also possible to eliminate the buffer layer 16 altogether and to place the compound semiconductor layer 17 directly on the substrate 3.
The active layer 18 on the n-type compound semiconductor layer 17 is made from any of the nitride semiconductors that are generally expressed as: Al.sub.xIn.sub.yGa.sub.1-x-yN where 0.ltoreq.x&amp;lt;1, and 0.ltoreq.y.ltoreq.1.
The particular material employed here for the active layer 18 is gallium indium nitride (InGaN).  Despite the showing of FIG. 1, the active layer 18 is actually of known multiple quantum well design, comprising a plurality or multiplicity of
sublayers, although it might be of the same composition throughout.  The active layer 18 is not doped with a conductivity type determinant in this embodiment, although a p- or n-type dopant might be added as required or desired.  Furthermore, in
applications where the double heterodyne configuration is not a requirement, the active layer 18 may be omitted.  Light will nevertheless be generated only by the n- and p-type compound semiconductor layers 17 and 19 placed in direct contact with each
The p-type compound semiconductor layer 19, the upper cladding of the active layer 18, is made from any of the nitride semiconductors of the following general formula, aside from a p-type dopant: Al.sub.xIn.sub.yGa.sub.1-x-yN where
0.ltoreq.x&amp;lt;1, and 0.ltoreq.y&amp;lt;1.  The p-type compound semiconductor layer 19 is made from p-type GaN to a thickness of 500 nanometers or so in this particular embodiment.
At 20 in FIG. 1 is seen a current-spreading film of optically transparent, electrically conducting material covering the top 42 of the light-generating semiconductor region 4.  The current-spreading film 20 may be made from a mixture of indium
oxide (In.sub.2O.sub.3) and tin oxide (SnO.sub.2), or silver, or silver-base alloy, to a thickness (e.g., 10 nanometers) sufficiently thin to permit the passage therethrough of the light from the active layer 18.  Making low resistance contact with the
p-type compound semiconductor layer 19, the current-spreading film 20 serves to cause a more uniform current flow throughout the active layer 18.  This film 20 will be unnecessary in cases where no such uniform current distribution is essential.
Mostly received in the funnel-shaped hollow 21 in the light-generating semiconductor region 4, the front or first electrode 5 is a layer of metal in ohmic contact with both the current-spreading film 20 and the overvoltage protector part 14 of
the p-type impurity-diffused layer 9.  The hollow 21 is open to the aforesaid annular trench 13 which is formed in the surface 11 of the substrate 3 so as to extend along the periphery of the overvoltage protector section 1 of the substrate.  Although
received as aforesaid in the hollow 21 as well as in the trench 13, the front electrode 5 is electrically isolated by an insulating film 22 from the inside surface of the light-generating semiconductor region 4 and, except for the overvoltage protector
part 14 of the p-type impurity-diffused layer 9, from the substrate 3.
Besides electrically interconnecting the current-spreading film 20 and the overvoltage protector part 14 of the p-type impurity-diffused layer 9, the front electrode 5 mechanically serves as a wire bonding pad.  The front electrode 5 must
therefore be sufficiently thick and sturdy to perform this latter purpose.  The resulting opacity of the front electrode 5 presents little or no impediment to the optical performance of the LED as it leaves most of the light-generating semiconductor
region 4 uncovered thereby.  Radiated upwardly from the active layer 18 of the light-generating semiconductor region 4, the light will issue from its surface 42 without any substantial obstruction by the front electrode 5.
It will also be appreciated that the overvoltage protector section 1 of the substrate 3, the n-type semiconductor region 8, and the overvoltage protector part 14 of the p-type impurity-diffused layer 9 all underlie the front, bonding-pad
electrode 5.  The overvoltage protector means according to the invention are thus compactly built into the LED, neither adding to its size nor hampering its performance.  Despite the showing of FIG. 1, the front electrode 5 need not be hollow but, as
indicated by the broken line, solid.
The fabrication of the overvoltage-protected LED of FIG. 1 starts with the preparation of a p-type silicon substrate 3&#39; shown at (A) in FIG. 2 as well as in FIG. 3.  Then an n-type dopant is diffused centrally into the substrate 3&#39; to a
relatively shallow depth from its front or top surface 11 thereby creating an n-type semiconductor region 8&#39;.  As seen in a plan view as in FIG. 3, the n-type semiconductor region 8&#39; should be confined wholly inside the periphery of the front electrode 5
to be later formed.
The next step, illustrated at (B) in FIG. 2, is the creation of the constituent layers 16&#39;, 17&#39;, 18&#39; and 19&#39; of a light-generating semiconductor region 4&#39; which is to be subsequently processed into the light-generating semiconductor region 4 of
FIG. 1.  Organometallic vapor phase epitaxy (OMVPE) is recommended for the fabrication of the light-generating semiconductor layers 16&#39;-19&#39;.  Placed in a reactor, not shown, that is customarily employed for OMVPE, the above prepared substrate 3&#39; may be
preheated to a temperature range of 1000-1100.degree.  C. Then a gaseous mixture of prescribed proportions of trimethylaluminum [Al.sub.2(CH.sub.3).sub.6, abbreviated TMA], trimethylindium [In(CH.sub.3).sub.3, abbreviated TMI], trimethylgallium
[Ga(CH.sub.3).sub.3, abbreviated TMG], ammonia (NH.sub.3), and silane (SiH.sub.4) is introduced into the reactor thereby causing a buffer layer 16&#39; of n-type AlInGaN to grow by epitaxy on the surface 11 of the substrate 3&#39;.  The Si content of the
SiH.sub.4 gas serves as n-type dopant.
Then, with the substrate 3&#39; held in the temperature range of 1000-1100.degree.  C., prescribed proportions of TMG, SiH.sub.4 and NH.sub.3 are introduced into the reactor.  An n-type semiconductor layer 17&#39; of n-GaN will then deposit on the buffer
layer 16&#39;.
Then, preparatory to creation of the multiple quantum well active layer 18&#39;, the temperature of the substrate 3&#39; may be allowed to drop to 800.degree.  C. Then prescribed proportions of TMG, TMI and NH.sub.3 are introduced into the reactor
thereby causing a barrier sublayer of the active layer 18&#39; to grow to a thickness of 13 nanometers or so on the n-type semiconductor layer 17&#39;.  The composition of this barrier sublayer may for example be In.sub.0.02Ga.sub.0.98N.  Then the introduction
of the above gas mixture may be continued, only with the proportion of TMI changed, until a well sublayer of In.sub.0.2Ga.sub.0.8N grows to a thickness of three nanometers on the barrier sublayer.  The creation of the barrier and well sublayers may be
cyclically repeated a required number (e.g., four) of times to provide the desired multiple quantum well active layer 18&#39;.
Then, with the substrate temperature raised again to the range of 1000-1100.degree.  C., a gaseous mixture of prescribed proportions of TMG, NH.sub.3 and bis-cyclopentadienyl magnesium (Cp.sub.2Mg) is metered into the reactor.  A p-type compound
semiconductor layer 19 of p-GaN will then appear on the active layer 18&#39;.  The Mg content of the above gaseous mixture will serve as p-type dopant.
In the course of the above epitaxial growth of the light-generating semiconductor region 4&#39;, such Group III elements of this region 4&#39; as Ga, Al and In of the buffer layer 16&#39; (or of the n-type semiconductor layer 17&#39; in the absence of this
buffer layer) will thermally migrate or diffuse into the substrate 3&#39;, into both of its p-type region 7&#39; and n-type region 8&#39;, to create a new impurity-diffused layer 9&#39; next to its surface 11.  Since all such Group III elements are p-type impurities for
silicon, no change will occur in conductivity type as a result of the thermal diffusion or dispersion of the Group III elements from the light-generating semiconductor region 4&#39; into the p-type region 7&#39; of the substrate 3&#39;.  The impurity-diffused layer
9&#39; newly created in the substrate 3&#39; will therefore be of p-type.
A change in conductivity type does, however, occur as a result of the transfer of the Group III elements into the n-type region 8&#39; of the substrate 3&#39;.  The Group III elements will spread into the substrate 3&#39; only to such a depth that the n-type
region 8&#39; will partly remain under the p-type impurity-diffused layer or the p-type semiconductor layer 9&#39; of the substrate 3&#39;.
Then, as indicated by the broken lines designated 21 at (B) in FIG. 2, the funnel-shaped hollow is etched centrally in the light-generating semiconductor region 4&#39;.  The hollow 21 extends down to the surface 11 of the substrate 3&#39; and leaves the
annular light-generating semiconductor region 4, FIG. 1, on the substrate.
Then the annular trench 13, also indicated by the broken lines at (B) in FIG. 2, is etched into that part of the substrate surface 11 which has been exposed as above by the hollow 21 in the light-generating semiconductor region 4&#39;.  The annular
trench 13 divides the impurity-diffused layer 9&#39; of the substrate 3&#39; into the overvoltage protector part 14, FIG. 1, and LED part 15.  Further the annular trench 13 extends deeper down into the substrate 3&#39; than the impurity-diffused layer 9&#39;, intruding
into the periphery of the n-type region 8&#39;.  Thus is the pn-junction between this n-type region 8&#39; and the overvoltage protector part 14 of the impurity-diffused layer 9&#39; peripherally exposed at the annular trench 13.
Then the transparent current-spreading film, seen at 20 in FIG. 1, is deposited on the surface 42 of the light-generating semiconductor region 4.
Then the insulating film 22, FIG. 1, is formed so as to cover the slanting side wall, and part of the bottom, of the funnel-shaped hollow 21 and the side walls and bottom of the annular trench 13.  The insulating film 22 could be formed earlier
than the current-spreading film 20.
Then the front and back electrodes 5 and 6 are created, as by vapor deposition of metal, in the positions indicated in FIG. 1.  Now has been completed the fabrication of the overvoltage-protected LED according to the invention.
The overvoltage-protected LED according to the invention, constructed as in FIG. 1 and manufactured as at (A) and (B) in FIG. 2, may be thought of as being electrically circuited as equivalently diagramed in FIG. 4.  The pair of terminals 31 and
32 of the equivalent circuit correspond respectively to the electrodes 5 and 6 in the construction of FIG. 1.  Between these terminals an LED proper 33, electrically equivalent to the light-generating semiconductor region 4, is connected in parallel with
the aforesaid two overvoltage protector diodes 34 and 35.
The two overvoltage protector diodes 34 and 35 are connected in series with, and oriented opposite to, each other.  The first overvoltage protector diode 34 represents the pn-junction diode formed by the overvoltage-protector part 14 of the
p-type impurity-diffused layer 9 and the n-type semiconductor region 8 of the substrate 3.  The second overvoltage protector diode 35 represents the pn-junction diode formed by the p-type semiconductor region 7 and n-type semiconductor region 8 of the
In FIG. 5 is charted the current-voltage characteristics of the LED proper 33 and overvoltage protector diodes 34 and 35 in the equivalent circuit, FIG. 4, of the overvoltage-protected LED of FIG. 1.  The solid-line curves A.sub.1 and A.sub.2 in
the chart represent the forward and reverse characteristics, respectively, of the LED proper 33.  The dashed-line curve B.sub.1 represents the reverse characteristic of the second overvoltage protector diode 35.  The dashed-line curve B.sub.2 represents
the reverse characteristic of the first overvoltage protector diode 34.  The forward turn-on voltage of the first overvoltage protector diode 34 is sufficiently less than the reverse breakdown voltage of the second overvoltage protector diode 35.  The
forward turn-on voltage of the second overvoltage protector diode 35 is sufficiently less than the reverse breakdown voltage of the first overvoltage protector diode 34.
The first overvoltage protector diode 34 will break down, and the second overvoltage protector diode 35 will conduct, upon application of a reverse voltage spike higher than the breakdown voltage of the first overvoltage protector diode 34 to the
LED proper 33.  The voltage across the LED proper 33 will be limited to the breakdown voltage of the first overvoltage protector diode 34 as then the current bypasses the LED through the two overvoltage protector diodes 34 and 35.  Thus is the LED
protected from the reverse overvoltage.  The first overvoltage protector diode 34 will remain nonconductive when a voltage less than its breakdown voltage is applied to the LED.  It is therefore the breakdown voltage of the first overvoltage protector
diode 34 that determines the maximum reverse voltage to be withstood by the overvoltage-protected light-emitting device comprising the LED proper 33 and overvoltage protector diodes 34 and 35.
Referring to FIG. 5 again, the second overvoltage protector diode 35 has a breakdown voltage higher than the forward voltage of the LED proper 33.  The second overvoltage protector diode 35 is therefore nonconductive as long as a normal range of
forward drive voltage is being applied to the LED proper 33.  The overvoltage protector diodes 34 and 35 do not interfere with the normal operation of the LED proper 33.
The benefits offered by the overvoltage-protected LED constructed as in FIG. 1, and by the method of its fabrication illustrated in FIG. 2, may be recapitulated as follows:
1.  The overvoltage protector part 14 of the p-type impurity-diffused layer 9, needed for providing the first overvoltage protector diode 34, is created as a secondary, although fully expected, product of the epitaxial growth of the
light-generating semiconductor region 4&#39; on the substrate 3.  No dedicated manufacturing step is required for provision of the p-type overvoltage protector part 14, making possible a more economical, efficient manufacture of overvoltage-protected LEDs
2.  The two overvoltage protector diodes 34 and 35 are provided by the pnp arrangement of the overvoltage protector part 14 of the p-type impurity-diffused layer 9 and the p-type semiconductor region 7 and n-type semiconductor region 8 of the
substrate 3.  Oppositely interconnected in series, the overvoltage protector diodes 34 and 35 elevate the reverse voltage withstanding capability of the LED, adapting it for applications where this capability matters.
3.  The overvoltage protector section 1 of the substrate 3, the n-type semiconductor region 8, and the overvoltage protector part 14 of the p-type impurity-diffused layer 9 all underlie the front, bonding-pad electrode 5.  The two overvoltage
protector diodes 34 and 35 are therefore compactly built into the LED, neither adding to its size nor impeding its electroluminescent performance.
This embodiment is akin to that of FIG. 1 in utilizing for provision of overvoltage protector diodes the thermal transfer of Group III elements into the substrate from the light-generating semiconductor region being deposited thereon.
Differences exist in the positioning of the electrodes and in the conductivity type of the substrate.
Generally boxlike in shape and having a pair of opposite major surfaces 11 and 12, the silicon substrate 3.sub.a of this embodiment also has an overvoltage protector section 1.sub.a, FIG. 7, and an LED section 2.sub.a.  As will be understood from
an inspection of both FIGS. 6 and 7, the overvoltage protector section 1.sub.a occupies limited part of the substrate 3.sub.a contiguous to one of the four sides of the substrate.  All the rest of the substrate 3.sub.a is the LED section 2.sub.a.
FIG. 7 also indicates that unlike the substrate 3 of the preceding embodiment, the substrate 3.sub.a is itself of n-type conductivity and has a p-type impurity-diffused layer or a p-type semiconductor layer 9.sub.a as a by-product of the
epitaxial growth of a light-generating semiconductor region 4.sub.a thereon.  The remaining part of the substrate 3.sub.a is an n-type region 7.sub.a.
The light-generating semiconductor region 4.sub.a on the surface 11 of the substrate 3.sub.a is again shown as a lamination of an n-type buffer layer 16.sub.a, n-type compound semiconductor layer 17.sub.a, active layer 18.sub.a, and p-type
compound semiconductor layer 19.sub.a.  A opening 21.sub.a extends through the light-generating semiconductor region 4.sub.a from its top 42 down to its bottom 43, exposing part of the surface 11 of the substrate 3.sub.a.  Further, through another
opening 13.sub.a in the p-type impurity-diffused layer 9.sub.a of the substrate 3.sub.a, the opening 21.sub.a is open to the n-type region 7.sub.a of the substrate.  FIGS. 6 and 7 both reveal a notch 40 formed in the light-generating semiconductor region
4.sub.a so as to expose part of the n-type compound semiconductor layer 17.sub.a.
A current-spreading film 20.sub.a of electrically conducting, optically transparent material covers the top 42 of the light-generating semiconductor region 4.sub.a.  A first electrode 5.sub.a is formed on the current-spreading film 20.sub.a in
ohmic contact therewith and has a portion extending into the opening 21.sub.a in the light-generating semiconductor region 4.sub.a into ohmic contact with the n-type region 7.sub.a of the substrate 3.sub.a.  Received in the notch 40 in the
light-generating semiconductor region 4.sub.a, a second electrode 6.sub.a overlies the surface 40.sub.a of the n-type compound semiconductor layer 17.sub.a in ohmic contact therewith.  An insulating film 41 covers the underside 12 of the substrate
3.sub.a.
Reference may be had to FIG. 8 for the following explanation of a method of making the overvoltage-protected LED of FIG. 7.  At (A) in FIG. 8 is shown the n-type silicon substrate 3.sub.a&#39; for use here.  On this substrate 3.sub.a&#39;, as illustrated
at (B) in FIG. 8, the light-generating semiconductor region 4&#39; is grown by epitaxy in the order of the buffer layer 16&#39;, n-type semiconductor layer 17&#39;, active layer 18&#39;, and p-type compound semiconductor layer 19&#39;.  During this epitaxial growth there
will be a thermal diffusion of Group III elements from the light-generating semiconductor region 4&#39; into the substrate 3.sub.a&#39;, creating the p-type impurity-diffused layer 9.sub.a in the substrate.
Then, as seen at (C) in FIG. 8, the opening 21.sub.a is created in the light-generating semiconductor region 4&#39; by anisotropic etching.  Then the opening 13.sub.a is likewise created in the impurity-diffused layer 9.sub.a of the substrate
3.sub.a.  Now has been exposed part of the n-type semiconductor region 7.sub.a of the substrate 3.sub.a through the opening 21.sub.a in the light-generating semiconductor region 4.sub.a and the opening 13.sub.a in the impurity-diffused layer 9.sub.a of
the substrate.  Then the notch 40 is created in the light light-generating semiconductor region 4&#39; by anisotropically etching away parts of the p-type compound semiconductor layer 19&#39; and active layer 18&#39; thereby exposing part of the n-type compound
semiconductor layer 17&#39;.
Now the substrate 3.sub.a&#39; and the light-generating semiconductor region 4&#39;, the latter comprising the buffer layer 16&#39;, n-type compound semiconductor layer 17&#39;, active layer 18&#39; and p-type compound semiconductor layer 19&#39;, of FIG. 8 (B) have now
been turned into the substrate 3.sub.a and the light-generating semiconductor region 4.sub.a comprising the buffer layer 16.sub.a, n-type compound semiconductor layer 17.sub.a, active layer 18.sub.a and p-type compound semiconductor layer 19.sub.a as in
FIG. 8 (C).
The order of creating the opening 21.sub.a and notch 40 in the light-generating semiconductor region 4&#39; is reversible, and so is the order of creating the notch 40 and the opening 13.sub.a.  It is also possible to form these opening 21.sub.a,
notch 40 and opening 13.sub.a into the funnel or like shape such as that of the hollow 21, FIG. 1.
Then, with reference back to FIG. 7, the top 42 of the light-generating semiconductor region 4.sub.a is covered with the current-spreading film 20.sub.a.  Then the surfaces bounding the opening 21.sub.a and opening 13.sub.a are covered with an
insulating film 22.sub.a.
Then there is formed the first electrode 5.sub.a, seen in both FIGS. 6 and 7, in ohmic contact with both the current-spreading film 20.sub.a and the n-type semiconductor region 7.sub.a of the substrate 3.sub.a.  Received in the openings 13.sub.a
and 21.sub.a, the first electrode 5.sub.a is formed to include an enlargement overlying the current-spreading film 20.sub.a to serve as a wire-bonding pad.  The second electrode 6.sub.a is formed on the exposed surface 40.sub.a of the n-type compound
semiconductor layer 17.sub.a of the light-generating semiconductor region 4.sub.a, either concurrently with or after the first electrode 5.sub.a.  The second electrode 6.sub.a is metal made and placed in ohmic contact with the n-type compound
semiconductor layer 17.sub.a.  The overvoltage-protected LED is completed as the underside 12 of the substrate 3.sub.a is subsequently covered with the insulating film 41.
The thus-completed overvoltage-protected LED is electrically circuited as equivalently diagramed in FIG. 9.  The terminals 31.sub.a and 32.sub.a of the overvoltage-protected LED circuit correspond respectively to the electrodes 5.sub.a and
6.sub.a in the construction of FIG. 7.  The LED proper 33.sub.a of the overvoltage-protected LED circuit represents those parts of the n-type compound semiconductor layer 17.sub.a, active layer 18.sub.a and p-type compound semiconductor layer 19.sub.a
which overlie the LED section 2.sub.a of the substrate 3.sub.a in the FIG. 7 construction.
The overvoltage-protected LED circuit of FIG. 9 further comprises a serial connection of two overvoltage protector diodes 34.sub.a and 35.sub.a.  The first overvoltage protector diode 34.sub.a represents the pn-junction arrangement of the n-type
region 7.sub.a and p-type impurity-diffused layer 9.sub.a of the substrate 3.sub.a.  The second overvoltage protector diode 35.sub.a represents the pn-junction arrangement of the p-type impurity-diffused layer 9.sub.a of the substrate 3.sub.a and the
buffer layer 16.sub.a of the light-generating semiconductor region 4.sub.a.  The first overvoltage protector diode 34.sub.a is connected reversely in parallel with the LED proper 33.sub.a.  Connected in series with the first voltage protector diode
34.sub.a and oriented opposite thereto, the second overvoltage protector diode 35.sub.a is connected forwardly in parallel with the LED proper 33.sub.a.
It is now clear that the embodiment of FIG. 7 is, although different from that of FIG. 1 in mechanical design, similar thereto in electric circuitry.  The advantages gained by this FIG. 7 embodiment may be summarized as follows:
1.  The two overvoltage protector diodes 34.sub.a and 35.sub.a are both made by utilizing the impurity-diffused layer 9.sub.a created secondarily in the substrate 3.sub.a as a result of the epitaxial growth of the light-generating semiconductor
region 4.sub.a thereon.  The overvoltage-protected LED is manufacturable most efficiently and economically.
2.  With both electrodes 5.sub.a and 6.sub.a arranged on the light-generating semiconductor region 4.sub.a, the device permits easy electrical connection to external circuitry.
3.  The two overvoltage protector diodes 34.sub.a and 35.sub.a are both built from those parts of the n-type semiconductor region 7.sub.a and p-type impurity-diffused layer 9.sub.a of the substrate 3.sub.a and the n-type buffer layer 16.sub.a and
n-type compound semiconductor layer 17.sub.a which underlie the electrode 6.sub.a.  Hardly any extra space is therefore required for these overvoltage protector diodes in addition to that for the LED proper.
FIG. 10 is an illustration of a further preferred form of overvoltage-protected LED according to the invention, which is identical with that of FIG. 7 except for a slight modification in its substrate 3.sub.b.  This modified substrate 3.sub.b is
similar to its FIG. 7 counterpart 3.sub.a in having, in addition to an n-type region 7.sub.b, a p-type impurity-diffused layer or a p-type layer 9.sub.b resulting from the epitaxial growth of the light-generating semiconductor region 4.sub.a thereon.
Although of the same composition as its FIG. 7 counterpart 9.sub.a, this p-type impurity-diffused layer 9.sub.b differs therefrom in having an annular trench 13.sub.b extending therethrough in communication, and axial alignment, with an opening
21.sub.b in the light-generating semiconductor region 4.sub.a.  The annular trench 13.sub.b in the p-type impurity-diffused layer 9.sub.b divides the same into a relatively small first part 9.sub.b1 and, around the same, a much larger second part
9.sub.b2.  The opening 21.sub.b extends throughout the light-generating semiconductor region 4.sub.a, between its top 42 and bottom 43, and is open to the tubular trench 13.sub.b in the p-type impurity-diffused layer 9.sub.b of the substrate 3.sub.b.
Thus the opening 21.sub.b is open to the n-type region 7.sub.b of the substrate 3.sub.b via the annular trench 13.sub.b.
The surfaces defining the opening 21.sub.b and annular trench 13.sub.b are all covered with an insulating film 22.sub.b.  Received in the opening 21.sub.b via the insulating film 22.sub.b, a first electrode 5.sub.b is in ohmic contact both with
the current-spreading film 20.sub.a on the top 42 of the light-generating semiconductor region 4.sub.a and with the first part 9.sub.b1 of the p-type impurity-diffused layer 9.sub.b of the substrate 3.sub.b.  The second electrode 6.sub.a is formed in the
same position as its FIG. 7 counterpart 6.sub.a, making ohmic contact with the n-type compound semiconductor layer 17.sub.a of the light-generating semiconductor region 4.sub.a.
The only constructional difference of this overvoltage-protected LED from that of FIG. 7 is that the annular trench 13.sub.b is formed in the p-type impurity-diffused layer 9.sub.b so as to divide the same into the parts 9.sub.b1 and 9.sub.b2.
It is therefore apparent that this LED is manufacturable by substantially the same method as that described above for the LED of FIG. 7.
FIG. 11 is an equivalent electric circuit diagram of the overvoltage-protected LED of FIG. 10.  Three overvoltage protector diodes 34.sub.a, 35.sub.a and 36 are interconnected in series and connected in parallel with the LED proper 33.sub.a
between the pair of terminals 31.sub.b and 32.sub.b.  The terminals 31.sub.b and 32.sub.b correspond to the electrodes 5.sub.b and 6.sub.a; the LED proper 33.sub.a to the combination of the n-type compound semiconductor layer 17, and active layer
18.sub.a and p-type compound semiconductor layer 19.sub.a; the first overvoltage protector diode 34.sub.a to the pn-junction arrangement of the n-type region 7.sub.b of the substrate 3.sub.b and the second part 9.sub.b2 of the p-type impurity-diffused
layer 9.sub.b; the second overvoltage protector diode 35.sub.a to the pn-junction arrangement of the second part 9.sub.b2 of the p-type impurity-diffused layer 9.sub.b and the n-type buffer layer 16.sub.a; and the third overvoltage protector diode 36 to
the pn-junction arrangement of the first part 9.sub.b1 of the p-type impurity-diffused layer 9.sub.b and the n-type region 7.sub.b of the substrate 3.sub.b.
The third overvoltage protector diode 36, newly introduced in this embodiment of the invention, is serially connected to the two other such diodes 34.sub.a and 35.sub.a and oriented in the same direction as the second diode 35.sub.a.  The reverse
breakdown voltage of the combination of the second and third overvoltage protector diodes 35.sub.a and 36 is set lower than the breakdown voltage of the LED proper 33.sub.a, as represented by the curve B.sub.2 in the graph of FIG. 5.  The breakdown
voltage of the first overvoltage protector diode 34.sub.a is set higher than the turn-on voltage of the LED proper 33.sub.a, as indicated by the curve B.sub.1 in FIG. 5.
Thus the reverse voltage withstanding capability of this embodiment is made higher by the third overvoltage protector diode 36.  The other advantages of this embodiment are as previously set forth in connection with that of FIG. 7.
Embodiment of FIGS. 12-13
The overvoltage-protected LED shown in FIG. 12 is similar in construction to that of FIG. 7 except that the former incorporates a Schottky diode for protection against overvoltages.  A region 50 of metal is interposed between the first electrode
5.sub.c and the n-type semiconductor region 7.sub.a of the substrate 3.sub.a for providing a metal-semiconductor junction needed as a potential barrier by the Schottky diode.  Disposed in the opening 13.sub.a in the p-type impurity-diffused layer 9.sub.a
of the substrate 3.sub.a, the Schottky metal region 50 makes Schottky contact with the n-type semiconductor region 7.sub.a of the substrate 3.sub.a.  The insulating film 22.sub.a electrically isolates the Schottky metal region 50 from both p-type
impurity-diffused layer 9.sub.a of the substrate 3.sub.a and light-generating semiconductor region 4.sub.a.  The first electrode 5, makes ohmic contact with both current-spreading film 20.sub.a and Schottky metal region 50.  The first electrode 5, and
Schottky metal region 50 might be of the same material.
This overvoltage-protected LED is of exactly the same construction as that of FIG. 7 except for the Schottky metal region 50.  The method of fabricating this LED is therefore considered self-evident from the foregoing description of the method of
making the LED of FIG. 7.
Electrically, as is apparent from the equivalent circuit diagram in FIG. 13, this LED is equipped with a serial connection of three overvoltage protector diodes 34.sub.a, 35.sub.a and 36.sub.a in parallel with the LED proper 33.sub.a between the
pair of terminals 31.sub.c and 32.sub.c (electrodes 5.sub.c and 6.sub.a).  The first overvoltage protector diode 34.sub.a is the pn-junction diode comprised of the n-type region 7.sub.a and p-type impurity-diffused layer 9.sub.a of the substrate 3.sub.a. The second overvoltage protector diode 35.sub.a is the pn-junction diode comprised of the p-type impurity-diffused layer 9.sub.a of the substrate 3.sub.a and the buffer layer 16.sub.a of the light-generating semiconductor region 4.sub.a.  The added third
overvoltage protector diode 36.sub.a is the Schottky barrier diode comprised of the n-type region 7.sub.a of the substrate 3.sub.a and the Schottky metal region 50.
Like the third overvoltage protector diode 36, FIG. 11, of the FIGS. 10 and 11 embodiment, the overvoltage protector Schottky barrier diode 36.sub.a is connected in series with the two other overvoltage protector diodes 34.sub.a and 35.sub.a and
oriented in the same direction as the second 35.sub.a.  It is therefore clear that this embodiment obtains the same benefits as does that of FIGS. 10 and 11.
This embodiment incorporates a modified silicon substrate 3.sub.b and is otherwise similar to that of FIG. 7.  The modified substrate 3.sub.b is a lamination of a p-type semiconductor region 7.sub.b, n-type semiconductor layer 8.sub.a, and p-type
impurity-diffused layer 9.sub.a.  Unlike the n-type semiconductor region 8 of the FIG. 1 embodiment, which is formed by impurity diffusion from narrowly confined part of the substrate surface 11, the n-type semiconductor layer 8.sub.a of the substrate
3.sub.b is made by impurity diffusion from the entire substrate surface 11.  Overlying this n-type semiconductor layer 8.sub.a, the p-type impurity-diffused layer 9.sub.a of the substrate 3.sub.b is similar to its FIG. 1 counterpart 9 in being a
secondary product of the epitaxial growth of the light-generating semiconductor region 4.sub.a on the substrate.
The opening 21.sub.a in the light-generating semiconductor region 4.sub.a is open to the p-type semiconductor region 7.sub.b of the substrate 3.sub.b through another opening 13.sub.b in its p-type impurity-diffused layer 9.sub.a and n-type
semiconductor layer 8.sub.a.  The first electrode 5.sub.d is in ohmic contact with both the current-spreading layer 20.sub.a on the light-generating semiconductor region 4.sub.a and the p-type region 7.sub.b of the substrate 3.sub.b but is electrically
isolated from the light-generating semiconductor region 4.sub.a and the layers 8.sub.a and 9.sub.a of the substrate by the insulating film 22.sub.b.
FIG. 15 is explanatory of a method of fabricating the overvoltage-protected LED constructed as in FIG. 14.  As depicted at (A) in this figure, an n-type layer 8.sub.a&#39; may be formed in a p-type silicon substrate by the implantation and diffusion
of an n-type dopant from its surface 11, thereby providing a substrate 3.sub.b&#39; having a p-type region 7.sub.b&#39; and the n-type layer 8.sub.a&#39;.
The next step is the epitaxial growth of the light-generating semiconductor region 4&#39; on the surface 11 of the substrate 3.sub.b&#39;, as at (B) in FIG. 15.  The light-generating semiconductor region 4&#39; comprises as aforesaid the n-type buffer layer
16&#39;, n-type compound semiconductor layer 17&#39;, active layer 18&#39;, and p-type compound semiconductor layer 19&#39;.  During this epitaxial growth of the light-generating semiconductor region 4&#39;, the Group III elements contained in the n-type buffer layer 16&#39;
and n-type compound semiconductor layer 17&#39; will thermally migrate or diffuse to a certain depth into the substrate 3.sub.b&#39; thereby creating the p-type impurity-diffused layer 9.sub.a&#39;.  The depth of the p-type impurity-diffused layer 9.sub.a&#39; will be
such that the n-type semiconductor layer 8.sub.a&#39; of the substrate 3.sub.b&#39; will be left under the impurity-diffused layer 9.sub.a&#39;.
Then, as seen at (C) in FIG. 15, the opening 21.sub.a, opening 13.sub.b and notch 40 may be formed in the light-generating semiconductor region 4.sub.a.  Then the insulating films 22.sub.b and 41 and the electrodes 5.sub.d and 6.sub.a may be
formed as in FIG. 14 to complete the overvoltage-protected LED.
FIG. 16 is an equivalent electric circuit of the overvoltage protected LED of FIG. 14.  This LED is equipped with a serial connection of three overvoltage protector diodes 34, 35 and 36.sub.b in parallel with the LED proper 33.sub.a between the
pair of terminals 31.sub.d and 32.sub.d (electrodes 5.sub.d and 6.sub.d).  The first overvoltage protector diode 34 is the pn-junction diode comprised of the p-type semiconductor region 7.sub.b and n-type semiconductor layer 8.sub.a of the substrate
3.sub.b.  The second overvoltage protector diode 35 is the pn-junction diode comprised of the p-type impurity-diffused layer 9.sub.a and n-type semiconductor layer 8.sub.a of the substrate 3.sub.b.  The added third overvoltage protector diode 36.sub.b is
the pn-junction diode comprised of the p-type impurity-diffused layer 9.sub.a of the substrate 3.sub.b and the buffer layer 16.sub.a of the light-generating semiconductor region 4.sub.a.
The electric circuit of FIG. 16 is essentially the same as those drawn in FIGS. 11 and 13.  It is therefore apparent that this embodiment offers the same benefits as do those of FIGS. 10 and 12.
Notwithstanding the foregoing detailed disclosure it is not desired that the present invention be limited by the exact showing of the drawings or the description thereof.  The following is a brief list of possible modifications, alterations or
adaptations of the illustrated embodiments which are all believed to fall within the purview of this invention:
1.  In the embodiments of FIGS. 1, 10, 12 and 14 the n-type buffer layers 16 and 16.sub.a, n-type compound semiconductor layers 17 and 17.sub.a, and p-type compound semiconductor layers 19 and 19.sub.a of the light-generating semiconductor region
could all be switched in conductivity type.
2.  In the embodiment of FIG. 1 the second electrode 6 could be disposed on part of the surface 11 of the substrate 3.
3.  The light-generating semiconductor regions 4 and 4.sub.a could be furnished with known compound semiconductor layers for current-spreading and ohmic contact purposes.
4.  The electrodes 5, 5.sub.a, 5.sub.c and 5.sub.d could be placed in direct contact with the light-generating semiconductor region 4 or 4.sub.a, rather than through the current-spreading film 20 or 20.sub.a.
5.  The current-spreading film 20 or 20.sub.a could be open-worked for the passage of the generated light therethrough.
6.  The opening 21 or 21.sub.a in the light-generating semiconductor region 4.sub.a could take the form of a notch cut sideways in that region.
7.  The light-generating semiconductor region 4 or 4.sub.a could be made from compound semiconductors other than nitride semiconductors, although the latter are preferred for the purposes of this invention.
8.  The active layer of the light-generating semiconductor region is not an absolute necessity, light being generated only by the two compound semiconductor layers of opposite conductivity types placed in direct contact with each other.
"Overvoltage-protected Light-emitting Semiconductor Device, And Method Of Fabrication - Patent 7897497"
http://img.docstoccdn.com/thumb/206/31054031.png
LED INDICATOR OVERVOLTAGE PROTECTION
The 2011 Import and Export Market for Diodes, Transistors, and Similar Semiconductor Devices; Photosensitive Semiconductor Devices; and Light-Emitting Diodes in India
The 2011 Import and Export Market for Diodes, Transistors, and Similar Semiconductor Devices; Photosensitive Semiconductor Devices; and Light-Emitting Diodes in Europe
The 2011 Import and Export Market for Diodes, Transistors, and Similar Semiconductor Devices; Photosensitive Semiconductor Devices; and Light-Emitting Diodes in Africa
The 2011 Import and Export Market for Diodes, Transistors, and Similar Semiconductor Devices; Photosensitive Semiconductor Devices; and Light-Emitting Diodes in Asia
Light Emitting Diodes Business Strategy