Source: http://www.google.com/patents/US7662670?dq=4740761
Timestamp: 2016-05-01 14:21:52
Document Index: 627064683

Matched Legal Cases: ['Application No. 0301938', 'Application No. 030109388', 'Application No. 03013839', 'Application No. 03013839', 'Application No. 06026978', 'Application No. 06026978']

Patent US7662670 - Manufacturing method of semiconductor device - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA glass substrate is bonded through a resin to the top surface of a semiconductor wafer on which a first wiring is formed. A V-shaped groove is formed by notching from the back surface of the wafer. A second wiring connected with the first wiring and extending over the back surface of the wafer is formed....http://www.google.com/patents/US7662670?utm_source=gb-gplus-sharePatent US7662670 - Manufacturing method of semiconductor deviceAdvanced Patent SearchPublication numberUS7662670 B2Publication typeGrantApplication numberUS 11/488,890Publication dateFeb 16, 2010Priority dateOct 30, 2002Fee statusPaidAlso published asCN1296981C, CN1512553A, CN101064270A, CN101064270B, DE60321873D1, EP1416529A1, EP1416529B1, EP1416529B8, US7101735, US20040137723, US20070026639Publication number11488890, 488890, US 7662670 B2, US 7662670B2, US-B2-7662670, US7662670 B2, US7662670B2InventorsTakashi Noma, Hiroyuki Shinogi, Akira Suzuki, Yoshinori Seki, Koichi Kuhara, Yukihiro Takao, Hiroshi YamadaOriginal AssigneeSanyo Electric Co., Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (123), Non-Patent Citations (39), Referenced by (43), Classifications (28), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetManufacturing method of semiconductor device
US 7662670 B2Abstract
A glass substrate is bonded through a resin to the top surface of a semiconductor wafer on which a first wiring is formed. A V-shaped groove is formed by notching from the back surface of the wafer. A second wiring connected with the first wiring and extending over the back surface of the wafer is formed. A protection film composed of an organic resin or a photoresist layer to provide protection with an opening is formed on the second wiring by spray coating. A conductive terminal is formed by screen printing using the protection film as a solder mask. A cushioning material may be formed on the back surface of the wafer by spray coating.
providing a semiconductor wafer comprising a first wiring formed on a front surface thereof;
bonding a supporting substrate to the front surface of the semiconductor wafer;
etching the semiconductor wafer to expose a portion of the first wiring;
forming a second wiring connected with the exposed portion of the first wiring and extending over a back surface of the semiconductor wafer; and
forming a protection film on the second wiring by spray coating.
2. The method of claim 1, further comprising forming an opening in the protection film at a predetermined position to expose the second wiring.
3. The method of claim 2, further comprising forming a conductive terminal on the second wiring through the opening in the protection film.
4. The method of claim 1, wherein the protection film comprises an organic resin.
5. The method of claim 4, wherein the organic resin comprises a photoresist resin or an epoxy resin.
6. The method of claim 1, wherein the etching of the semiconductor wafer comprises forming a groove having a shape of a line along a dicing line.
7. The method of claim 1, wherein the etching of the semiconductor wafer comprises forming pits that are discrete along a dicing line.
8. A method of manufacturing a semiconductor device, comprising:
providing a semiconductor wafer comprising a first insulation film formed on a front surface thereof and a first wiring formed on the first insulation film;
etching the semiconductor wafer to expose a portion of the first insulation film;
forming a second insulation film to cover a back surface of the semiconductor wafer and the exposed portion of the first insulation film;
etching the first and second insulation films to expose a portion of the first wiring;
forming a second wiring connected with the exposed portion of the first wiring and extending over the second insulation film; and
9. The method of claim 8, further comprising forming an opening in the protection film at a predetermined position to expose the second wiring.
10. The method of claim 9, further comprising forming a conductive terminal on the second wiring through the opening in the protection film.
11. The method of claim 8, wherein the protection film comprises an organic resin.
12. The method of claim 11, wherein the organic resin comprises a photoresist resin or an epoxy resin.
13. The method of claim 8, wherein the etching of the semiconductor wafer comprises forming a groove having a shape of a line along a dicing line.
14. The method of claim 8, wherein the etching of the semiconductor wafer comprises forming pits that are discrete along a dicing line.
forming a second wiring connected with the exposed portion of the first wiring and extending over a back surface of the semiconductor wafer;
forming a first protection film on the second wiring by spin coating; and
forming a second protection film on the second wiring by spray coating.
16. The method of claim 15, further comprising forming an opening in the first and second protection films at a predetermined position to expose a portion of the second wiring.
17. The method of claim 15, further comprising forming a terminal on the exposed portion of the second wiring.
18. The method of claim 15, wherein the first protection film is formed prior to the formation of the second protection film.
19. The method of claim 15, wherein the second protection film is formed prior to the formation of the first protection film.
20. The method of claim 15, wherein the etching of the semiconductor wafer comprises forming a groove having a shape of a line along a dicing line.
21. The method of claim 15, wherein the etching of the semiconductor wafer comprises forming pits that are discrete along a dicing line. Description
This application is a continuation in part of Ser. No. 10/696,581, filed Oct. 30, 2003, now U.S. Pat. No. 7,101,735.
This invention relates to a manufacturing method of a semiconductor device which has ball-shaped conductive terminals.
A CSP (Chip Size Package) receives attention in recent years as a three-dimensional mounting technology as well as a new packaging technology. The CSP means a small package having about the same outside dimensions as those of a semiconductor die packaged in it.
A BGA (Ball Grid Array) type semiconductor device has been known as a kind of CSP. A plurality of ball-shaped conductive terminals made of metal such as solder is arrayed in a grid pattern on one principal surface of a package of the BGA type semiconductor device and is electrically connected with the semiconductor die mounted on the other side of the package.
When the BGA type semiconductor device is mounted into electronic equipment, the semiconductor die and external circuit on a printed circuit board are electrically connected by compression bonding of each of the conductive terminals to each of wiring patterns on the printed circuit board.
Such a BGA type semiconductor device has advantages in providing a large number of conductive terminals and in size reduction over other CSP type semiconductor devices such as an SOP (Small Outline Package) and a QFP (Quad Flat Package), which have lead pins protruding from their sides. The BGA type semiconductor device is used as an image sensor chip for a digital camera incorporated into a mobile telephone, for example.
FIGS. 11A and 11B show outline structure of a conventional BGA type semiconductor device. FIG. 11A is an oblique perspective figure showing a top side of the BGA type semiconductor device. And FIG. 11B is an oblique perspective figure showing a back side of the BGA type semiconductor device.
A semiconductor die 104 is sealed between a first glass substrate 102 and a second glass substrate 103 through epoxy resins 105 a and 105 b in the BGA type semiconductor device 101. A plurality of conductive terminals 106 is arrayed in a grid pattern on a principal surface of the second glass substrate 103, that is, on a back surface of the BGA type semiconductor device 101. The conductive terminals 106 are connected to the semiconductor die 104 through a plurality of second wirings 110. The plurality of second wirings 110 is connected with aluminum first wirings pulled out from inside of the semiconductor die 104, making each of the conductive terminals 106 electrically connected with the semiconductor die 104.
More detailed explanation on a cross-sectional structure of the BGA type semiconductor device 101 will be given hereafter referring to FIG. 12. FIG. 12 shows a cross-sectional view of the BGA type semiconductor devices 101 divided along dicing lines into individual dice.
The first wiring 107 is provided on an insulation film 108 on a top surface of the semiconductor die 104. The semiconductor die 104 is bonded to the first glass substrate 102 with the resin 105 a. A back surface of the semiconductor die 104 is bonded to the second glass substrate 103 with the resin 105 b. One end of the first wiring 107 is connected to the second wiring 110. The second wiring 110 extends from the end of the first wiring 107 to a surface of the second glass substrate 103. The ball-shaped conductive terminal 106 is formed on the second wiring 110 extended onto the second glass substrate 103.
A protection film 111 of an organic resin is formed before dicing on a top surface of the BGA type semiconductor device 101 described above, which has a V-shaped groove VG (Refer to FIG. 13A.). Conventionally, the protection film 111 is formed on a surface of the second wiring 110 by facing up the back surface of the semiconductor die 104, potting a thermosetting organic resin on it and spinning a semiconductor wafer, in which the semiconductor dice 104 are formed, to spread the thermosetting organic resin on the back surface utilizing centrifugal force.
In this method, however, the thermosetting organic resin accumulates too thick in a bottom of the V-shaped groove VG around the dicing line (dashed line), as shown in FIG. 13A. It is because the thermosetting organic resin has a property of a sticky paste. As a result, the organic resin accumulated in the bottom of the V-shaped groove VG shrinks more than the organic resin covering other portion of the semiconductor device 101, when the protection film 111 is hardened by baking (heat treatment). There arises a problem that the larger shrinking in the bottom of the V-shaped groove VG causes a warping in the semiconductor wafer. (The warping in direction indicated by arrows in FIG. 13B is caused.)
The warping in the semiconductor wafer poses a problem to a manufacturing process that follows. Especially in a process step to form the conductive terminal 106 by screen printing using the protection film 111 as a mask, accuracy of printing alignment gets worse, resulting in reduced yield or potential deterioration in reliability of the BGA type semiconductor device 101.
The invention provides a method of manufacturing a semiconductor device. The method includes providing a semiconductor wafer having a first wiring formed on its front surface, bonding a supporting substrate to the front surface of the semiconductor wafer, etching the semiconductor wafer to expose a portion of the first wiring, forming a second wiring connected with the exposed portion of the first wiring and extending over the back surface of the semiconductor wafer, and forming a protection film on the second wiring by spray coating.
The invention also provides another method of manufacturing a semiconductor device. The method includes providing a semiconductor wafer having a first insulation film formed on its front surface and a first wiring formed on the first insulation film, bonding a supporting substrate to the front surface of the semiconductor wafer, etching the semiconductor wafer to expose a portion of the first insulation film, forming a second insulation film to cover a back surface of the semiconductor wafer and the exposed portion of the first insulation film, etching the first and second insulation films to expose a portion of the first wiring, forming a second wiring connected with the exposed portion of the first wiring and extending over the second insulation film, and forming a protection film on the second wiring by spray coating.
The invention further provides a method of manufacturing a semiconductor device. The method includes providing a semiconductor wafer comprising a first wiring formed on its front surface, bonding a supporting substrate to the front surface of the semiconductor wafer, etching the semiconductor wafer to expose a portion of the first wiring, forming a second wiring connected with the exposed portion of the first wiring and extending over the back surface of the semiconductor wafer, forming a first protection film on the second wiring by spin coating, and forming a second protection film on the second wiring by spray coating.
FIG. 1 is a cross-sectional view showing a manufacturing method of a semiconductor device according an embodiment of this invention.
FIG. 2 is a cross-sectional view showing the manufacturing method of the semiconductor device according the embodiment of this invention.
FIG. 3 is a cross-sectional view showing the manufacturing method of the semiconductor device according the embodiment of this invention.
FIGS. 4A and 4B are cross-sectional views showing the manufacturing method of the semiconductor device according the embodiment of this invention.
FIG. 5 is a cross-sectional view showing the manufacturing method of the semiconductor device according the embodiment of this invention.
FIG. 6 is a cross-sectional view showing the manufacturing method of the semiconductor device according the embodiment of this invention.
FIG. 7 is a cross-sectional view showing the manufacturing method of the semiconductor device according the embodiment of this invention.
FIG. 8 is a cross-sectional view showing the manufacturing method of the semiconductor device according the embodiment of this invention.
FIG. 9 is a cross-sectional view showing the manufacturing method of the semiconductor device according the embodiment of this invention.
FIGS. 10A and 10B are cross-sectional views showing the manufacturing method of the semiconductor device according the embodiment of this invention.
FIGS. 11A and 11B are oblique perspective views showing a manufacturing method of a semiconductor device according to a conventional art.
FIG. 12 is a cross-sectional view showing the manufacturing method of the semiconductor device according to the conventional art.
FIGS. 13A and 13B are cross-sectional views showing the manufacturing method of the semiconductor device according to the conventional art.
FIGS. 14A and 14B are cross-sectional views showing a manufacturing method of a semiconductor device according another embodiment of this invention.
FIGS. 15A and 15B are a cross-sectional views showing the manufacturing method of the semiconductor device according the another embodiment of this invention.
FIGS. 16A and 16B are a cross-sectional views showing the manufacturing method of the semiconductor device according the another embodiment of this invention.
FIGS. 17A and 17B are a cross-sectional views showing the manufacturing method of the semiconductor device according the another embodiment of this invention.
FIGS. 18A and 18B are a cross-sectional views showing the manufacturing method of the semiconductor device according the another embodiment of this invention.
FIGS. 19A and 19B are plan views corresponding to two different horizontal configurations of the semiconductor device according the another embodiment of this invention.
A manufacturing method of a semiconductor device according to an embodiment of this invention will be explained referring to figures hereinafter. FIGS. 1-6 are cross-sectional views showing the manufacturing method of the semiconductor device according the embodiment of this invention.
First, a semiconductor wafer 1 a having a plurality of semiconductor dice 1 is provided, as shown in FIG. 1. The semiconductor dice 1 are CCD image sensors, for example, and are manufactured by semiconductor wafer processing. A pair of first wirings 3 made mainly of aluminum or copper are formed to be 1 μm thick by sputtering on a insulation film 2 formed on the semiconductor wafer 1 a. Each of the pair of first wirings 3 is formed facing each other across a border line (called a dicing line or a scribe line) S to divide the semiconductor wafer into individual dice. Or, a first wiring 3 may be formed extending across the border line S and divided into a pair of first wirings 3 later on.
Each of the pair of first wirings 3 makes a pad extending from a bonding pad in the semiconductor die 1 to proximity of the border line S. That is, each of the pair of first wirings 3 is a pad for external connection, and is electrically connected with a circuit in the semiconductor die 1 which is not shown in the figure.
Next, a first glass substrate 4 of thickness of 200 μm is bonded to a top surface of the semiconductor wafer 1 a, on which the first wirings 3 have been formed, using a resin 5 a made of transparent epoxy material as a binder, as shown in FIG. 2. Then the semiconductor wafer 1 a is etched along the border line S from its back surface by dry etching to expose the insulation film 2, after the semiconductor wafer 1 a is back-ground to 100 μm in thickness. Although the semiconductor wafer 1 a is divided into individual dice 1 by the dry etching, the semiconductor dice 1 are held together with the first glass substrate 4 working as a supporting substrate to keep a shape of a sheet of the semiconductor wafer 1 a. Then another supporting substrate of a second glass substrate 6 of 100 μm in thickness is bonded to the back surface of the semiconductor dice 1 using a resin 5 b as a binder, as shown in FIG. 3.
After that, a cushioning material 7 made of flexible photosensitive organic film is preferably formed on a flat portion at predetermined position on each of the second glass substrates 6, as shown in FIG. 4A. The cushioning material 7 is to absorb a stress applied on a conductive terminal 10, which will be described later, and prevent the glass substrate from cracking. Note that the cushioning material 7 may be made of a material other than the photosensitive organic film, as long as it is flexible.
The cushioning material 7 is formed on the surface of the second glass substrate 6 by coating by spraying (hereafter referred to as spray coating) a film-forming material such as liquid photosensitive organic material toward the surface of the second glass substrate 6 with a spray coater (not shown).
The spray coater is structured to apply pressure on the liquid photosensitive organic material and spray it from a thin nozzle on the surface of the second glass substrate 6, making the photosensitive organic material mist of fine particles. The spray coater may be controlled manually or automatically, as long as it is structured as described above.
Then unwanted portion (portion except for portions at the predetermined positions) of the cushioning material 7 formed on the second glass substrate 6 is removed.
The cushioning material 7 is formed in uniform thickness by the spray coating. Therewith the conductive terminal 10 can be formed at a predetermined position and of a predetermined height, when the conductive terminal 10 is formed above the cushioning material 7 later on. As a result, the stress applied on the conductive terminal 10 is made uniform, preventing cracking and warping of the glass substrate due to the stress from occurring.
After that, notching is made from the back surface of the semiconductor die 1 along the border line S. The notching is made by cutting the semiconductor die 1 from its back surface using a saw-shaped tool such as a blade, for example. The notching is made from the second glass substrate 6 until a part of the first glass substrate 4 is cut so that side edges of the first wirings 3 are exposed on the notched surface. A V-shaped groove VG is formed along the border line S by the notching. Since the exposed surface is contaminated by the notching in some cases, the exposed surface may be cleaned by dry etching if necessary.
The notching is made after forming the cushioning material 7 in the embodiment described above. Not limited to that, the cushioning material 7 may be formed after the notching process by spray coating. Since the cushioning material 7 is formed uniform in thickness over the surface including the surface of the V-shaped groove VG without accumulating thick in a bottom of the V-shaped groove VG, consumption of the photosensitive organic material is reduced as much as possible in this case also. Besides, the semiconductor wafer 1 a is prevented from warping, because the photosensitive organic material is formed uniform in thickness without becoming thick in the bottom of the V-shaped groove VG.
Next, a metal layer of thickness of about 3 μm made mainly of aluminum or copper is formed to cover the second glass substrate 6 and the V-shaped groove VG formed by the notching, as shown in FIG. 4B. Then, patterning is made on the metal layer 8 to form a second wiring 8 which is electrically connected with the exposed side edge of the first wiring 3. Ni (nickel) and Au (gold) plating (not shown) is formed on the surface after the second wiring 8 is formed. The second wiring 8 extends over the surface of the second glass substrate 6 on the back surface of the semiconductor die 1. The conductive terminal 10, which will be described later, is formed on the second wiring 8 extended over the surface of the second glass substrate 6.
Next, a protection film 9 is formed on the second wiring 8, as shown in FIG. 5. The protection film 9 works as a solder mask in later process step of screen printing. The protection film 9 is formed on the surface of the second wiring 8 by spray coating an organic resin such as an epoxy resin, for example, with a spray coater (not shown) in direction indicated with arrows in the figure, that is, toward the surface of the second wiring 8.
The spray coater is structured to apply pressure on the liquid organic resin and spray it from a thin nozzle on the surface of the second wiring 8, making the organic resin mist of fine particles. The spray coater may be controlled manually or automatically, as long as it is structured as described above.
Since the protection film 9 is formed to have uniform thickness on the surface including the V-shaped groove VG without becoming a thick pile in the bottom of the V-shaped groove VG, consumption of the organic resin is reduced as much as possible.
When a thermosetting resin is used as the organic resin, the protection film 9 is hardened by baking at predetermined temperature after spray coating the protection film 9. Unlike in the case of the conventional art, warping of the semiconductor wafer 1 a does not occur in this case, since the protection film 9 is formed to have uniform thickness without becoming thick in the bottom of the V-shaped groove VG The protection film 9 may be formed of a photoresist material.
Next, an opening K is formed at predetermined position in the protection film 9 above the second glass substrate 6 to expose the second wiring 8, so that the conductive terminal 10, which will be described later, is formed in the opening K. The opening K is formed above the cushioning material 7, when the cushioning material 7 is provided. The opening K is formed using a photoresist layer R as described below.
As shown in FIG. 6, the photoresist layer R is formed on the protection film 9 by spray coating a liquid photoresist material, for example, in direction as indicated with arrows in the figure, that is, toward a surface of the protection film 9. Forming the photoresist layer R by spray coating is done with a spray coater (not shown).
The spray coater is structured to apply pressure on the liquid photoresist material and spray it from a thin nozzle on the surface of the protection film 9, making the photoresist material mist of fine particles. The spray coater may be controlled manually or automatically, as long as it is structured as described above.
Since the photoresist layer R is formed to have uniform thickness on the surface including the V-shaped groove VG without becoming thick in the bottom of the V-shaped groove VG, consumption of the photoresist material is reduced as much as possible.
When a thermosetting resin is used as the photoresist material, the photoresist layer R is hardened by baking at predetermined temperature after spray coating the photoresist layer R. Unlike in the case of the conventional art, warping of the semiconductor wafer 1 a does not occur in this case, since the photoresist layer R is formed to have uniform thickness without accumulating thick in the bottom of the V-shaped groove VG.
Next, as shown in FIG. 7, portions of the photoresist layer R above the cushioning material 7 are removed by exposure using a mask (not shown) and development. Then, portions of the protection film 9 are removed by etching using the photoresist layer R as a mask, from which above-mentioned portions are removed, so that the openings K are formed to expose the second wiring 8, as shown in FIG. 8. After that, the photoresist layer R is removed, as shown in FIG. 9.
Next, the conductive terminals 10 made of metal such as solder are formed on the second wiring 8 exposed in the openings K, by screen printing using the protection film 9 with the openings K as a mask, as shown in FIG. 10A. Each of the conductive terminals 10 is disposed above the cushioning material 7, when the cushioning material 7 is provided.
The screen printing is made with high accuracy, since the warping in the semiconductor wafer 1 a is suppressed compared with the conventional art. That is, yield and reliability of the BGA type semiconductor device are improved with this embodiment by improving accuracy of processing such as the screen printing which requires flatness of the semiconductor wafer.
After that, a reflow process is performed. Therewith the conductive terminals 10 are made ball-shaped.
Next, the semiconductor wafer 1 a is diced along the dicing lines S into individual semiconductor dice 1, as shown in FIG. 10B. With this, the BGA type semiconductor device is completed.
The photoresist layer R to form the openings K is formed on the protection film 9 by spray coating in the embodiment described above. This invention is not limited to that. That is, when a photoresist layer is used as a masking material in any other process step, the photoresist layer may be formed by spray coating.
Although the first glass substrate 4 and the second glass substrate 6 are bonded to the semiconductor wafer 1 a in the embodiment to secure reliability, the second glass substrate 6 may be omitted to simplify the manufacturing process. In this case, the groove is formed by etching the semiconductor wafer 1 a along the border line S from its back surface to expose the first wirings 3, after back grinding the semiconductor wafer 1 a as described referring to FIG. 2. The etching is made using a photoresist layer which is formed by spray coating a photoresist material on the back surface of the semiconductor wafer 1 a. If the cushioning material 7 is to be provided on the back surface of the semiconductor die, the cushioning material 7 is formed on the back surface of the semiconductor wafer 1 a by spray coating. Furthermore, the protection film 9 is formed on the second wiring 8 by spray coating, after the second wiring 8 is formed on the back surface of the semiconductor wafer 1 a (semiconductor die 1).
FIGS. 14A-19B show a manufacturing method of a semiconductor device according another embodiment of this invention, which does not employ the second glass substrate 6 as explained above.
The steps shown in FIGS. 14A and 14B are essentially the same as those in FIGS. 1 and 2. Reference numerals 11, 12, 13, 14 and 15 correspond to the semiconductor wafer, the first insulation film, the first firings, the glass substrate and the resin layer, respectively. The hole K1 is formed by etching the wafer 11, either with dry etching using SF6 or C4F8 or with conventional wet etching.
A second insulation film 16 is formed on the back surface of the wafer 11, including the bottom and the sidewall of the hole K1, as shown in FIG. 15A. In this embodiment, the second insulation film 16 is a an oxide film, or a silicon nitride film, formed by a CVD method and has a thickness of about 3 μm. A photoresist layer (not shown) is formed on the second insulation film 16 and has an opening corresponding to the first wirings 13. The first and second insulation films 12 and 16 are etched through the opening of the resist layer by conventional wet etching. A conventional dry etching may be also used in this step. As a result, the second insulation film 16 has an opening K2 where the first wirings are exposed, as shown in FIG. 15B.
A cushioning pad 17 is formed on the second insulation film 16, for example by the spray coating described in the first embodiment. The second wiring 18 is then formed on the back surface of the wafer 11, including the cushioning pad 17, the sidewall of the hole K1 and the first wirings 13 exposed in the opening K2, as shown in FIG. 16A. It is noted that the cushioning pad 17 may not be necessary for some applications. A Ni—Au plating film 19 is formed on the second wiring 18 by electroless plating, as shown in FIG. 16B.
A first protection film 20 a is spin coated to the back surface of the wafer 11, as shown in FIG. 17A. In this embodiment, a photoresist solution is spin coated at about 5000 rpm. It is also possible to use an organic resin solution, which is not a photoresist solution, for the coating. It was found that the first protection film 20 a is thin at the upper edge of the hole K1. The thin edged is shown as T in FIG. 17A. In some cases, the edge portion of the wirings 18 and 19 in the T region breaks the thinned first protection film 20 a and becomes exposed through the first protection film 20 a. This protection film alone would cause device defects, such as short circuit. Thus, a second protection film 20 b is spray coated to the first protection film 20 a, as shown in FIG. 17B. A photoresist solution is also spray coated to the wafer 11. The spray coating is similar to those described in the first embodiment. Because the spray coating provides relatively uniform protection layer, the thin edge (T) of the first protection film 20 b is reinforced without forming large pool of the coating solution in the hole K1. It is noted that when the device does not include the cushioning pad 17, the edge thinning of the first protection film 20 a is observed. This thinning is also supplemented by spray coating.
As an alternative to the process steps shown in FIGS. 17A and 17B, the first protection film 20 a is formed by spray coating so that the edge portion of the wirings 18 and 19 in the T region is well covered by the first protection film 20 a. Then, the second protection film 20 b is formed on the first protection film 20 a by spin coating. Even though the second protection film 20 b formed by spin coating may break at the thin edge (T) as explained above, the edge portion of the wirings 18 and 19 is not exposed, because it is covered by the protection film 20 a which has been formed by spray coating. The added spin-coated protection film 20 b improves protection against moisture penetration.
As shown in FIG. 18A, the conductive terminals 21 are formed on the Ni—Au plating film 19 in a manner similar to that described with respect to FIGS. 5-10A. However, a processing method other than the spray coating may be used to form the photoresist mask R. Finally, the wafer 11 and the glass substrate 14 are cut through the dicing line S, as shown in FIG. 18B. It is noted that in some application it is possible to remove the glass substrate 14 after the step of FIG. 18B to produce a semiconductor device.
FIGS. 19A and 19B show two examples of the horizontal configuration of the hole K1 shown in FIG. 14B. In the configuration of FIG. 19A, the hole K1 is aligned with the dicing lines S. In other words, on the bottom surface of the wafer 11 the hole K1 form a lattice pattern. On the other hand, in the configuration of FIG. 19B, the holes K1 are formed along the dicing line S but not continuous. The holes K1 are separate pits that expose corresponding first wirings 13.
This invention is applied to the BGA type semiconductor device which has conductive terminals on the back surface of the semiconductor die in the embodiments described above. Not limited to that, this invention may also be applied to a so-called LGA (Land Grid Array) type semiconductor device which has no conductive terminal on the back surface of the semiconductor die. That is, the semiconductor device is formed to have the protection film on the surface of the second wiring, but not to have the conductive terminal in the opening K in the protection film.
When this invention is applied to form the film of the cushioning material, the protection film or the film of the photoresist layer, each of the films mentioned above is formed to have uniform thickness, since the method of this embodiment uses spray coating in which the material to form the film is sprayed making mist of fine particles. When the protection film or the photoresist layer is baked, the semiconductor wafer is prevented from warping, because localized severe shrinking of the protection film or the photoresist layer is suppressed. Yield and reliability of the BGA type semiconductor device are improved with this embodiment by improving accuracy of processing such as the screen printing which requires flatness of the semiconductor wafer.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3648131Nov 7, 1969Mar 7, 1972IbmHourglass-shaped conductive connection through semiconductor structuresUS3756872Oct 6, 1969Sep 4, 1973Lucas Industries LtdMethod of making non-planar semiconductor devicesUS3787252Nov 8, 1971Jan 22, 1974Honeywell Inf Systems ItaliaConnection means for semiconductor components and integrated circuitsUS4954875Oct 28, 1987Sep 4, 1990Laser Dynamics, Inc.Semiconductor wafer array with electrically conductive compliant materialUS4978639Jan 10, 1989Dec 18, 1990Avantek, Inc.Method for the simultaneous formation of via-holes and wraparound plating on semiconductor chipsUS5229647Sep 21, 1992Jul 20, 1993Micron Technology, Inc.High density data storage using stacked wafersUS5350662Jan 13, 1994Sep 27, 1994Hughes Aircraft CompanyMaskless process for forming refractory metal layer in via holes of GaAs chipsUS5476819Jun 1, 1994Dec 19, 1995Litton Systems, Inc.Substrate anchor for undercut silicon on insulator microstructuresUS5648684Jul 26, 1995Jul 15, 1997International Business Machines CorporationEndcap chip with conductive, monolithic L-connect for multichip stackUS5682062Jun 5, 1995Oct 28, 1997Harris CorporationSystem for interconnecting stacked integrated circuitsUS5691245Oct 28, 1996Nov 25, 1997He Holdings, Inc.Methods of forming two-sided HDMI interconnect structuresUS5895234Nov 25, 1997Apr 20, 1999Sony CorporationSemiconductor device and method for producing the sameUS5895970May 1, 1998Apr 20, 1999Nec CorporationSemiconductor package having semiconductor element, mounting structure of semiconductor package mounted on circuit board, and method of assembling semiconductor packageUS5904546Feb 12, 1996May 18, 1999Micron Technology, Inc.Method and apparatus for dicing semiconductor wafersUS5910687 *Jan 24, 1997Jun 8, 1999Chipscale, Inc.Wafer fabrication of die-bottom contacts for electronic devicesUS5927993Feb 3, 1992Jul 27, 1999Motorola, Inc.Backside processing methodUS5998866Jan 16, 1998Dec 7, 1999Matsushita Electric Industrial Co., Ltd.Semiconductor device having a lead clamping arrangementUS6002163Dec 21, 1998Dec 14, 1999General Electric CompanyElectronic device pad relocation, precision placement, and packaging in arraysUS6027958Jul 11, 1996Feb 22, 2000Kopin CorporationTransferred flexible integrated circuitUS6042922Feb 23, 1998Mar 28, 2000Lintec CorporationAdhesive sheet for wafer setting and process for producing electronic componentUS6051489May 13, 1997Apr 18, 2000Chipscale, Inc.Electronic component package with posts on the active side of the substrateUS6054760Dec 23, 1996Apr 25, 2000Scb Technologies Inc.Surface-connectable semiconductor bridge elements and devices including the sameUS6066513Oct 2, 1998May 23, 2000International Business Machines CorporationProcess for precise multichip integration and product thereofUS6110825Nov 25, 1998Aug 29, 2000Stmicroelectronics, S.R.L.Process for forming front-back through contacts in micro-integrated electronic devicesUS6136668Oct 9, 1998Oct 24, 2000Mitsubishi Denki Kabushiki KaishaMethod of dicing semiconductor waferUS6184060May 22, 1998Feb 6, 2001Trusi Technologies LlcIntegrated circuits and methods for their fabricationUS6221751Jun 26, 1998Apr 24, 2001Chipscale, Inc.Wafer fabrication of die-bottom contacts for electronic devicesUS6259039Dec 29, 1998Jul 10, 2001Intel CorporationSurface mount connector with pins in viasUS6300224Jul 25, 2000Oct 9, 2001Nippon Sheet Glass Co., Ltd.Methods of dicing semiconductor wafer into chips, and structure of groove formed in dicing areaUS6316287Sep 13, 1999Nov 13, 2001Vishay Intertechnology, Inc.Chip scale surface mount packages for semiconductor device and process of fabricating the sameUS6326689Jul 26, 1999Dec 4, 2001Stmicroelectronics, Inc.Backside contact for touchchipUS6339251Nov 29, 1999Jan 15, 2002Samsung Electronics Co., LtdWafer grooves for reducing semiconductor wafer warpingUS6358772Jan 15, 1999Mar 19, 2002Nec CorporationSemiconductor package having semiconductor element mounting structure of semiconductor package mounted on circuit board and method of assembling semiconductor packageUS6362529Sep 22, 2000Mar 26, 2002Sharp Kabushiki KaishaStacked semiconductor deviceUS6399463Mar 1, 2001Jun 4, 2002Amkor Technology, Inc.Method of singulation using laser cuttingUS6406934Sep 5, 2000Jun 18, 2002Amkor Technology, Inc.Wafer level production of chip size semiconductor packagesUS6420211Dec 23, 1999Jul 16, 2002GemplusMethod for protecting an integrated circuit chipUS6424031May 8, 2000Jul 23, 2002Amkor Technology, Inc.Stackable package with heat sinkUS6432744Oct 31, 1998Aug 13, 2002Texas Instruments IncorporatedWafer-scale assembly of chip-size packagesUS6433418Apr 29, 1999Aug 13, 2002Fujitsu LimitedApparatus for a vertically accumulable semiconductor device with external leads secured by a positioning mechanismUS6485814Feb 25, 2000Nov 26, 2002Fujitsu LimitedHigh density thin film circuit board and method of production thereofUS6506681Dec 6, 2000Jan 14, 2003Micron Technology, Inc.Thin flip—chip methodUS6552426May 3, 2001Apr 22, 2003Sharp Kabushiki KaishaSemiconductor device and method of manufacturing sameUS6597059Apr 4, 2001Jul 22, 2003Amkor Technology, Inc.Thermally enhanced chip scale lead on chip semiconductor packageUS6607941Jan 11, 2002Aug 19, 2003National Semiconductor CorporationProcess and structure improvements to shellcase style packaging technologyUS6611052Nov 16, 2001Aug 26, 2003Micron Technology, Inc.Wafer level stackable semiconductor packageUS6624505Jan 11, 2001Sep 23, 2003Shellcase, Ltd.Packaged integrated circuits and methods of producing thereofUS6646289Feb 3, 1999Nov 11, 2003Shellcase Ltd.Integrated circuit deviceUS6649931Nov 13, 2001Nov 18, 2003Hitachi, Ltd.Semiconductor wafer, semiconductor chip, semiconductor device and method for manufacturing semiconductor deviceUS6693358Oct 10, 2001Feb 17, 2004Matsushita Electric Industrial Co., Ltd.Semiconductor chip, wiring board and manufacturing process thereof as well as semiconductor deviceUS6703689Jul 10, 2001Mar 9, 2004Seiko Epson CorporationMiniature optical element for wireless bonding in an electronic instrumentUS6720661Jun 1, 2001Apr 13, 2004Seiko Epson CorporationSemiconductor device, method of fabricating the same, stack-type semiconductor device, circuit board and electronic instrumentUS6753936May 13, 2002Jun 22, 2004Dai Nippon Pringing Co., Ltd.Field sequential color liquid crystal display deviceUS6780251Jul 18, 2002Aug 24, 2004Hitachi Kokusai Electric, Inc.Substrate processing apparatus and method for fabricating semiconductor deviceUS6781244Dec 4, 2002Aug 24, 2004National Semiconductor CorporationElectrical die contact structure and fabrication methodUS6805279Jun 27, 2002Oct 19, 2004Taiwan Semiconductor Manufacturing Co., Ltd.Fluxless bumping process using ionsUS6812573Jun 25, 2001Nov 2, 2004Matsushita Electric Industrial Co., Ltd.Semiconductor device and method for manufacturing the sameUS6828175Jun 10, 2003Dec 7, 2004Micron Technology, Inc.Semiconductor component with backside contacts and method of fabricationUS6848177Mar 28, 2002Feb 1, 2005Intel CorporationIntegrated circuit die and an electronic assembly having a three-dimensional interconnection schemeUS6864172Jun 17, 2003Mar 8, 2005Sanyo Electric Co., Ltd.Manufacturing method of semiconductor deviceUS6894386Apr 8, 2002May 17, 2005Micron Technology, Inc.Apparatus and method for packaging circuitsUS6964915Nov 21, 2003Nov 15, 2005Micron Technology, Inc.Method of fabricating encapsulated semiconductor components by etchingUS7045870Oct 2, 2002May 16, 2006Sony CorporationSolid image-pickup device and method for manufacturing the solid image pickup deviceUS7064047Jul 19, 2004Jun 20, 2006Fujitsu LimitedSemiconductor device having a ball grid array and a fabrication process thereofUS7067354Jun 18, 2004Jun 27, 2006National Semiconductor CorporationElectrical die contact structure and fabrication methodUS7101735 *Oct 30, 2003Sep 5, 2006Sanyo Electric Co., Ltd.Manufacturing method of semiconductor deviceUS7208340Dec 12, 2003Apr 24, 2007Sanyo Electric Co., Ltd.Semiconductor device manufacturing methodUS7271466Aug 18, 2005Sep 18, 2007Sanyo Electric Co., Ltd.Semiconductor device with sidewall wiringUS7312107Aug 4, 2004Dec 25, 2007Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method thereofUS7312521Apr 23, 2003Dec 25, 2007Sanyo Electric Co., Ltd.Semiconductor device with holding memberUS7399683Jan 14, 2005Jul 15, 2008Sanyo Electric Co., Ltd.Manufacturing method of semiconductor deviceUS7456083Mar 2, 2005Nov 25, 2008Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method of the sameUS20010005043Dec 13, 2000Jun 28, 2001Masaki NakanishiSemiconductor device and a method of manufacturing the sameUS20020005400Aug 31, 2001Jan 17, 2002Arnon GatRapid thermal processing chamber for processing multiple wafersUS20020016024Oct 1, 2001Feb 7, 2002Thomas Danielle A.Backside contact for touchchipUS20020022343Aug 13, 2001Feb 21, 2002Fujitsu Quantum Devices LimitedSemiconductor device and method of manufacturing the sameUS20020025587Jun 27, 2001Feb 28, 2002Seiko Epson CorporationSemiconductor device and method for manufacturing the sameUS20020038890Jun 26, 2001Apr 4, 2002Shinji OhuchiSemiconductor device and method for manufacturing the same, semiconductor wafer and semiconductor device manufactured therebyUS20020047210Oct 10, 2001Apr 25, 2002Yuichiro YamadaSemiconductor chip, wiring board and manufacturing process thereof as well as semiconductor deviceUS20020048889Jul 9, 2001Apr 25, 2002Nec CorporationMethod of manufacturing semiconductor device with sidewall metal layersUS20020076855Dec 15, 2000Jun 20, 2002Micro-Asi, IncMethod, apparatus and system for building an interposer onto a semiconductor wafer using laser techniquesUS20020089043Dec 28, 1999Jul 11, 2002Sang Wook ParkSemiconductor package with shortened electric signal pathsUS20020105591Jan 22, 2002Aug 8, 2002Olympus Optical Co., Ltd.Solid-state image pickup apparatus and fabricating method thereofUS20020110953Apr 2, 2002Aug 15, 2002Ahn Kie Y.Wafer on wafer packaging and method of fabrication for full-wafer burn-in and testingUS20020139577Mar 27, 2001Oct 3, 2002Miller Charles A.In-street integrated circuit wafer viaUS20020158060Feb 28, 2001Oct 31, 2002Kyoji UchiyamaWafer heating apparatus and ceramic heater, and method for producing the sameUS20020185725Jul 25, 2002Dec 12, 2002Moden Walter L.Low profile multi-IC chip package connectorUS20030077878Oct 19, 2001Apr 24, 2003Applied Materials, Inc.Method for dicing a semiconductor waferUS20030094683Nov 16, 2001May 22, 2003Poo Chia YongStackable semiconductor package and wafer level fabrication methodUS20030134453Jan 11, 2002Jul 17, 2003National Semiconductor CorporationProcess and structure improvements to shellcase style packaging technologyUS20030216009Apr 24, 2003Nov 20, 2003Hitachi, Ltd.Semiconductor device and manufacturing the sameUS20030230805Apr 23, 2003Dec 18, 2003Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method thereofUS20040017012Jul 11, 2003Jan 29, 2004Yuichiro YamadaSemiconductor chip, wiring board and manufacturing process thereof as well as semiconductor deviceUS20040041260Aug 29, 2002Mar 4, 2004Wood Alan G.Semiconductor component with backside contacts and method of fabricationUS20040137701Oct 14, 2003Jul 15, 2004Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method thereofUS20040142509Sep 12, 2003Jul 22, 2004Seiko Epson CorporationSemiconductor device and method of manufacturing the same, circuit board, and electronic instrumentUS20040161920Dec 12, 2003Aug 19, 2004Sanyo Electric Co., Ltd.Semiconductor device manufacturing methodUS20040229405Jun 18, 2004Nov 18, 2004Ashok PrabhuElectrical die contact structure and fabrication methodUS20040235270Jun 28, 2004Nov 25, 2004Sanyo Electric Co., Ltd.Method of manufacturing semiconductor deviceUS20050095750Sep 24, 2004May 5, 2005Advanced Semiconductor Engineering, Inc.Wafer level transparent packagingUS20050208735Mar 2, 2005Sep 22, 2005Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method of the sameUS20050221585May 25, 2005Oct 6, 2005Xerox CorporationUse of a U-groove as an alternative to using a V-groove for protection against dicing induced damage in siliconUS20050266660Jul 26, 2003Dec 1, 2005Dag BehammerMethod for the production of indiviual monolithically integrated semiconductor circuitsUS20060068572Sep 14, 2005Mar 30, 2006Sanyo Electric Co., Ltd.Semiconductor device manufacturing methodUS20060079019Oct 7, 2005Apr 13, 2006Easetech Korea Co., Ltd.Method for manufacturing wafer level chip scale package using redistribution substrateUS20060270093Jul 25, 2006Nov 30, 2006Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method thereofUS20070026639Jul 19, 2006Feb 1, 2007Sanyo Electric Co., Ltd.Manufacturing method of semiconductor deviceUS20070117352Jan 18, 2007May 24, 2007Taiwan Semiconductor Manufacturing Company, Ltd.Method for dicing semiconductor wafersUS20070138498Jan 30, 2007Jun 21, 2007Tessera Technologies Hungary Kft.Methods and apparatus for packaging integrated circuit devicesUS20070166957Dec 27, 2006Jul 19, 2007Sanyo Electric Co., LtdMethod of manufacturing semiconductor deviceUS20080093708Dec 13, 2007Apr 24, 2008Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method thereofUS20080265424Jun 4, 2008Oct 30, 2008Sanyo Electric Co., Ltd.Semiconductor deviceUS20090023249Sep 15, 2008Jan 22, 2009Tessera, Inc.Wire bonded wafer level cavity packageDE10238444B4Aug 22, 2002May 12, 2011United Monolithic Semiconductors GmbhVerfahren zur Herstellung von vereinzelten monolithisch integrierten HalbleiterschaltungenDE19846232A1Oct 7, 1998Mar 9, 2000Fraunhofer Ges ForschungBack face contacted semiconductor device, e.g. an ion-sensitive FET, is produced by metabolizing a back face contact hole for contacting a connection region or metallization level of a front face circuit structureEP0468874A2Jul 22, 1991Jan 29, 1992Sumitomo Electric Industries, Ltd.Lamp annealing process for semiconductor wafer and apparatus for execution of such processEP1041617A4Jan 20, 1999Jul 18, 2001Citizen Watch Co LtdSemiconductor device and method of production thereof and semiconductor mounting structure and methodEP1376678A3Jun 18, 2003Feb 4, 2004Sanyo Electric Co., Ltd.Manufacturing method of semiconductor deviceEP1429377B1Dec 15, 2003Mar 26, 2008Sanyo Electric Co., Ltd.Method of reflowing conductive terminalsFR2767223B1 Title not availableJP2000286283A Title not availableJP2001127243A Title not availableJP2001189414A Title not available* Cited by examinerNon-Patent CitationsReference1A. Badihi (1999) "Shellcase Ultrathin Chip Size Package," Proceedings International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces, pp. 236-240.2European Office Action, dated Apr. 10, 2006, directed to EP Application No. 0301938.3; (4 pages).3European Office Action, dated Aug. 10, 2005, directed to EP Application No. 030109388.3; (15 pages).4European Office Action, dated Sep. 20, 2004, directed to EP Application No. 03013839.0; (5 pages).5European Office Action, dated Sep. 26, 2005, directed to EP Application No. 03013839.0; (3 pages).6European Search Report, dated Apr. 3, 2009 directed to related application No. EP 04 01 8715; 3 pages.7European Search Report, dated Jul. 21, 2009, directed to EP Application No. 06026978.4; (4 pages).8European Search Report, dated Sep. 12, 2003, directed to EP-03010938; (4 pages).9Extended EP Search Report dated Sep. 24, 2009, directed to EP Patent Application No. 06026978.4; 15 pages.10Kameyama, K., et al., U.S. Office Action mailed on Oct. 14, 2009, directed to U.S. Appl. No. 11/645,811; 8 pages.11Noma et al., U.S. Office Action mailed Aug. 12, 2009, directed to U.S. Appl. No. 11/956,160; (13 pages).12Noma, T. et al., U.S. Office Action mailed on Oct. 27, 2009, directed to U.S. Appl. No. 12/133,171; 6 pages.13Noma, Takashi et al., U.S Office Action mailed Apr. 12, 2007, directed at U.S. Appl. No. 10/910,805; 7 pages.14Noma, Takashi et al., U.S Office Action mailed Apr. 16, 2008, directed at U.S. Appl. No. 10/876,532; 7 pages.15Noma, Takashi et al., U.S Office Action mailed Apr. 16, 2009, directed at U.S. Appl. No. 11/956,160;24 pages.16Noma, Takashi et al., U.S Office Action mailed Apr. 2, 2004, directed at U.S. Appl. No. 10/462,829; 8 pages.17Noma, Takashi et al., U.S Office Action mailed Apr. 28, 2009, directed at U.S. Appl. No. 11/645,811; 9 pages.18Noma, Takashi et al., U.S Office Action mailed Aug. 1, 2006, directed at U.S. Appl. No. 10/420,943; 8 pages.19Noma, Takashi et al., U.S Office Action mailed Aug. 27, 2007, directed at U.S. Appl. No. 11/035,399; 7 pages.20Noma, Takashi et al., U.S Office Action mailed Dec. 9, 2004, directed at U.S. Appl. No. 10/420,943; 8 pages.21Noma, Takashi et al., U.S Office Action mailed Feb. 2, 2007, directed at U.S. Appl. No. 10/420,943; 9 pages.22Noma, Takashi et al., U.S Office Action mailed Feb. 26, 2009, directed at U.S. Appl. No. 12/133,171; 7 pages.23Noma, Takashi et al., U.S Office Action mailed Jul. 11, 2008, directed at U.S. Appl. No. 90/008,219; 17 pages.24Noma, Takashi et al., U.S Office Action mailed Jul. 21, 2006, directed at U.S. Appl. No. 10/733,799; 7 pages.25Noma, Takashi et al., U.S Office Action mailed Jul. 27, 2005, directed at U.S. Appl. No. 10/876,532; 6 pages.26Noma, Takashi et al., U.S Office Action mailed Jun. 9, 2005, directed at U.S. Appl. No. 10/733,799; 7 pages.27Noma, Takashi et al., U.S Office Action mailed Mar. 15, 2006, directed at U.S. Appl. No. 10/876,532; 9 pages.28Noma, Takashi et al., U.S Office Action mailed Mar. 28, 2005, directed at U.S. Appl. No. 10/696,581; 10 pages.29Noma, Takashi et al., U.S Office Action mailed Mar. 5, 2007, directed at U.S. Appl. No. 10/876,532;7 pages.30Noma, Takashi et al., U.S Office Action mailed Mar. 7, 2007, directed at U.S. Appl. No. 11/035,399; 6 pages.31Noma, Takashi et al., U.S Office Action mailed May 26, 2009, directed at U.S. Appl. No. 10/876,532; 11 pages.32Noma, Takashi et al., U.S Office Action mailed Nov. 14, 2008, directed at U.S. Appl. No. 10/876,532; 9 pages.33Noma, Takashi et al., U.S Office Action mailed Nov. 20, 2006, directed at U.S. Appl. No. 11/206,146;9 pages.34Noma, Takashi et al., U.S Office Action mailed Nov. 8, 2005, directed at U.S. Appl. No. 10/733,799; 5 pages.35Noma, Takashi et al., U.S Office Action mailed Oct. 11, 2006, directed at U.S. Appl. No. 10/910,805; 8 pages.36Noma, Takashi et al., U.S Office Action mailed Oct. 16, 2008, directed at U.S. Appl. No. 11/956,160; 31pages.37Noma, Takashi et al., U.S Office Action mailed on May 1, 2007, directed at U.S. Appl. No. 11/206,146;5 pages.38Noma, Takashi et al., U.S Office Action mailed Sep. 5, 2006, directed at U.S. Appl. No. 10/876,532; 7 pages.39Thomas Luxbacher Ph. D. et al. (1999) "Spray Coating for MEMS Interconnect & Advanced Packaging Applications," Fujifilm Interface 42nd Interface Microlithography Symposium, 5 pages.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8053868 *Nov 8, 2011Samsung Electro-Mechanics Co., Ltd.Wafer level chip scale package of image sensor and manufacturing method thereofUS8227886Jul 24, 2012Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of manufacturing semiconductor deviceUS8236613 *May 24, 2010Aug 7, 2012Alpha & Omega Semiconductor Inc.Wafer level chip scale package method using clip arrayUS8241959Jul 2, 2010Aug 14, 2012Tessera, Inc.Microelectronic packages fabricated at the wafer level and methods thereforUS8349654Jan 8, 2013Tessera, Inc.Method of fabricating stacked packages with bridging tracesUS8426957Apr 23, 2013Tessera, Inc.Edge connect wafer level stackingUS8431435Apr 30, 2013Tessera, Inc.Edge connect wafer level stackingUS8432032 *Jan 13, 2010Apr 30, 2013Chia-Sheng LinChip package and fabrication method thereofUS8461673Jun 11, 2013Tessera, Inc.Edge connect wafer level stackingUS8466542Mar 12, 2010Jun 18, 2013Tessera, Inc.Stacked microelectronic assemblies having vias extending through bond padsUS8476774Dec 12, 2011Jul 2, 2013Tessera, Inc.Off-chip VIAS in stacked chipsUS8513789 *Feb 9, 2007Aug 20, 2013Tessera, Inc.Edge connect wafer level stacking with leads extending along edgesUS8513794Oct 17, 2011Aug 20, 2013Tessera, Inc.Stacked assembly including plurality of stacked microelectronic elementsUS8551815Aug 1, 2008Oct 8, 2013Tessera, Inc.Stack packages using reconstituted wafersUS8629543Oct 27, 2010Jan 14, 2014Invensas CorporationElectrically interconnected stacked die assembliesUS8680662Jun 15, 2009Mar 25, 2014Tessera, Inc.Wafer level edge stackingUS8680687Jun 23, 2010Mar 25, 2014Invensas CorporationElectrical interconnect for die stacked in zig-zag configurationUS8704379Aug 27, 2008Apr 22, 2014Invensas CorporationSemiconductor die mount by conformal die coatingUS8723332May 20, 2008May 13, 2014Invensas CorporationElectrically interconnected stacked die assembliesUS8729690Dec 27, 2012May 20, 2014Invensas CorporationAssembly having stacked die mounted on substrateUS8735262Oct 24, 2011May 27, 2014Infineon Technologies AgSemiconductor device having a through contact and a manufacturing method thereforUS8883562Jun 6, 2013Nov 11, 2014Tessera, Inc.Reconstituted wafer stack packaging with after-applied pad extensionsUS8884403Dec 30, 2010Nov 11, 2014Iinvensas CorporationSemiconductor die array structureUS8912661Nov 4, 2010Dec 16, 2014Invensas CorporationStacked die assembly having reduced stress electrical interconnectsUS8941217Apr 10, 2014Jan 27, 2015Infineon Technologies AgSemiconductor device having a through contactUS8952519 *Jun 15, 2010Feb 10, 2015Chia-Sheng LinChip package and fabrication method thereofUS8999810 *Aug 19, 2013Apr 7, 2015Tessera, Inc.Method of making a stacked microelectronic packageUS9048234Jun 11, 2013Jun 2, 2015Tessera, Inc.Off-chip vias in stacked chipsUS9147583Oct 27, 2010Sep 29, 2015Invensas CorporationSelective die electrical insulation by additive processUS9153517May 17, 2011Oct 6, 2015Invensas CorporationElectrical connector between die pad and z-interconnect for stacked die assembliesUS9230927 *Oct 7, 2014Jan 5, 2016Xintec Inc.Method of fabricating wafer-level chip packageUS9252116Apr 1, 2014Feb 2, 2016Invensas CorporationSemiconductor die mount by conformal die coatingUS9305862Apr 25, 2012Apr 5, 2016Invensas CorporationSupport mounted electrically interconnected die assemblyUS20080083965 *Sep 28, 2007Apr 10, 2008Samsung Electro-Mechanics Co., Ltd.Wafer level chip scale package of image sensor and manufacturing method thereofUS20080083976 *Feb 9, 2007Apr 10, 2008Tessera, Inc.Edge connect wafer level stackingUS20080303131 *May 20, 2008Dec 11, 2008Vertical Circuits, Inc.Electrically interconnected stacked die assembliesUS20090194154 *Jan 23, 2009Aug 6, 2009Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of manufacturing semiconductor deviceUS20100270679 *Jul 2, 2010Oct 28, 2010Tessera, Inc.Microelectronic packages fabricated at the wafer level and methods thereforUS20110169139 *Jul 14, 2011Chia-Sheng LinChip package and fabrication method thereofUS20110169159 *Jul 14, 2011Chia-Sheng LinChip package and fabrication method thereofUS20110285025 *May 24, 2010Nov 24, 2011Yuping GongWafer Level Chip Scale Package Method Using Clip ArrayUS20130330905 *Aug 19, 2013Dec 12, 2013Tessera, Inc.Edge connect wafer level stackingUS20150099357 *Oct 7, 2014Apr 9, 2015Xintec Inc.Method of fabricating wafer-level chip package* Cited by examinerClassifications U.S. Classification438/114, 438/465, 257/E21.523International ClassificationH01L21/768, H01L23/31, H01L23/485, H01L23/48, H01L21/44, H01L21/68Cooperative ClassificationH01L2924/1305, H01L2924/01057, H01L2221/6834, H01L21/6835, H01L23/3114, H01L23/481, H01L21/76898, H01L23/3185, H01L2224/16, H01L2924/01019, H01L2221/68377, H01L2924/01079, H01L24/10, H01L2924/01078European ClassificationH01L21/683T, H01L23/31H1, H01L21/768T, H01L23/48J, H01L23/31P10Legal EventsDateCodeEventDescriptionOct 4, 2006ASAssignmentOwner name: SANYO ELECTRIC CO., LTD., JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NOMA, TAKASHI;SHINOGI, HIROYUKI;SUZUKI, AKIRA;AND OTHERS;REEL/FRAME:018348/0382;SIGNING DATES FROM 20060908 TO 20060921Owner name: SANYO ELECTRIC CO., LTD.,JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NOMA, TAKASHI;SHINOGI, HIROYUKI;SUZUKI, AKIRA;AND OTHERS;SIGNING DATES FROM 20060908 TO 20060921;REEL/FRAME:018348/0382Jul 14, 2011ASAssignmentOwner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANYO ELECTRIC CO., LTD.;REEL/FRAME:026594/0385Effective date: 20110101Mar 18, 2013FPAYFee paymentYear of fee payment: 4May 6, 2014ASAssignmentOwner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONAFree format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANYO ELECTRIC CO., LTD;REEL/FRAME:032836/0342Effective date: 20110101RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services