Source: http://www.google.com/patents/US7853855?dq=7,453,150
Timestamp: 2015-07-28 11:43:07
Document Index: 207677247

Matched Legal Cases: ['art 3', 'art 3', 'art 3', 'art 3', 'art 1', 'art 11', 'art 11', 'art 11', 'art 11', 'art 11', 'art 11', 'art 11', 'art 11', 'art 16', 'art 3', 'art 3', 'art 3']

Patent US7853855 - High speed iterative decoder - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA system includes a clock having a clock frequency. A first buffer configured to buffer a plurality of encoded data frames. An iterative decoder configured to iteratively decode, in accordance with the clock frequency. A first encoded data frame of the plurality of encoded data frames buffered in the...http://www.google.com/patents/US7853855?utm_source=gb-gplus-sharePatent US7853855 - High speed iterative decoderAdvanced Patent SearchPublication numberUS7853855 B1Publication typeGrantApplication numberUS 12/538,953Publication dateDec 14, 2010Filing dateAug 11, 2009Priority dateAug 25, 2005Fee statusPaidAlso published asUS7577892Publication number12538953, 538953, US 7853855 B1, US 7853855B1, US-B1-7853855, US7853855 B1, US7853855B1InventorsRunsheng HeOriginal AssigneeMarvell International Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (100), Non-Patent Citations (197), Referenced by (6), Classifications (10), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetHigh speed iterative decoder
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3297951Dec 20, 1963Jan 10, 1967IbmTransversal filter having a tapped and an untapped delay line of equal delay, concatenated to effectively provide sub-divided delays along both linesUS3500215Nov 15, 1966Mar 10, 1970Philips CorpFilter for bivalent pulse signalsUS3521170Feb 28, 1967Jul 21, 1970Philips CorpTransversal digital filters having analog to digital converter for analog signalsUS3543009Sep 5, 1967Nov 24, 1970Research CorpBinary transversal filter systemsUS3793589Jun 28, 1972Feb 19, 1974Gen ElectricData communication transmitter utilizing vector waveform generationUS3973089Jun 25, 1975Aug 3, 1976General Electric CompanyAdaptive hybrid circuitUS4071842Jan 3, 1977Jan 31, 1978Bell Telephone Laboratories, IncorporatedApparatus for analog to digital conversionUS4112253Jun 24, 1977Sep 5, 1978Siemens AktiengesellschaftDevice for the transmission of push-pull signals across a two-wire line in full duplex operationUS4131767Feb 22, 1978Dec 26, 1978Bell Telephone Laboratories, IncorporatedEcho cancellation in two-wire, two-way data transmission systemsUS4152541Feb 3, 1978May 1, 1979Burroughs CorporationFull duplex driver/receiverUS4295218Jun 25, 1979Oct 13, 1981Regents Of The University Of CaliforniaError-correcting coding systemUS4309673Mar 10, 1980Jan 5, 1982Control Data CorporationDelay lock loop modulator and demodulatorUS4362909Apr 21, 1980Dec 7, 1982U.S. Philips CorporationEcho canceler with high-pass filterUS4393370Apr 29, 1981Jul 12, 1983Nippon Electric Co., Ltd.Digital to analog converter using matrix of current sourcesUS4393494Oct 2, 1980Jul 12, 1983Cselt Centro Studi E Laboratori Telecomunicazioni S.P.A.Transceiver for full-duplex transmission of digital signals over a common lineUS4408190May 28, 1981Oct 4, 1983Tokyo Shibaura Denki Kabushiki KaishaResistorless digital-to-analog converter using cascaded current mirror circuitsUS4464545Jul 13, 1981Aug 7, 1984Bell Telephone Laboratories, IncorporatedEcho cancellerUS4503421May 26, 1982Mar 5, 1985Nippon Electric Co., Ltd.Digital to analog converterUS4527126Aug 26, 1983Jul 2, 1985Micro Component Technology, Inc.AC parametric circuit having adjustable delay lock loopUS4535206Jun 8, 1982Aug 13, 1985At&T Bell LaboratoriesEcho cancellation in two-wire full-duplex data transmission with estimation of far-end data componentsUS4591832Jul 18, 1984May 27, 1986Rca CorporationDigital-to-analog conversion system as for use in a digital TV receiverUS4601044Nov 4, 1983Jul 15, 1986Racal Data Communications Inc.Carrier-phase adjustment using absolute phase detectorUS4605826Jun 21, 1983Aug 12, 1986Nec CorporationEcho canceler with cascaded filter structureUS4621172Dec 19, 1983Nov 4, 1986Nec CorporationFast convergence method and system for echo cancellerUS4621356Jul 18, 1983Nov 4, 1986Scipione Fred JCommunications interface for duplex transmission and reception of data and other signals over telephone linesUS4626803Dec 30, 1985Dec 2, 1986General Electric CompanyApparatus for providing a carrier signal with two digital data streams I-Q modulated thereonUS4715064Jun 22, 1984Dec 22, 1987Ncr CorporationAdaptive hybrid circuitUS4727566Dec 19, 1984Feb 23, 1988Telefonaktiebolaget Lm EricssonMethod to test the function of an adaptive echo cancellerUS4816830Sep 14, 1987Mar 28, 1989Cooper James CWaveform shaping apparatus and methodUS4817081Mar 20, 1987Mar 28, 1989At&T And Philips Telecommunications B.V.Adaptive filter for producing an echo cancellation signal in a transceiver system for duplex digital communication through one single pair of conductorsUS4868571Oct 21, 1987Sep 19, 1989Nec CorporationDigital to analog converterUS4878244Sep 19, 1985Oct 31, 1989Northern Telecom LimitedElectronic hybrid circuitUS4888762Feb 17, 1988Dec 19, 1989Nec CorporationEcho canceller for bidirectional transmission on two-wire subscriber linesUS4894820Mar 21, 1988Jan 16, 1990Oki Electric Industry Co., Ltd.Double-talk detection in an echo cancellerUS4935919Sep 14, 1987Jun 19, 1990Nec CorporationFull duplex modem having two echo cancellers for a near end echo and a far end echoUS4947171Mar 10, 1989Aug 7, 1990Deutsche Itt Industries GmbhCircuit arrangement for averaging signals during pulse-density D/A or A/D conversionUS4970715Apr 3, 1989Nov 13, 1990Universal Data Systems, Inc.Modem with improved remote echo location and cancellationUS4972360Aug 21, 1989Nov 20, 1990International Business Machines Corp.Digital filter for a modem sigma-delta analog-to-digital converterUS4988960Dec 8, 1989Jan 29, 1991Yamaha CorporationFM demodulation device and FM modulation device employing a CMOS signal delay deviceUS4993045Oct 31, 1988Feb 12, 1991Racal Data Communications Inc.Modem diagnostic loopUS4999830Sep 25, 1989Mar 12, 1991At&T Bell LaboratoriesCommunication system analog-to-digital converter using echo information to improve resolutionUS5018134Dec 4, 1989May 21, 1991Hitachi, Ltd.Method for cancelling echo in a transmitter and an apparatus thereforUS5084865Feb 23, 1990Jan 28, 1992Nec CorporationEcho canceller having fir and iir filters for cancelling long tail echoesUS5119365Dec 14, 1990Jun 2, 1992Ag Communication Systems CorporationBi-directional buffer line amplifierUS5136260Mar 8, 1991Aug 4, 1992Western Digital CorporationPLL clock synthesizer using current controlled ring oscillatorUS5148427Apr 10, 1990Sep 15, 1992Level One Communications, Inc.Non-linear echo cancellerUS5153450Jul 16, 1991Oct 6, 1992Samsung Semiconductor, Inc.Programmable output drive circuitUS5164725Feb 5, 1992Nov 17, 1992Tritech Microelectronics International Pte Ltd.Digital to analog converter with current sources paired for canceling error sourcesUS5185538Jun 5, 1991Feb 9, 1993Mitsubishi Denki Kabushiki KaishaOutput circuit for semiconductor integrated circuits having controllable load drive capability and operating method thereofUS5202528Apr 10, 1991Apr 13, 1993Casio Computer Co., Ltd.Electronic musical instrument with a note detector capable of detecting a plurality of notes sounded simultaneouslyUS5204880Apr 23, 1991Apr 20, 1993Level One Communications, Inc.Differential line driver employing predistortionUS5212659Oct 8, 1991May 18, 1993Crystal SemiconductorLow precision finite impulse response filter for digital interpolationUS5222084Jun 25, 1991Jun 22, 1993Nec CorporationEcho canceler having adaptive digital filter unit associated with delta-sigma modulation circuitUS5243346Dec 19, 1991Sep 7, 1993Nec CorporationDigital-to-analog converting device using decoders and parallel-to-serial convertersUS5243347Sep 28, 1992Sep 7, 1993Motorola, Inc.Monotonic current/resistor digital-to-analog converter and method of operationUS5245231Dec 30, 1991Sep 14, 1993Dell Usa, L.P.Integrated delay lineUS5245654Oct 10, 1991Sep 14, 1993Cermetek Microelectronics, Inc.Solid state isolation device using opto-isolatorsUS5248956Apr 5, 1991Sep 28, 1993Center For Innovative TechnologyElectronically controllable resistorUS5253249Jun 29, 1989Oct 12, 1993Digital Equipment CorporationBidirectional transceiver for high speed data systemUS5253272Mar 1, 1991Oct 12, 1993Amp IncorporatedDigital data transmission system with adaptive predistortion of transmitted pulsesUS5254994Mar 4, 1992Oct 19, 1993Kabushiki Kaisha ToshibaCurrent source cell use in current segment type D and A converterUS5267269Sep 4, 1991Nov 30, 1993Level One Communications, Inc.System and method employing predetermined waveforms for transmit equalizationUS5269313Sep 9, 1991Dec 14, 1993Sherwood Medical CompanyFilter and method for filtering baseline wanderUS5272453Aug 3, 1992Dec 21, 1993Motorola Inc.Method and apparatus for switching between gain curves of a voltage controlled oscillatorUS5280526May 26, 1992Jan 18, 1994At&T Bell LaboratoriesTransformer-less hybrid circuitUS5282157Sep 13, 1990Jan 25, 1994Telecom Analysis Systems, Inc.Input impedance derived from a transfer networkUS5283582Dec 20, 1991Feb 1, 1994Texas Instruments IncorporatedCircuitry and method for current input analog to digital conversionUS5305379May 19, 1992Apr 19, 1994Hitachi, Ltd.Semiconductor integrated deviceUS5307064Sep 9, 1992Apr 26, 1994Tekuno Esu Kabushiki KaishaDigital-to-analog converter capable of reducing load of low-pass filterUS5307405Sep 25, 1992Apr 26, 1994Qualcomm IncorporatedNetwork echo cancellerUS5323157Jan 15, 1993Jun 21, 1994Motorola, Inc.Sigma-delta digital-to-analog converter with reduced noiseUS5325400Jun 4, 1992Jun 28, 1994The Lan Guys, Inc.Method and apparatus for predistortion of signals in digital transmission systemsUS5357145Dec 22, 1992Oct 18, 1994National Semiconductor CorporationIntegrated waveshaping circuit using weighted current summingUS5365935Jul 12, 1993Nov 22, 1994Ralin, Inc.Portable, multi-channel ECG data monitor/recorderUS5367540Jan 19, 1993Nov 22, 1994Fujitsu LimitedTransversal filter for use in a digital subscriber line transmission interfaceUS5373147Sep 15, 1993Dec 13, 1994International Business Machines CorporationApparatus and method for detecting line segment directionUS5375147Aug 20, 1992Dec 20, 1994Fujitsu LimitedJitter compensating deviceUS5388092Nov 9, 1993Feb 7, 1995Nec CorporationEcho canceller for two-wire full duplex digital data transmissionUS5388123Apr 21, 1992Feb 7, 1995Matsushita Electric Industrial Co., Ltd.Data receiving systemUS5392042Aug 5, 1993Feb 21, 1995Martin Marietta CorporationSigma-delta analog-to-digital converter with filtration having controlled pole-zero locations, and apparatus thereforUS5399996Aug 16, 1993Mar 21, 1995At&T Global Information Solutions CompanyCircuit and method for minimizing electromagnetic emissionsUS5440514Mar 8, 1994Aug 8, 1995Motorola Inc.Write control for a memory using a delay locked loopUS5440515Mar 8, 1994Aug 8, 1995Motorola Inc.Delay locked loop for detecting the phase difference of two signals having different frequenciesUS5444739Aug 31, 1992Aug 22, 1995Matsushita Electric Industrial Co., Ltd.Equalizer for data receiver apparatusUS5465272Apr 8, 1994Nov 7, 1995Synoptics Communications, Inc.Data transmitter baseline wander correction circuitUS5479124Aug 20, 1993Dec 26, 1995Nexgen MicrosystemsSlew rate controller for high speed busUS5507036Sep 30, 1994Apr 9, 1996Rockwell InternationalApparatus with distortion cancelling feed forward signalUS5517435Mar 11, 1994May 14, 1996Nec CorporationMethod of identifying an unknown system with a band-splitting adaptive filter and a device thereofUS5521540May 26, 1995May 28, 1996Bull, S.A.Method and apparatus for multi-range delay controlUS5537113Jun 15, 1993Jul 16, 1996Advantest Corp.A/D or D/A conversion using distribution of differential waveforms to interleaved convertersUS5537444Jan 14, 1993Jul 16, 1996At&T Corp.Extended list output and soft symbol output viterbi algorithmsUS5539403May 28, 1993Jul 23, 1996Matsushita Electric Industrial Co, LtdD/A conversion apparatus and A/D conversion apparatusUS5539773Feb 9, 1993Jul 23, 1996Thomson Consumer Electronics S.A.Method and apparatus for ghost cancelling and/or equalizingUS5557027Jan 13, 1995Sep 17, 1996Shell Oil CompanyOligomerization catalyst and processUS5559476May 31, 1995Sep 24, 1996Cirrus Logic, Inc.Voltage controlled oscillator including voltage controlled delay circuit with power supply noise isolationUS5568064May 8, 1995Oct 22, 1996International Business Machines CorporationBidirectional transmission line driver/receiverUS5568142Oct 20, 1994Oct 22, 1996Massachusetts Institute Of TechnologyHybrid filter bank analog/digital converterUS5572159Nov 14, 1994Nov 5, 1996Nexgen, Inc.Voltage-controlled delay element with programmable delayUS20040205383 *Sep 2, 2003Oct 14, 2004Hideki SawaguchiRecording format for information date, information recording/reproducing cording circuitUSRE30111Jul 28, 1978Oct 9, 1979Motorola, Inc.Digital single signal line full duplex method and apparatus* Cited by examinerNon-Patent CitationsReference119.6 A DSP Based Receiver for 1000Base-T PHY; Runsheng He et al; Marvell Semiconductor, Inc.; 2001 IEEE International Solid-State Circuits Conference; 3 pages.219.7 A CMOS Transceiver Analog Front-End for Gigabit Ethernet over CAT-5 Cables; Pierte Roo et al; Marvell Semiconductor, Inc.; 2001 IEEE International Solid-State Circuits Conference; 4 pages.34.5 A 0.2-2GHz 12mW Multiplying DLL for Low-Jitter Clock Synthesis in Highly-Integrated Data Communication Chips; Ramin Farjad-rad et al; 2002 IEEE International Solid-State Circuits Conference; 8 pages.4802.11n; IEEE P802.11-04/0889r6; Wireless LANs, TGn Sync Proposal Technical Specification; 131 pages.5802.3ab; IEEE Std 802.3-2002 (Revisiion of IEEE 802.3, 2000 Edition); IEEE Standard for Information technology-Telecommunications and information exchange between systems-local and metropolitan area networks-Specific requirements Part 3: Carrier sense multiple access with collison detection (CSMA/CD) access method and physical layer specifications; IEEE Computer Society; Sponsored by the LAN/MAN Standards Committee; Mar. 8, 2002; 104 pages.6802.3ab; IEEE Std 802.3-2002 (Revisiion of IEEE 802.3, 2000 Edition); IEEE Standard for Information technology—Telecommunications and information exchange between systems—local and metropolitan area networks—Specific requirements Part 3: Carrier sense multiple access with collison detection (CSMA/CD) access method and physical layer specifications; IEEE Computer Society; Sponsored by the LAN/MAN Standards Committee; Mar. 8, 2002; 104 pages.7802.3an; Information technology-Telecommunications and information exchange between systems-Local and metropolitan area networks-specific requirements Part 3: Carrier Sense Multiple Access with Collison Detection (CSMA/CD) Access Method and Physical Layer Specifications-Amendment: Physical Layer and Management Parameters for 10 Gb/s Operation-Type 10GBASE-T; Sponsored by the LAN/MAN Standards Committee of the IEEE Computer Society; 2004;145 pages.8802.3an; Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—specific requirements Part 3: Carrier Sense Multiple Access with Collison Detection (CSMA/CD) Access Method and Physical Layer Specifications—Amendment: Physical Layer and Management Parameters for 10 Gb/s Operation—Type 10GBASE-T; Sponsored by the LAN/MAN Standards Committee of the IEEE Computer Society; 2004;145 pages.9A 1.2 GHz Programmable DLL-Based Frequency Multipler for Wireless Applications; Chua-Chin Wang et al; IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, No. 12, Dec. 2004; pp. 1377-1381.10A 1.24-GHz Monolithic CMOS VCO with Phase Noise of -137 dBc/Hz at a 3-MHz Offset; C.-M. Hung et al; IEEE Microwave and Guided Wave Letters, vol. 9, No. 3, Mar. 1999; pp. 211-213.11A 1.8 GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors; Jan Craninckz et al; IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1997; pp. 736-744.12A 1.8-GHz CMOS Low-Phase-Noise Voltage-Controlled Oscillator with Prescaler; Jan Craninckx, IEEE Journal of Solid-State Circuits; vol. 30, No. 12, Dec. 1995; pp. 1474-1482.13A 1.9 GHz Wide-Band IF Double Conversion CMOS Receiver for Cordless Telephone Applications; Jacques C. Rudell et al; IEEE Journal of Solid-State Circuits; vol. 32, No. 12, Dec. 1997; pp. 2071-2088.14A 10 bit 80 MHz Glitchless CMOS D/A Converter; Hiroshi Takakura et al; IEEE 1991 Custom Integrated Circuits Conference; 4 pages.15A 100 Mb/s BiCMOS Adaptive Pulse-Shaping Filter; Ayal Shovel; IEEE Journal on Selected Areas in Communications; vol. 13, No. 9, Dec. 1995; pp. 1692-1702.16A 10-b 125-MHz CMOS Digital-to-Analog Converter (DAC) with Threshold-Voltage Compensated Current Sources; Shu-Yuan Chin et al; IEEE Journal of Solid-State Circuits, vol. 29, No. 11, Nov. 1994; pp. 1374-1380.17A 10-b 70-MS/s CMOS D/A Converter; Yasuyuki Nakamura et al; IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991; pp. 637-642.18A 10-b, 500-M Sample/s CMOS DAC in 0.6 mm2; Chi-Hung Lin et al; IEEE Journal of Soild-State Circuits, vol. 33, No. 12, Dec. 1998; pp. 1948-1958.19A 130-MHz 8-b CMOS Video DAC for HDTV Applications; Joan Michel Fournier and Patrice Senn; Special Brief Papers; IEEE Journal of Solid-State Circuits; vol. 26, No. 7, Jul. 1991.20A 14-Bit Current-Mode ΣΔ DAC Based Upon Rotated Data Weighted Averaging; Russ E. Radke; IEEE Journal of Solid-State Circuits, vol. 35, No. 8, Aug. 2000.21A 14-bit Intrinsic Accuracy Q2 Random Walk CMOS DAC; Geert A. M. Van der Plas et al; IEEE Journal of Solid-State Circuits, vol. 34, No. 12, Dec. 1999; 6 pages.22A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM; Thomas H. Lee et al; IEEE Journal of Solid-State Circuits, vol. 29, No. 12, Dec. 1994; pp. 1491-1496.23A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM; Thomas H. Lee et al; IEEE Journal of Solid-State Circuits; vol. 29, No. 12, Dec. 1994; pp. 1491-1496.24A 2.7-V 900-MHz/1.9-GHz Dual-Band Transceiver IC for Digital Wireless Communication; Joo Leong (Julian) Tham et al; IEEE Journal of Solid-State Circuits; vol. 34, No. 3, Mar. 1999; pp. 286-291.25A 3 V 10b 100 MS/S Digital-to-Analog Converter for Cable Modem Applications; sueng-Chul Lee et al; Proceedings of the Second IEEE Asia Pacific Conference on ASICs AP-ASIC 2000; Korea; Aug. 28-30, 2000; cover page and pp. 203-205.26A 30-MHz Hybrid Analog/Digital Clock Recovery Circuit in 2-mum CMOS; Beomsup Kim et al; IEEE Journal of Solid-State Circuits, vol. 25, No. 6, Dec. 1990; pp. 1385-1394.27A 30-MHz Hybrid Analog/Digital Clock Recovery Circuit in 2-μm CMOS; Beomsup Kim et al; IEEE Journal of Solid-State Circuits, vol. 25, No. 6, Dec. 1990; pp. 1385-1394.28A 333MHz, 20mW, 18ps Resolution Digital DLL using Current-controlled Delay with Parallel Variable Resistor DAC (PVR-DAC); Satoshi Eto et al; Proceedings of the Second IEEE Asia Pacific Conference on ASICs AP-ASIC 2000; Korea; Aug. 28-30, 2000; cover page and pp. 349-350.29A 3-V, 22-mW Multibit Current-Mode ΣΔ DAC with 100 dB Dynamic Range; Toshihiko Hamasaki et al; IEEE Journal of Solid-State Circuits; Dec. 1996; vol. 31, No. 12; Special Issue of the 1996 ISCC Analog Sensor and Cmomunication Circuits; cover page and pp. 1888-1894.30A 690-mW 1-Gb/s 1024-b, Rate-1/2 Low-Density Parity-Check Code Decoder; Andrew J. Blanksby and Chris J. Howland; IEEE JOurnal of Solid-State Circuits, vol. 37, No. 3, Mar. 2002; pp. 404-412.31A BiCMOS Double-Low-IF Receiver for GSM;Mihai Banu et al; IEEE 1997 Custom Integrated Circuits Conference; pp. 521-524.32A CMOS Channel-Select Filter for a Direct-Conversion Wireless Receiver; P.J. Chang et al; 1996 Symposium on VLSI Circuits Digest of Technical Papers; pp. 62-63.33A CMOS MIxed-Signal 100Mb/s Receive Architecture for Fast Ethernet; Ayal Shoval et al; IEEE 1998 Custom Integrated Circuits Conference; pp. 253-256.34A CMOS Oversampling D/A Converter with a Current-Mode Semidigital Reconstruction Filter; David K. Su; IEEE Journal of Solid-State Circuits, vol. 28, No, 12, Dec. 1993; pp. 1224-1233.35A CMOS Serial Link for Fully Duplexed Data Communication; Kyeongho Lee et al; IEEE Journal of Solid-State Circuits, vol. 30, No. 4, Apr. 1995; pp. 353-364.36A CMOS Steering-Current Multiplying Digital-to-Analog Converter; Bernardo G. Henriques et al; Analog Integrated Circuits and Signal Processing; vol. 8, 1995; 1995 Kluwer Academic Publishers; cover page and pp. 145-155.37A CMOS Transceiver for 10-Mb/s and 100-Mb/s Ethernet; James Everitt et al; IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998; pp. 2169-2177.38A Constant Slew Rate Ethernet Line Driver; David S. Nack and Kenneth C. Dyer; IEEE Journal of Solid-State Circuits, vol. 36, No. 5, May 2001; pp. 854-858.39A Dynamic Line-Termination Circuit for Multireceiver Nets; Michael Dolle; IEEE Journal on Solid-State Circuits, vol. 28, No. 12, Dec. 1993; pp. 1370-1373.40A Fast-Lock Mixed-Mode DLL Using a 2-b SAR Algorithm; Guang-Kaai Dehng et al; IEEE Journal of Solid-State Circuits, vol. 36, No. 10, Oct. 2001; pp. 1464-1471.41A Fully Integrated Low-Noise 1-GHz Frequency Synthesizer Design for Mobile Communication Application; Seog-Jun Lee et al; IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1997; pp. 760-765.42A High-Performance CMOSs 70-MHz Palette/DAC; Lawrence Letham et al; IEEE Journal of Solid-State Circuits, vol. SC-22, No. 6, Dec. 1987; pp. 1041-1047.43A Low Glitch 10-bit 75-MHz CMOS Video D/A Converter; Tien-Yu Wu et al; IEEE Journal of Solid-State Circuits, vol. 30, No. 1; Jan. 1995; pp. 68-72.44A Low-Noise 1.6-GHz CMOS PLL with On-Chip Loop Filter; James Parker and Daniel Ray; IEEE 1997 Custom Integrated Circuits Conference; pp. 407-410.45A Low-Noise RF Voltage-Controlled Oscillator Using On-Chip High-Q Three-Dimensional Coil Inductor and Micromachined Variable Capacitor; Darrin J. Young et al; Solid-State Sensor and Actuator Workshop; Technical Digest; Jun. 8-11, 1998; cover page and pp. 128-131.46A Low-Noise, 900-MHz VCO in 0.6μm CMOS; Chan-Hong Park; IEEE Journal of Solid-State Circuits, vol. 34, No. 5, May 1999; // 586-591.47A Low-Power Small-Area �7.28-ps-Jitter 1-GHz DLL-Based Clock Generator; Ghulwood Kim et al; IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002; pp. 1414-1420.48A Micromachined Variable Capacitor for Monolithic Low-Noise VCOS; Darrin J. Young; Techhical Digest; Solid-State Sensor and Actuator Workshop; Jun. 3-6, 1996; cover page and pp. 86-89.49A Monlithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-mum CMOS; Timothy H. Hu et al; IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993; pp. 1314-1320.50A Monlithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-μm CMOS; Timothy H. Hu et al; IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993; pp. 1314-1320.51A Monolithic 2.3-Gb/s 100-mW Clock and Data Recovery Circuit in Silicon Bipolar Technology; Mehmet Soyner; IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993; pp. 1310-1313.52A New Approach for the Fabrication of Micromechanical Structures; M. Parameswaran et al; Sensors and Actuators, 19 (1989) pp. 289-307.53A Portable Digital DLL Architecture for CMOS Interface Circuits; Bruno W. Garlepp et al; 1998 Symposium on VLSI Circuits Digest of Technical Papers; pp. 214-215.54A Portable Digital DLL for High-Speed CMOS Interface Circuits; Bruno W. Garlepp et al; IEEE Journal of Solid-State Circuits, vol. 34, No. 5, May 1999; pp. 632-644.55A Register-Controlled Symmetrical DLL for Double-Data-Rate DRAM; Feng Lin et al; IEEE Journal of Solid-State Circuits, vol. 34, No. 4, Apr. 1999; pp. 565-568.56A Self-Terminating Low-Voltage Swing CMOS Output Driver; Thomas F. Knight; IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988; pp. 457-464.57A Third Method of Generation and Detection of Single-Sideband Signals; Donald K. Weaver, Jr.; Cover page and pp. 1703-1705; Proceedings of the IRE, vol. 44, No. 12, Dec. 1956.58A Two-Chip 1.5-GBd Serial Link Interface; Richard C. Walker et al; IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992; pp. 1805-1811.59A Viterbi Algorithm with Soft-Decision Outputs and its Applications; Joachim Hagenauer and Peter Hoeher; German Aerospace Research Establishment (DLR); 1969 IEEE; pp. 1680-1686.60Active Output Impedance for ADSL Line Drivers; Randy Stephens; Texas Instruments; Application Report, SLOA100-Nov. 2002; 52 pages.61Active Output Impedance for ADSL Line Drivers; Randy Stephens; Texas Instruments; Application Report, SLOA100—Nov. 2002; 52 pages.62Adaptive Impedance Matching; Anees S. Munshi et al; Department of Electrical and Computer Engineering; University of Toronto; pp. 69-72.63ADSL Line Driver/Receiver Design Guide, Part 1; Tim Regan; Linear Technology Magazine; Feb. 2000; pp. 26-31.64All-Digital Multi-Phase Delay Locked Loop for Internal Timing Generation in Embedded and/or High-Speed DRAMs; Kohtaroh Gotoh et al; 1997 Symposium on VLSI Circuits Digest of Technical Papers; pp. 107-108.65An 80-MHz 8-bit CMOS D/A Converter; Takahiro Miki et al; IEEE Journal of Solid-State Circuits, vol. SC-21, No. 6, Dec. 1986; pp. 983-988.66An 8-bit 2-ns Monolithic DAC; Tsutomu Kamoto et al; IEEE Journal of Solid-State Circuits, vol. 23, No. 1, Feb. 1988; pp. 142-146.67An ADSL Integrated Active Hybrid Circuit; James Hellums, et al; Texas Instruments Incorporated; 23 pages.68An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance; Yongsam Moon et al; IEEE Journal of Solid-State Circuits, vol. 35, No. 3, Mar. 2000; pp. 377-384.69An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors; Jim Dunning et al; IEEE Journal of Solid-State Circuits, vol. 30, No. 4, Apr. 1995; pp. 412-422.70An Integratable 1-2.5Gbps Low Jitter CMOS Transceiver with Built in Self Test Capability; Ah-Lyan Yee et al; Texas Instruments, Inc.; 1999 Symposium on VLSI Circuits Digest of Technical Papers; pp. 45-46.71An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes; Andrew J. Viterbi; IEEE Journal on Selected Areas in Communications, vol. 16, No. 2, Feb. 1998; 3 pages.72An Operational Amplifier Circulator Based on the Weighted Summer; Fuad Surial Atiya; IEEE Transactions on Circuits and Systems, vol. CAS-22, No. 6, Jun. 1975; pp. 516-523.73Analysis and Design of Analog Integrated Circuits, Third Edition, Paul R. Gray et al; 2 cover pages, pp. 270, 274.74Analysis and Design of Analog Integrated Circuits; Fourth Edition; 7 pages.75Analysis and Design of Analog Integrated Circuits; Fourth Edition; Paul R. Gray et al; 2001; 7 pages.76Analysis and Optimization of Monolithic Inductors and Transformers for RFf ICs; Ali M. Niknejad et al; IEEE 1997 Custom Integrated Circuits Conference; pp. 375-378.77Analysis of Timing Jitter in CMOS Ring Oscillators; Todd C. Welgandt et al; pp. 27-30.78Analysis, Design, and Optimization of Spiral Inductors and Transformers for Si RF IC's; Ali M. Niknejad et al; IEEE Journal of Solid-State Circuits, vol. 33, No. 10, Oct. 1998.79ANSI INCI TS 263-1995 (R2000) (formerly ANSI X3 263-1995 (R2000); American National Standard for Information Technology-Fibre Distributed Data Interface (FDDI)-Token Ring Twisted Pair Physical Layer Medium Dependent (TP-PMD); Developed by incits; 80 pages.80ANSI INCI TS 263-1995 (R2000) (formerly ANSI X3 263-1995 (R2000); American National Standard for Information Technology—Fibre Distributed Data Interface (FDDI)—Token Ring Twisted Pair Physical Layer Medium Dependent (TP-PMD); Developed by incits; 80 pages.81ANSI/IEEE Std 802.11, 1999 Edition; Information technology-Telecommunications and information exchange between systems-Local and metropolitan area networks-Specific requirements-Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications; LAN/MAN Standards Committee of the IEEE Computer Society; 528 pages.82ANSI/IEEE Std 802.11, 1999 Edition; Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications; LAN/MAN Standards Committee of the IEEE Computer Society; 528 pages.83Charge-Pump Phase-Lock Loops; Floyd M. Gardner; IEEE Transactions on Communications; vol. Com-28, No. 11, Nov. 1980; pp. 1849-1858.84Clock-Deskew Buffer Using a SAR-Controlled Delay-Locked Loop; Guang-Kaai Dehng et al; pp. 1128-1136.85CODEC for Echo-Canceling, Full-Rate ADSL Modems; Richard K. Hester; IEEE Journal of Solid-State Circuits, vol. 34, No. 12, Dec. 1999; pp. 1973-1985.86Coding and Iterative Detection for Magnetic Recording Channels; Zining Wu; 2000; 89 pages.87Coding, Iterative Detection and Timing Recovery for Magnetic Recording Channels; A Dissertation by Zi-Ning Wu; Aug. 1999; 159 pages.88Combining Echo Cancellation and Decision Feedback Equalization; K. H. Mueller; The Bell System Technical Journal; Feb. 1979, vol. 58, No. 2; Cover page and pp. 491-500.89Computation of the Right-Inverse of G(D) and the Left-Inverse of H(D); Lee; Electronic Letters; Jun. 21, 1990; vol. 26, No. 13; 3 pages.90Computationally Efficient Turbo Decoding with the Bi-directional Viterbi Algorithm (BIVA); Matthew B. Shoemake and Chris Heegard; Cornell University; 1997 IEEE; p. 228.91D/A and A/D Converters; Richard C. Dorf; Electrical Engineering Handbook; 1993; 2 cover pages and pp. 771-783.92Delay-Based Monolithic CMOS Frequency Synthesizer for Portable Wireless Applications; George Chien, University of California, Berkeley, CA; Qualifying Exam; May 20, 1998; 28 pages.93Design of a 10-bit 100 MSample/s BiCMOS D/A Converter; Ivan Harald Holger Jergensen et al; 38th Midwest Symposium on Circuits and Systems; Proceedings vol. 2; Aug. 13-16, 1995t; Brazil; cover page and pp. 730-733.94Digital General of Low-Frequency Sine Waves; Anthony C. Davies; IEEE Transactions on Instrumentation and Measurement, vol. IM-18, No. 2; Jun. 1969; Cover page and pp. 97-105.95Digital Logic and Computer Design; M. Morris Mano; 1979; 627 pages.96Digital Systems Engineer; William J. Daily and John W. Poulton; Cover page and pp. 390-391.97Digital-to-analog Converter having Common-mode Isolation and Differential Output; G. A. Hellwarth and S. Boinodiris; Jul. 19, 1972; pp. 54-60.98Doppler Estimation Using a Coherent Ultrawide-Band Random Noise Radar; Ram M. Narayanan; IEEE Transactions on Antennas and Propagation; vol. 48, No. 6, Jun. 2000; pp. 868-878.99DP83220 CDL Twisted Pair FDDI Transceiver Device; National Semiconductor, Advance Information, Oct. 1992; 10 pages.100Dual Mode Transmitter with Adaptively Controlled Slew Rate and Impedance Supporting Wide Range Data Rates; Hongjiang Song; Intel Corporation; Chandler, Arizona; 2001 IEEE; pp. 321-324.101Expermental Results and Modeling Techniques for Substate Noise in Mixed-Signal Integrated Circuits; David K. Su et al, IEEE Journal of Solid-State Circuits, vol. 28, No. 4, Apr. 1993; pp. 420-430.102FA 10.7: An Adaptive Cable Equalizer for Serial Digital Video Rates to 400Mb/s; Alan J. Baker; ISSCC96/ Feb. 9, 1996; 3 pages.103FA 18.5: A Delay Line Loopfor Frequency Synthesis of De-Skewed Clock; Alex Waizman; ISSCC94/Session 18;High-Performance Logic and Circuit Techniques/Paper FA 18.5; 1994; pp. 298-299.104FA 7.2: The Future of CMOS Wireless Transceivers; Asad Abidi et al; 1997 IEEE International Solid-State Circuits Conference; 3 pages.105FA 8.1: Low-Jitter and Process-Independent DLL and PLL Based on Self-Biased Techniques; John G. Manealis; 1995 International Solid-State Circuits Conference; 3 pages.106FAM 11.6: A Monolithic CMOSs 10MHz DPLL for Burst-Mode Data Retiming; Jeff Sonntag; 1990 IEEE International Solid-State Circuits Conference; Session 11: High-Speed Communication IC's; 3 pages.107FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels; Bang-Sup Song and David Soo; ISSCC96 Session 12/ Serial Data Communications/Feb. 9, 1996; 3 pages.108FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels; Bang-Sup Song and David Soo; ISSCC96 Session 12/ Serial Data Communications/Feb. 9, 1996; Slides; 4 pages.109FP 13.5: A 100 Mb/s CMOS 100Base-T4 Fast Ethernet Transceiver for Category 3, 4 and 5 UTP; K. Chan et al; IEEE 1998; pp. 13.5-1-13.5-10.110FP 13.6: A 10/100Mb /s CMOS Ethernet Transceiver for 10BaseT, 100BaseTX, and 100BaseFX; J. Everitt et al; IEEE 1998; pp. 13.6-1 through 13.6-9.111FP 14.7: A Fully Integrated 2.7V 0.35μm CMOS VCO for SGHz Wireless Applications; Peter Kinget; 1998; 2 pages.112Future Directions in Silicon ICs for RF Personal Communication; P.R. Gray et al; IEEE 1995 Custom Integrated Circuits Conference; pp. 83-90.113Gigabit Ethernet 1000Base-T; 1997; 15 pages.114Gigabit Ethernet PHY Chip Sets LAN Speed Record for CopperStory; Lee Goldberg; Tech Insights; Nov. 16, 1998 6 pages.115Good Error-Correcting Codes Based on Very Sparse Matrices; David J. MacKay; IEEE Transactions on Information Theory; vol. 45, No. 2, Mar. 1999; pp. 399-431.116High Speed Modem Solutions InfoCard 20; Linear Techology; 6 pages.117High-Performance Electrical Signaling; William Dally et al; 6 pages.118High-Speed Electrical Signaling: Overview and Limitations; Mark Horowitz et al; Jan./Feb. 1998 pp. 12-24.119IEEE 100 The Authoritative Dictionary of IEEE Standards; cover page and p. 280.120IEEE 802.20-PD-06, IEEE P 802.20 V14, Jul. 16, 2004, Draft 802.20 Permanent Document, System Requirements for IEEE 802.20 Mobile Broadband Wireless Access Systems-Version 14, 23 pages.121IEEE 802.20-PD-06, IEEE P 802.20 V14, Jul. 16, 2004, Draft 802.20 Permanent Document, System Requirements for IEEE 802.20 Mobile Broadband Wireless Access Systems—Version 14, 23 pages.122IEEE Std 802.11a-1999 (Supplement to IEEE Std 802.11-1999) [Adopted by ISO/IEC and redesignated as ISO/IEC 8802-11: 1999/Amd 1:2000(E)]; Supplement to IEEE Standard for Information technology-Telecommunications and information exchange between systems-Local and metropolitan area networks-Specific requirements-Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications High-speed Physical Layer in the 5 GHz Band; LAN/MAN Standards Committee of the IEEE Computer Society; 91 pages.123IEEE Std 802.11a-1999 (Supplement to IEEE Std 802.11-1999) [Adopted by ISO/IEC and redesignated as ISO/IEC 8802-11: 1999/Amd 1:2000(E)]; Supplement to IEEE Standard for Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications High-speed Physical Layer in the 5 GHz Band; LAN/MAN Standards Committee of the IEEE Computer Society; 91 pages.124IEEE Std 802.11b-1999 (Supplement to IEEE Std 802.11-1999 Edition); Supplement to IEEE Standard for Information technology-Telecommunications and information exchange between systems-Local and metropolitan area networks-Specific requirements-Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Higher-Speed Physical Layer Extension in the 2.4 GHz Band; LAN/MAN Standards Committee of the IEEE Computer Society; Sep. 16, 1999 IEEE-SA Standards Board; 96 pages.125IEEE Std 802.11b-1999 (Supplement to IEEE Std 802.11-1999 Edition); Supplement to IEEE Standard for Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Higher-Speed Physical Layer Extension in the 2.4 GHz Band; LAN/MAN Standards Committee of the IEEE Computer Society; Sep. 16, 1999 IEEE-SA Standards Board; 96 pages.126IEEE Std 802.11g/D2.8, May 2002 (Supplement to ANSI/IEEE Std 802.11, 1999 Edition) DRAFT Supplement to Standard [for] Information Technology-Telecommunications and information exchange between systems-Local and metropolitan area networks-Specific requirements-Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Further Higher-Speed Physical Layer Extension in the 2.4 GHz Band; LAN/MAN Standards Committee of the IEEE Computer Society; 53 pages.127IEEE Std 802.11g/D2.8, May 2002 (Supplement to ANSI/IEEE Std 802.11, 1999 Edition) DRAFT Supplement to Standard [for] Information Technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Further Higher-Speed Physical Layer Extension in the 2.4 GHz Band; LAN/MAN Standards Committee of the IEEE Computer Society; 53 pages.128IEEE Std 802.16-2004 (Revision of IEEE Std 802.16-2001) IEE Standard for Local and metropolitan area networks; Part 16: Air Interface for Fixed Broadband Wireless Access Systems; IEEE Computer Society and the IEEE Microwave Theory and Techniquest Society; Oct. 1, 2004; 893 pages.129IEEE Std 802.3-2002 (Revision of IEEE 802.3, 2000 Edition); IEEE Standard for Information technology—Telecommunications and information exchange between systems—local and metropolitan area networks—Specific requirements Part 3: Carrier sense multiple access with collison detection (CSMA/CD) access method and physical layer specifications; Section One; IEEE Computer Society; Sponsored by the LAN/MAN Standards Committee; Mar. 8, 2002; 578 pages.130IEEE Std 802.3-2002 (Revision of IEEE 802.3, 2000 Edition); IEEE Standard for Information technology—Telecommunications and information exchange between systems—local and metropolitan area networks—Specific requirements Part 3: Carrier sense multiple access with collison detection (CSMA/CD) access method and physical layer specifications; Section Two; IEEE Computer Society; Sponsored by the LAN/MAN Standards Committee; Mar. 8, 2002; 582 pages.131IEEE Std 802.Mar. 2002 (Revision of IEEE 802.3, 2000 Edition); IEEE Standard for Information technology—Telecommunications and information exchange between systems—local and metropolitan area networks—Specific requirements Part 3: Carrier sense multiple access with collison detection (CSMA/CD) access method and physical layer specifications; Section Three; IEEE Computer Society; Sponsored by the LAN/MAN Standards Committee; Mar. 8, 2002; 379 pages.132Integrated Analog-to-Digital and Digital-to-Analog Converters; Rudy Van de Plassche; Philips Research Laboratories, The Kluwer International Series in Engineering and Computer Science; 1994; 33 pages.133Integrated Circuits for Data Transmission Over Twisted-Pair Channels; David A. Johns et al; IEEE Journal of Solid-State Circuits, vol. 32, No. 3, Mar. 1997; 398-406.134ISSCC '99 Short Course Information; List of Short Courses offered on Feb. 18, 1999; 3 pages.135Large Suspended Inductors on Silicon and Their Use in a 2-mum CMOS RF Amplifier; J.y.- C. Chang et al; IEEE Electron Device Letters, vol. 14, No. 5, May 1993; pp. 246-248.136Large Suspended Inductors on Silicon and Their Use in a 2-μm CMOS RF Amplifier; J.y.- C. Chang et al; IEEE Electron Device Letters, vol. 14, No. 5, May 1993; pp. 246-248.137Low-Density Parity-Check Codes; R. G. Gallager; IRE Transactions on Information Theory; 1962; pp. 21-28.138Low-Density Parity-Check Codes; Robert G. Gallager; 1963; 90 pages.139Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques; IEEE Journal of Solid-State Circuits; vol. 31, No. 11, Nov. 1996; pp. 1723-1732.140Low-Noise Local Oscillator Design Techniques using a DLL-based Frequency Multiplier for Wireless Applications; George Chien; 2000; 188 pages.141Low-Noise Local Oscillator Design Techniques using a DLL-based Frequency Multiplier for Wireless Applications; George Chien; A dissertation; Spring 2000; 178 pages.142Micro-Electronic Circuits; Adel S. Sedra; 1982; 2 cover pages, pp. 95-97, 243-244, 246-247.143Microelectronic Circuits; Third Edition; Adel S. Sedra and Kenneth C. Smith, University of Toronto; 1991; two cover pages and pp. 48-115.144Mismatch Shaping for a Current-Mode Multibit Delta-Sigma DAC; Tao Shui et al; IEEE Journal of Solid-State Circuits; vol. 34, No. 5, Mar. 1999; 9 pages.145Modeling and Analysis of Substrate Coupling in Integrated Circuits; Ranjit Charpurey et al; IEEE Journal of Solid-State Circuits, vol. 31, No. 3, Mar. 1996; pp. 344-353.146Modeling of CMOS Digital-to-Analog Converters for Telecommunications; J. Jacob Wikner et al; IEEE Transactions on Circuits and Systems II: Analog and DIgital Signal Processing; vol. 46, No. 5, May 1999; 12 pages.147Monolithic CMOS Frequency Synthesizer for Cellular Applications; George Chien and Paul R. Gray; University of California, Berkeley; http://www.eecs.berkeley.edu/~gchien; 9 pages.148Monolithic CMOS Frequency Synthesizer for Cellular Applications; George Chien and Paul R. Gray; University of California, Berkeley; http://www.eecs.berkeley.edu/˜gchien; 9 pages.149Monolithic High-Performance Three-Dimensional Coil Inductors for Wireless Communication Applications; pp. 67-70.150MP 2.3 A Mixed-Signal 120MSample/s PRML Solution for DVD Systems; Rex Baird et al; Cirrus Logic; 10 pages.151MP 4.8 A 1.9GHz Micromachined-Based Low-Phase-Noise CMOS VCO; Aleksander Dec et al; 1999 IEEE International Solid-State Circuits Conference; 3 pages.152Multifrequency Zero-Jitter Delay-Locked Loop; Avner Efendovich et al; IEEE Journal of Solid-State Circuits; vol. 29, No. 1, Jan. 1996; pp. 67-70.153Myson Technology MTD214; Ethernet Encoder/Decoder and 10BaseT Transceiver with Built-in Waveform Shaper; 1997; 11 pages.154Myson Technology MTD972 (Preliminary); 100Base TX PCS/PMA; 1997; 21 pages.155Numerically Stable Green Function for Modeling and Analysis of Substrate Coupling in Integrated Circuits; Ali M. Niknejad et al; IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, No. 4, Apr. 1998; pp. 305-315.156On-chip Terminating Resistors for High Speed ECL-CMOS Interfaces; Thaddeus J. Gabara; AT&T Bell Laboratories; pp. 292-295.157Parity Check Codes for Partial Response Channels; Mats Oberg and Paul H. Siegel; Global Telecommunications Conference, 1999 IEEE; pp. 717-722.158Phase Noise in Multi-Gigahertz CMOS Ring Oscillators; Ali Hajimiri et al; IEEE 1998 Custom Integrated Circuits Conference; pp. 49-52.159PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design; Beomsup Kim et al; pp. 31-34.160Principles of Data Conversion System Design; Behzad Razavi; 1995; 139 pages.161Progress in High-Speed and High-Resolution CMOS Data Converters; V. Liberali et al; 1995 20th International Conference on Microelectronics; Proceedings vol. 1; cover page and table of contents, pp. 19-28.162Pulse, Digital, and Switching Waveforms, Jacob Millman and Herbert Taub; 1965; 3 pages.163Recent Developments in High Integration Multi-Standard CMOS Transceivers for Personal Communication Systems; Jacques C. Rudell et al; 1998; pp. 149-154/.164SA 18.3: A 1.9GHz Wide-Band IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications; Jacques C. Rudell et al; IEEE International Solid State Circuits Conference; 3 pages.165Si IC-Compatible Inductors and LC Passive Filters; Nguyen, et al; IEEE Journal on Solid State Circuits, vol. 25, No. 4, Aug. 1990; pp. 1028-1031.166SP 21.2: A 1.9GHz Single-Chip IF Transceiver for Digital Cordless Phones; Hisayasu et al; 3 pages.167SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator; Behzad Razavi; ISCC97; Feb. 8, 1997; 2 pages.168SP 23.7: A Balanced 1.5GHz Voltage Controlled Oscillator with an Integrated LC Resonator; Leonard Dauphinee et al; 1997 International Solid-State Circuit Conference; 3 pages.169SP 23.8: Silicon Bipolar VCO Family for 1.1 to 2.2GHz with Fully-Integrated Tank and Tuning Circuits; Bart Jansen et al; 1997 IEEE International Solid-State Circuits Conference; 3 pages.170SP 24.6: A 900MHz CMOS LC-Oscillator with Quadrature Outputs; Ahmadreza Rotougraan et al; Electrical Engineering Dept., University of California, Los Angeles, CA; 2 pages.171Specifications for Obsolete Product ITU CO/Loop Carrier SLIC; HC-5509B, Aug. 2003; 9 pages.172TA 8.7: A 2.7V GSM Transceiver ICs with On-Chip Filtering; Chris Marshall et al; 1995 IEEE International Solid-State Circuits Conference; 3 pages.173THAM 11.3: A Variable Delay Line Phase Locked Loop for CPU-Coprocessor Synchronization; Mark G. Johnson; 1988 International Solid-State Circuits Conference; Session XI: High-Speed Logic; 4 pages.174The Capacity of Low-Density Parity-Check Codes Under Message-Passing Decoding; Thomas J. Richardson and R. L. Urbanke; IEEE Transactions on Information Theory; vol. 47, No. 2, Feb. 2001; pp. 599-618.175The HC-5502X/4X Telephone Subscriber LIne Interface Circuits (SLIC); Application Note; Jan. 1997; AN549.1; Geoff Phillips; 17 pages.176TP 11.1: Direct-Conversion Radio Transceivers for Digital Communications; Assad A. Abidi; 1995 IEEE International Solid-State Circuits Conference; 4 pages.177TP 12.4: A 900-MHz Local Oscillator using a DLL-based Frequency Multiplier Technique for PCS Applications; George Chien and Paul R. Gray; University of California, Berkeley, CA; 3 pages.178TP 12.5 A 1.4GHz Differential Low-Noise CMOS Frequency Synthesizer using a Wideband PLL Architecture; Li Lin; 2000 IEEE International Solid-State Circuits Conference; pp. 204-205, 458.179TP 13.5 A Single-Chip CMOS Direct-Conversion Transceiver for 900 MHz Spread-Spectrum Digital Cordless Phones; Thomas Cho et al; Level One Communications, Inc., San Francisco, CA; 10 pages.180TP 9.2: A 900 MHz-Transceiver Chip Set for Dual-Mode Cellular Radio Mobile Terminals; Iconomos A. Joullias et al; ISSCC 93/Session 9/Radio Communication Circuits/Paper TP 9.2; 1993 IEE International Solid-State Circuits Conference; pp. 140-141, 278.181U.S. Appl. No. 09/559,186, filed Apr. 27, 2000, Nazari et al.182U.S. Appl. No. 09/730,597, filed Dec. 7, 2000, Burd et al.183U.S. Appl. No. 09/730,598, filed Dec. 7, 2000, Wu et al.184U.S. Appl. No. 09/730,603, filed Dec. 7, 2000, Wu et al.185U.S. Appl. No. 09/730,752, filed Dec. 7, 2000, Burd et al.186U.S. Appl. No. 09/737,743, filed Dec. 18, 2000, Sutardja.187U.S. Appl. No. 09/901,507, filed Jul. 9, 2001, Wu et al.188VLSI Architectures for Iterative Decoders in Magnetic Recording Channels; Engling Yeo et al; IEEE Transactions on Magnetics, vol. 37, No. 2, Mar. 2001; pp. 748-755.189WA 18.3 A Gigabit Transceiver Chip Set for UTP CAT-6 Cables in Digital CMOS Technology; Kamran Azadet et al; DSP and VLSI Systems Research Dept., Bell Labs, Lucent Technologies, Holmdel, NJ; 2000 IEEE International Solid-State Circuits Conference; 9 pages.190WA 18.4 A 3V Low-Power 0.25 m CMOS 100Mb/s Receiver for Fast Ethernet; Omid Shoaei et al; 2000 IEEE International Solid-State Circuits Conference; 10 pages.191WA 18.5 A MIxed-Signal DFE/FFE Receiver for 100Base-TX Applications; N. Patrick Kelly et al; Level One Communications, Inc., Sacramento, CA; 2000 IEEE International Solid-State Circuits Conference; 9 pages.192WA 18.7 A Combined 10/125Mbaud Twisted-Pair Line Driver with Programmable Performance/Power Features; Ayal Shoval et al; 2000 IEEE International Solid-State Circuits Conference; pp. 314-315.193WA 18.7 A Combined 10/125Mbaud Twisted-Pair Line Driver with Programmable Performance/Power Features; Ayal Shoval et al; Lucent Technologies, Allentown, PA; 2000 IEEE International Solid-State Circuits Conference; pp. 314-315.194WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator; Christopher Lam; 1999 IEEE International Solid-State Circuits Conference; pp. 402-403, 484.195WP 23.7 A 6.5GHz Monolithic CMOS Voltage-Controlled Oscillator; Tin-Ping Liu; 1999 IEEE International Solid-State Circuits Conference; pp. 404-405, 484.196WP 23.8 A 9,8GHz Back-Gate Tuned VCO in 0.35μm CMOS; HongMo Wang; 1999 IEEE International Solid-State Circuits Conference; pp. 406-407, 484.197WP 3.2: A 320MHz CMOS Triple 8b DAC with On-Chip PLL and Hardware Cursor; David Reynolds; 1994 IEEE International Solid-State Circuits Conference; pp. 50-51.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8751912 *Jan 10, 2011Jun 10, 2014Marvell International Ltd.Layered low density parity check decoderUS8873672 *Mar 21, 2013Oct 28, 2014Broadcom CorporationConcatenated coding scheme for burst noise and AWGN for multi-channel applicationsUS8943392 *Nov 6, 2012Jan 27, 2015Texas Instruments IncorporatedViterbi butterfly operationsUS9071479Aug 24, 2012Jun 30, 2015Credo Semiconductor (Hong Kong) LimitedHigh-speed parallel decision feedback equalizerUS20130251063 *Mar 21, 2013Sep 26, 2013Broadcom CorporationConcatenated coding scheme for burst noise and AWGN for multi-channel applicationsUS20140129908 *Nov 6, 2012May 8, 2014Texas Instruments, IncorporatedViterbi butterfly operations* Cited by examinerClassifications U.S. Classification714/755, 714/774, 714/786International ClassificationH03M13/00Cooperative ClassificationH03M13/2957, H03M13/6544, H03M13/2975European ClassificationH03M13/29T3, H03M13/29T, H03M13/65K8Legal EventsDateCodeEventDescriptionJun 16, 2014FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services