Source: http://www.google.com/patents/US6775816?dq=6,250,774
Timestamp: 2016-06-27 16:13:36
Document Index: 107325984

Matched Legal Cases: ['art. 3', 'art 11', 'art 11', 'art 11', 'art 11', 'art 12', 'art 12', 'art 12']

Patent US6775816 - Semiconductor design/fabrication system, semiconductor design/fabrication ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA semiconductor design/fabrication system which combines a plurality of function blocks and arranges the combined function blocks on a chip, comprising: a function block selector which selects the function blocks to be arranged on the same chip from a plurality of function blocks for each of which a...http://www.google.com/patents/US6775816?utm_source=gb-gplus-sharePatent US6775816 - Semiconductor design/fabrication system, semiconductor design/fabrication method and semiconductor design/fabrication programAdvanced Patent SearchPublication numberUS6775816 B2Publication typeGrantApplication numberUS 10/327,114Publication dateAug 10, 2004Filing dateDec 24, 2002Priority dateDec 26, 2001Fee statusPaidAlso published asUS20030121016Publication number10327114, 327114, US 6775816 B2, US 6775816B2, US-B2-6775816, US6775816 B2, US6775816B2InventorsYoshiyuki Sato, Shigeki Sugimoto, Tatsuo AkiyamaOriginal AssigneeKabushiki Kaisha ToshibaExport CitationBiBTeX, EndNote, RefManPatent Citations (6), Non-Patent Citations (8), Referenced by (2), Classifications (8), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetSemiconductor design/fabrication system, semiconductor design/fabrication method and semiconductor design/fabrication program
US 6775816 B2Abstract
A semiconductor design/fabrication system which combines a plurality of function blocks and arranges the combined function blocks on a chip, comprising: a function block selector which selects the function blocks to be arranged on the same chip from a plurality of function blocks for each of which a critical area indicating a range where defective products occur due to existence of defects is known; a chip information calculator which calculates a sum of the critical areas on each of the selected function blocks; an yield calculator which calculates an yield based on a calculation result of the chip information calculator and defect occurrence rate information of a chip fabrication line; a cost delivery time information calculator which calculates information relating to fabrication cost and delivery time of the chip based on a calculation result of the yield calculator and fabrication management information relating to cost and fabrication period of the chip fabrication line; and a combination selector which selects a combination of the function blocks constituting the chip based on the information relating to the fabrication cost and the delivery time of the chip calculated by the cost delivery time information calculator.
What is claimed is: 1. A semiconductor design/fabrication system which combines a plurality of function blocks and arranges the combined function blocks on a chip, comprising:
a function block selector which selects the function blocks to be arranged on the same chip from a plurality of function blocks for each of which a critical area indicating a range where defective products occur due to existence of defects is known; a chip information calculator which calculates a sum of said critical areas on each of the selected function blocks; an yield calculator which calculates an yield based on a calculation result of said chip information calculator and defect occurrence rate information of a chip fabrication line; a cost delivery time information calculator which calculates information relating to fabrication cost and delivery time of the chip based on a calculation result of said yield calculator and fabrication management information relating to cost and fabrication period of the chip fabrication line; and a combination selector which selects a combination of the function blocks constituting the chip based on the information relating to the fabrication cost and the delivery time of the chip calculated by said cost delivery time information calculator. 2. The semiconductor design/fabrication system according to claim 1, further comprising:
a critical area storing part which stores said critical area information on each of said plurality of function blocks; a defect occurrence rate information storing part which stores the defect occurrence rate information of said chip fabrication line; a fabrication management information storing part which stores the fabrication management information relating to the cost and the fabrication period of said chip fabrication line; and a calculation result storing part which stores a calculation result calculated by said cost delivery time information calculator, wherein said chip information calculator calculates a sum of said critical areas of the selected function blocks based on said critical area information stored in said critical area storing part; said yield calculator calculates the yield based on the calculation result of said chip information calculator and said defect occurrence rate information stored in said defect occurrence rate information storing part; said cost delivery time information calculator calculates the information relating to the fabrication cost and the delivery time of the chip based on the calculation result of said yield calculator and the fabrication management information stored in said fabrication management information storing part; and said combination selector selects the combination of the function blocks constituting the chip based on the information stored in said calculation result storing part. 3. The semiconductor design/fabrication system according to claim 2,
wherein said defect occurrence rate information storing part stores the defect occurrence rate information on each of a plurality of fabrication lines; said fabrication management information storing part stores the fabrication management information on each of a plurality of fabrication lines; said cost delivery time information calculator calculates the information relating to the fabrication cost and the delivery time of the chip on each of a plurality of fabrication lines; and said combination selector selects an optimum combination of the function blocks constituting the chip at an optimum fabrication line. 4. The semiconductor design/fabrication system according to claim 1, wherein said combination selector selects the combination of the function blocks with which the number of non-defective chips per one wafer is the maximum.
5. The semiconductor design/fabrication system according to claim 1, wherein said combination selector selects the combination of the function blocks with which the fabrication cost per one non-defective chip is the minimum.
6. The semiconductor design/fabrication system according to claim 1, wherein said combination selector selects the combination of the function blocks with which the fabrication period per one non-defective chip is the shortest.
7. The semiconductor design/fabrication system according to claim 1, further comprising a condition designating part which designates a fabrication condition including at least one of desirable quantity, desirable delivery time and desirable price of the chip,
wherein said combination selector selects the combination of the function blocks satisfying the designated fabrication condition. 8. The semiconductor design/fabrication system according to claim 1, further comprising a priority order designating part which designates the order of priority with regard to a plurality of fabrication conditions including at least one of desirable quantity, desirable delivery time and desirable price of the chip,
wherein said combination selector selects the combination of the function blocks, taking the designated order of priority into consideration. 9. The semiconductor design/fabrication system according to claim 1,
wherein said function block selector selects a plurality of combinations of the function blocks to be arranged on the same chip; and said chip information calculator, said yield calculator and said cost delivery time information calculator repeatedly perform the respective calculations in accordance with a selection result of said function block selector. 10. A semiconductor design/fabrication method which combines a plurality of function blocks and arranges the combined function blocks on a chip, comprising:
selecting the function blocks to be arranged on the same chip from a plurality of function blocks for each of which a critical area indicating a range where defective products occur due to existence of defects is known; calculating a sum of said critical areas on each of the selected function blocks; calculating an yield based on the calculated sum of said critical areas and defect occurrence rate information of a chip fabrication line; calculating information relating to fabrication cost and delivery time of the chip based on the calculated yield and fabrication management information relating to cost and fabrication period of the chip fabrication line; and selecting a combination of the function blocks constituting the chip based on the calculated information relating to the fabrication cost and the delivery time of the chip. 11. The semiconductor design/fabrication method according to claim 10,
wherein when the yield is calculated and when the information relating to the fabrication cost and the delivery time of the chip is calculated, the yield on each of a plurality of fabrication lines, and the information relating to the fabrication cost and the delivery time of the chip on each of said plurality of fabrication lines are calculated based on the defect occurrence rate information on each of said plurality of fabrication lines and the fabrication management information relating to cost and fabrication period on each of said plurality of fabrication lines; and when said combination is selected, an optimum combination of the function blocks constituting the chips at an optimum fabrication line is selected. 12. The semiconductor design/fabrication method according to claim 10, wherein when the combination is selected, a combination of the function blocks with which the number of non-defective chips per one wafer is the maximum, is selected.
13. The semiconductor design/fabrication method according to claim 10, wherein when the combination is selected, a combination of the function blocks with which the fabrication cost per one non-defective chip is the minimum, is selected.
14. The semiconductor design/fabrication method according to claim 10, wherein when the combination is selected, a combination of the function blocks with which the fabrication period per one non-defective chip is the shortest, is selected.
15. The semiconductor design/fabrication method according to claim 10, wherein when the combination is selected, a combination of the function blocks satisfying a designated fabrication condition including at least one of desirable quantity, desirable delivery time and desirable price of the chip, is selected.
16. The semiconductor design/fabrication method according to claim 10, wherein when the combination is selected, a combination of the function blocks is selected, taking into consideration the order of priority designated with regard to a plurality of fabrication conditions including at least one of desirable quantity, desirable delivery time and desirable price of the chip.
17. The semiconductor design/fabrication method according to claim 10, wherein a calculation of the sum of said critical areas, a calculation of the yield and a calculation of the information relating to the fabrication cost and the delivery time of the chip are performed for each of a plurality of combinations of the function blocks to be arranged on the same chip.
18. A semiconductor design/fabrication program to be executed by a computer, which combines a plurality of function blocks and arranges the combined function blocks on a chip, said program comprising:
a command for selecting the function blocks to be arranged on the same chip from a plurality of function blocks for each of which a critical area indicating a range where defective products occur due to existence of defects is known; a command for calculating a sum of said critical areas on each of the selected function blocks; a command for calculating an yield based on the calculated sum of said critical areas and defect occurrence rate information of a chip fabrication line; a command for calculating information relating to fabrication cost and delivery time of the chip based on the calculated yield and fabrication management information relating to cost and fabrication period of the chip fabrication line; and a command for selecting a combination of the function blocks constituting the chip based on the calculated information relating to the fabrication cost and the delivery time of the chip. 19. The semiconductor design/fabrication program according to claim 18,
wherein when the yield is calculated and when the information relating to the fabrication cost and the delivery time of the chip is calculated, the yield on each of a plurality of fabrication lines, and the information relating to the fabrication cost and the delivery time of the chip on each of said plurality of fabrication lines are calculated based on the defect occurrence rate information on each of said plurality of fabrication lines and the fabrication management information relating to cost and fabrication period on each of said plurality of fabrication lines; and when said combination is selected, an optimum combination of the function blocks constituting the chips at an optimum fabrication line is selected. 20. The semiconductor design/fabrication program according to claim 18, wherein a calculation of the sum of said critical area, a calculation of the yield and a calculation of the information relating to the fabrication cost and the delivery time of the chip are performed for each of a plurality of combinations of the function blocks to be arranged on the same chip.
This application is based upon and claims the benefit of priority from the prior Japanese Patent Applications No. 2001-394884, filed on Dec. 26, 2001, the entire contents of which are incorporated herein by reference.
The present invention relates to a semiconductor design/fabrication system, a semiconductor design/fabrication method and a semiconductor design/fabrication program which selects arbitrary function blocks from a plurality of function blocks and arranges the selected function blocks on a chip.
It takes too much time and cost to develop an LSI chip from scratch. Because of this, design method in which desirable function blocks are selected if necessary from a plurality of function blocks that operational verification has already been done, and the selected function blocks are arranged on the chip, is generally adopted.
Request for the chips is vary by each user. For example, one user requests chip cost reduction, the other user requests short delivery time even if cost is somewhat high, or the other user requests reduction of defective rate.
Even when the function blocks are combined and arranged on the chip, an yield and a fabrication cost are largely affected by the types of the selected function blocks and how to arrange the function blocks.
However, the method of selecting the optimum combination of the function blocks in accordance with user's request has not been conventionally established. Because of this, user had to combine the function blocks by cut and try, and arrange the combined function blocks on the chip to verify them. Accordingly, there was a problem in which it takes time to find the optimum combination of the function blocks.
A semiconductor design/fabrication system according to one embodiment of the present invention which combines a plurality of function blocks and arranges the combined function blocks on a chip, comprising:
a function block selector which selects the function blocks to be arranged on the same chip from a plurality of function blocks for each of which a critical area indicating a range where defective products occur due to existence of defects is known;
a chip information calculator which calculates a sum of said critical areas on each of the selected function blocks;
an yield calculator which calculates an yield based on a calculation result of said chip information calculator and defect occurrence rate information of a chip fabrication line;
a cost delivery time information calculator which calculates information relating to fabrication cost and delivery time of the chip based on a calculation result of said yield calculator and fabrication management information relating to cost and fabrication period of the chip fabrication line; and
a combination selector which selects a combination of the function blocks constituting the chip based on the information relating to the fabrication cost and the delivery time of the chip calculated by said cost delivery time information calculator.
FIG. 1 is a block diagram showing schematic configuration of a semiconductor design fabrication system according to a first embodiment of the present invention.
FIG. 2 is a diagram explaining the function blocks.
FIG. 3 is a diagram explaining the critical area.
FIG. 4 is a diagram showing a relationship between the defective size and frequency.
FIG. 5 is a flowchart showing procedure of the semiconductor design/fabrication system of FIG. 1.
FIG. 6 is a diagram showing an example of selection of the function blocks.
FIG. 7 is a diagram showing an example of information in the calculation result database storing the calculation result calculated by the procedure of FIG. 5.
FIG. 8 is a block diagram showing schematic configuration of a semiconductor design/fabrication system according to a second embodiment of the present invention.
FIG. 9 is a diagram showing information stored in the calculation result database.
FIG. 10 is a block diagram showing schematic configuration of a semiconductor design/fabrication system according to a third embodiment of the present invention.
Hereinafter, a semiconductor design/fabrication system, a semiconductor design/fabrication method and a semiconductor design/fabrication program according to embodiments of the present invention will be more specifically described with reference to drawings.
FIG. 1 is a block diagram showing schematic configuration of a semiconductor design/fabrication system according to a first embodiment of the present invention. The semiconductor/fabrication system of FIG. 1 has a function block database 1, a function block selector 2, a critical area database 3, a chip information calculator 4, a defect occurrence rate information database 5, an yield calculator 6, a fabrication management information database 7, a cost deliver time information calculator 8, a calculation result database 9 and a combination selector 10.
The function block database 1 stores a plurality of function blocks capable of arbitrarily selecting the function blocks and arranging the function blocks on the chip. Here, the function blocks expresses circuit modules in which operational verification has already been done. Various types of the function blocks are stored in the function block database 1.
The function block selector 2 selects the function blocks to be arranged on the same chip from a plurality of function blocks. For example, FIG. 2 shows an example in which the function blocks A-E are selected and arranged on the chip.
The critical area database 3 stores critical area information on each of a plurality of function blocks. Here, the critical area expresses a range where the defective products occur due to the occurrence of the defect. For example, the shaded area 21 of FIG. 3 shows the critical area. When the center of the defect 22 of circle shape exists in the shaded area, this defect cuts across two wirings adjacent to each other, and the wirings become conductive. On the other hand, the defect 23 (shown in a dotted line of FIG. 3) of smaller size than that of the defect 22 does not cut across two wirings even if the center of the defect 23 exists in the shaded area. Thus, the critical area changes by the layout pattern and the defective size.
The curve “a” of FIG. 4 is a diagram showing a relationship between the defective size and the size of the critical area. As shown in FIG. 4, the larger the defective size is, the larger the critical area is. However, when the defective size exceeds a prescribed threshold value, the critical area becomes constant.
The chip information calculator 4 of FIG. 1 calculates the chip size corresponding to total area of the selected function block, the total number of the chips per one wafer, and the total critical area of the selected function blocks. The critical area is read out from the critical area database 3.
The defect occurrence rate information database 5 stores the defect occurrence rate information for each fabrication line. The yield calculator 6 calculates the number of the non-defective chips per one wafer based on a calculation result of the chip information calculator 4 and the defect occurrence rate information on each of the fabrication lines. The defect occurrence rate on each of the fabrication lines is read out from the defect occurrence rate information database 5.
The fabrication management information database 7 stores the fabrication management information relating to fabrication cost and fabrication period on each of the fabrication lines. The cost delivery time information calculator 8 calculates information relating to the fabrication cost and the deliver time of the chips based on a calculation result of the yield calculator 6 and the fabrication management information relating to cost and delivery time on each of the fabrication lines. The fabrication management information is read out form the fabrication management information database 7.
The calculation result database 9 stores a calculation result of the cost delivery time information calculator 8. The combination selector 10 selects an optimum combination of the function blocks constituting the chip based on the information relating to the fabrication cost and the delivery time of the chip calculated by the cost delivery time information calculator 8 with regard to each of a plurality of chips composed of combinations of the function blocks different from each other.
FIG. 5 is a flowchart showing procedure of the semiconductor design/fabrication system of FIG. 1. First of all, the function blocks to be arranged on the same chip is selected from the function block selector 2 (step S1). FIG. 6 shows an example of selection of the function blocks. In the example, the block A2 is selected from the blocks A1-A5 which are candidates of the function block A, the block B3 is selected from the blocks B1-B4 which are candidates of the function block B, the block C4 is selected from the blocks C1-C6 which are candidates of the function block C, the block D7 is selected from the blocks D1-D7 which are candidates of the function block D, the block E2 is selected from the blocks E1-E3 which are candidates of the function block E, and the selected blocks are arranged at the shown locations of the chip, respectively.
When the processing of step S1 of FIG. 5 is finished, the chip information calculator 4 reads out the critical area on each of the selected function blocks from the critical area database 3, and add up these critical areas in order to calculate the critical area of the chip. Furthermore, the chip information calculator 4 calculates the chip size and the total number of the chip per one wafer based on the area on each of the selected function blocks (step S2).
Next, the yield calculator 6 reads out from the defect occurrence rate information database 5, a defective density distribution D(R) of the adopted fabrication line, which is already known, as shown in a curb “b” of FIG. 4 (step S3).
Next, the yield calculator 6 calculates the number of electric defects α in accordance with the following equation (1) based on the defect occurrence distribution D(R) read out from step S3 and the critical area Ac(R) of the chip calculated by step S2 (step S4). The number of electric defect is shown in a shaded area “c” of FIG. 4.
λ=∫Ac(R).D(R)dR (1)
Next, the yield calculator 6 calculates a forecast yield Y (step S5). Here, for example, by presuming Poisson distribution, the forecast yield Y is calculated based on the following equation (2).
Y=exp(−λ) (2)
Next, the yield calculator 6 calculates the number of the non-defective chip count per one wafer based on the total number of the chips and the forecast yield per one wafer prescribed from the chip size (step S6).
Furthermore, in step S6, the cost delivery time information calculator 8 may calculate the number of the non-defective chips per one wafer based on the total number of the chips per one wafer calculated by the chip information calculator 4 and the forecast yield calculated by the yield calculator 6.
Next, the cost delivery time information 8 reads out fabrication cost information and fabrication period information of each fabrication step in the adopted fabrication line from the fabrication management information database 7, and calculates the fabrication cost and the fabrication time necessary for one wafer to obtain completed products, and the fabrication cost and the fabrication time per one non-defective chip (step S7).
The calculation result of step S7 is stored in the calculation result database 9 (step S8). Here, the calculation result of step S7 is categorized for each combination of the selected function blocks and stored in the calculation result database 9.
FIG. 7 is a diagram showing an example of the information in the calculation result database 9. The calculation result database of FIG. 7 stores the information such as block configuration, chip size, the total number of the chips per one wafer, the number of the non-defective chips per one wafer, fabrication cost per one wafer, fabrication cost per one non-defective chip, fabrication time per one wafer, and fabrication time per one non-defective chip, for each combination of the function block.
Next, it is determined whether or not the processings of steps S1-S8 have been performed for all the combinations of the function blocks in step S9. If there is a combination of the function blocks which does not yet perform the processings, the combination of new function block is selected in step S1, and the processings after step S2 are repeated.
When the processings with regard to all the combinations are finished, the combination selector 10 selects an optimum combination of the function blocks in step S10. Because each user has the different request for the chip, the optimum combination of the function blocks is selected in conformity to user's request. The optimum combination is, for example, a combination in which the number of the non-defective chips per one wafer is the maximum, a combination in which the cost per the non-defective chip is least expensive, or a combination in which the delivery time is the shortest.
Furthermore, although not shown, the semiconductor device desired by user is designed/fabricated and is made a delivery to user based on the selected optimum combination of the function blocks. At this time, a form delivered to user may be a completed product of the semiconductor device, or design data such as software IP, firmware IP and hardware IP necessary for fabricating the completed product of the semiconductor device at user side.
Thus, according to the present embodiment, the information such as the fabrication cost and the fabrication time necessary for one wafer, and the fabrication cost and the fabrication time per one non-defective chip is calculated and compared with each other on each of the combinations of the function blocks capable of being arranged on the same chip. Because of this, it is possible to easily and quickly select the combination of the fabrication cost and the fabrication time in conformity to user's request.
Incidentally, in the above-mentioned flowchart of FIG. 5, the processings for each fabrication line are not performed. If it is possible to select either of a plurality of fabrication lines, the processings of FIG. 5 are performed for each fabrication line, the calculation result is stored in the calculation result database 9 and the optimum fabrication line may be selected from the stored calculation result. Therefore, it is possible to select the optimum combination of the function blocks at the optimum fabrication line.
A second embodiment selects combination of the function blocks and the fabrication line in conformity to conditions concretely designated from user in advance.
FIG. 8 is a block diagram showing schematic configuration of a semiconductor design/fabrication system according to a second embodiment of the present invention. The semiconductor design/fabrication system of FIG. 8 has a configuration in which a condition designating part 11 is newly added.
The condition designating part 11 designates fabrication condition including at least one of desirable quantity, desirable delivery time and desirable price of the chip. The combination selector 10 selects an optimum combination of the function blocks in accordance with information designated by the condition designating part 11.
The combination selector 10 selects combination of the function blocks in conformity to various conditions such as desirable quantity, desirable delivery time and desirable price designated by user in the condition designating part 11.
For example, when user desires 10,000 pieces of chip delivery at price equal to or less than 6,000 yen per one chip, if the information shown in FIG. 9 is stored in the calculation result database 9, the combination selector 10 selects “combination 3” of the fabrication line Fab. X of FIG. 9.
Thus, according to the second embodiment, the combination of the function blocks most suitable for the condition desired by user is selected. Because of this, there is no likelihood in which the chips undesirable for user are fabricated.
A third embodiment gives a priority order to conditions desired by user, and the combinations of the function blocks are examined in the order of descending priorities.
As described in the second embodiment, when the combination of the function blocks in conformity to the condition desired by user is selected, there is a likelihood in which the combination in conformity to the condition desired by user is not found, or a plurality of combinations which are desired by user are found and it is impossible to narrow down to one condition.
FIG. 10 is a block diagram showing schematic configuration of a semiconductor design/fabrication system according to a third embodiment of the present invention. The semiconductor design/fabrication system of FIG. 10 has a configuration in which a priority designating part 12 is newly added to the configuration of FIG. 1.
The priority designating part 12 designates priority order for more than two fabrication conditions among the fabrication conditions including at least one of desirable quantity, desirable delivery time and desirable price of the chip. The combination selector 10 selects the combination of the function blocks, taking into consideration the priority order of the fabrication conditions designated by the priority designating part 12.
For example, when user designates the price equal to or less than 5,000 yen per one chip, if the information shown in FIG. 9 is stored in the calculation result database 9, the condition desired by user is assumed to be only the “combination 3” of the fabrication line Fab. Y, and this combination is selected.
Here, if user designates which of the desirable delivery time or the desirable price is prioritized in advance, the combination selector 10 selects a desirable combination, taking the priority order into consideration. For example, if user gives top priority on the desirable delivery time (for example, October 15th), and gives the next priority on the desirable price (for example, equal to or less than 5,000 yen), “combination 3” of the fabrication line Fab. X is selected. On the other hand, if user gives top priority on the desirable price (equal to or less than 5,000 yen), and gives the next priority on the desirable delivery time (October 15th), the “combination 3” of the fabrication line Fab. Y is selected.
Thus, according to the third embodiment, the priority order is set in accordance with the conditions desired by user. Because of this, undesirable situation in which the combinations of the function blocks are not narrowed down to one, or no combination of the function blocks is found, does not occur.
In the above-mentioned embodiment, as an example of the condition desired by user, the desirable quantity, the desirable delivery time, the desirable price and so on has been described. However, concrete examples of the conditions desired by user are not limited. For example, the condition relating to hardware performance such as signal propagation speed, power consumption and noise intensity may be designated.
The semiconductor design/fabrication system described in each of the above-mentioned embodiments may be composed of at least one of hardware and software. In the case composed of software, the program realizing the functions of the semiconductor design/fabrication system is contained in a recording medium such as a flexible disc or a CD-ROM in order to be read out from and to be executed by a computer. The recording medium is not limited to a portable medium such as magnetic discs or optical discs, but may be a fixed-type recording medium such as a hard disc drive or a semiconductor memory.
The program realizing the functions of the semiconductor design/fabrication system may be distributed via a communication line (including wired or wireless communication) such as an Internet. Furthermore, the program may be distributed via a wired line or a wireless line such as the Internet at a state of encoding, modulating and compressing the program. Otherwise, the program may be contained in the recording medium and be distributed.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5128737 *Mar 2, 1990Jul 7, 1992Silicon Dynamics, Inc.Semiconductor integrated circuit fabrication yield improvementsUS5539652 *Feb 7, 1995Jul 23, 1996Hewlett-Packard CompanyMethod for manufacturing test simulation in electronic circuit designUS5655110 *May 31, 1995Aug 5, 1997Advanced Micro Devices, Inc.Method for setting and adjusting process parameters to maintain acceptable critical dimensions across each die of mass-produced semiconductor wafersUS6066179 *Jun 13, 1997May 23, 2000University Of EdinburghProperty estimation of an integrated circuitUS20030050761 *Sep 12, 2002Mar 13, 2003Takafumi OkabeInspection method and its apparatus, inspection systemJPH11176944A Title not available* Cited by examinerNon-Patent CitationsReference1 *Allan et al. "Efficient critical area algorithms and their application to yield improvement and test strategies", 1994 Proceedings o the IEEE International Workshop on Defect and fault Tolerance in VLSI Systems, pp. 88-96, Jan. 1, 1994).*2 *C.H. Stapper and R.J. Rosner, "Integrated Circuit Yield Management and Yield Analysis: Development and Implementation", IEEE Transactions on Semiconductor Manufacturing, 1995, vol. 8(2), May 1995, pp. 95-102.*3 *G.A. Allan and A.J. Walton, "Hierarchical Critical Area Extraction with the EYE tool", IEEE Workshop on Defect and Fault Tolerance in VLSI Systems, Lafayette, Louisiana, 1995, pp. 28-36.*4 *H.T. Heineken and W. Maly, "Manufacturability analysis environment-MAPEX", Custom Integrated Circuits Conference, San Diego, CA, 1994, pp. 309-312, Jan. 1994.*5H.T. Heineken and W. Maly, "Manufacturability analysis environment—MAPEX", Custom Integrated Circuits Conference, San Diego, CA, 1994, pp. 309-312, Jan. 1994.*6 *P.K. Nag and W. Maly, "Hierarchical Extraction of Critical Area for Shorts in very large scale ICs", IEEE Workshop on Defect an Fault Tolerance in VLSI Systems, 1995, Lafayette, Louisiana, pp. 19-27, Jan. 1, 1995.*7U.S. patent application Ser. No. 09/931,091, Noda et al., filed Aug. 17, 2001.8U.S. patent application Ser. No. 10/327,114, Sato et al., filed Dec. 24, 2002.* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS7634745Aug 2, 2006Dec 15, 2009International Business Machines CorporationMethod for computing the critical area of compound fault mechanismsUS20080127004 *Aug 2, 2006May 29, 2008Allen Robert JMethod for computing the critical area of compound fault mechanisms* Cited by examinerClassifications U.S. Classification716/52, 257/E21.525, 716/56, 716/55International ClassificationH01L21/66Cooperative ClassificationH01L22/20, H01L2924/0002European ClassificationH01L22/20Legal EventsDateCodeEventDescriptionFeb 25, 2003ASAssignmentOwner name: KABUSHIKI KAISHA TOSHIBA, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SATO, YOSHIYUKI;SUGIMOTO, SHIGEKI;AKIYAMA, TATSUO;REEL/FRAME:013786/0797Effective date: 20030130Sep 24, 2007FPAYFee paymentYear of fee payment: 4Sep 21, 2011FPAYFee paymentYear of fee payment: 8Jan 27, 2016FPAYFee paymentYear of fee payment: 12RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services