Source: http://www.google.com/patents/US4404048?dq=7,403,220
Timestamp: 2017-07-23 06:59:25
Document Index: 673644826

Matched Legal Cases: ['Application No. 6700755', 'art 2', 'art 8', 'art 2', 'art 2', 'art 7', 'art 2', 'art 2', 'art 19', 'art 19', 'art 7', 'arts 2', 'art 7', 'art 19', 'arts 2', 'arts 8']

Patent US4404048 - Semiconductor device manufacture - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsP-type isolation regions, which surround an island of an n-type epitaxial layer, are formed by providing a p-type dopant at a part of the surface of a p-type silicon substrate. After growing the layer a p-type dopant is also provided at the surface of the layer opposite the part of the substrate surface...http://www.google.com/patents/US4404048?utm_source=gb-gplus-sharePatent US4404048 - Semiconductor device manufactureAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS4404048 APublication typeGrantApplication numberUS 06/321,500Publication dateSep 13, 1983Filing dateNov 16, 1981Priority dateDec 17, 1980Fee statusLapsedAlso published asDE3149158A1Publication number06321500, 321500, US 4404048 A, US 4404048A, US-A-4404048, US4404048 A, US4404048AInventorsDirk A. VogelzangOriginal AssigneeU.S. Philips CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (5), Referenced by (8), Classifications (22), Legal Events (6) External Links: USPTO, USPTO Assignment, EspacenetSemiconductor device manufacture
US 4404048 AAbstract
P-type isolation regions, which surround an island of an n-type epitaxial layer, are formed by providing a p-type dopant at a part of the surface of a p-type silicon substrate. After growing the layer a p-type dopant is also provided at the surface of the layer opposite the part of the substrate surface where the dopant is provided. The dopants are diffused into the layer until the p-type regions meet. To inhibit diffusion of the p-type dopant during epitaxial growth, an n-type dopant having a lower diffusion coefficient than that of the p-type dopant is provided at the part of the substrate surface before providing the epitaxial layer. Formation of the isolation regions can be carried out simultaneously with the formation of p-type regions of a circuit element, for example a transistor, in the islands.
1. A method of manufacturing a semiconductor device, which comprises:providing a p-type monocrystalline silicon substrate having a major surface; providing a p-type dopant at a part of said major substrate surface and diffusing said dopant into the substrate; providing an n-type dopant having a smaller diffusion coefficient than that of said p-type dopant at said part of the major substrate surface where the p-type dopant is provided in order to inhibit diffusion of said p-type dopant; diffusing said n-type dopant into the substrate; then forming an n-type epitaxial silicon layer having an upper surface on said major surface of the substrate; providing a further p-type dopant at a part of said upper surface of the epitaxial layer opposite said part of the major surface of the substrate; and then diffusing said p-type dopants into the epitaxial layer from both sides by a thermal treatment to form diffused p-type regions which meet in said epitaxial layer. 2. A method as claimed in claim 1, wherein boron is provided at the substrate surface as said p-type dopant.
3. A method as claimed in claim 2, wherein antimony is used as said n-type dopant.
4. A method as claimed in claim 1, 2 or 3, wherein when the p-type dopant is provided at one part of the substrate surface the p-type dopant is also provided at another part of the substrate surface, and when the n-type dopant is provided at said one part of the substrate surface the n-type dopant is also provided at a part of the substrate surface which is larger than and overlaps said other part, and after providing the epitaxial layer the p- and the n-type dopants are diffused from the substrate into the epitaxial layer by the thermal treatment so as to obtain a p-type region in the epitaxial layer which is separated from the substrate by an n-type region.
The invention relates to a method of manufacuturing a semiconductor device, in which a p-type dopant is provided at a part of a surface of a p-type monocrystalline silicon substrate and is diffused into the substrate, an n-type epitaxial silicon layer is then provided on the surface, after which a p-type dopant is provided at a part of the surface of the epitaxial layer opposite said part of the substrate surface, wherein the p-dopants are diffused into the epitaxial layer from two sides by a thermal treatment to form diffused p-type regions which meet each other in said layer.
A method having these features is disclosed in Netherlands Patent Application No. 6700755, in which the formation of island-insulation regions is described. As a p-type dopant, boron is locally introduced into a silicon substrate so as to obtain a highly boron-dopant region.
Such a highly doped region in the substrate creates a problem in that epitaxial silicon layers which are deposited thereon may not have the desired composition due to autodoping with the boron of the doped region.
According to the invention, a method having the features mentioned in the opening paragraph is characterized in that in order to inhibit diffusion of the p-type dopant, an n-type dopant having a smaller diffusion coefficient than that of the p-type dopant is provided at the part of the substrate surface where the p-type dopant is provided and the n-type dopant is then diffused into the substrate before the epitaxial layer is provided.
By using a method in accordance with the invention, autodoping by the p-type dopant can be prevented or at least reduced to acceptable proportions.
Boron is preferably provided at the substrate surface as a p-type dopant and, since the diffusion coefficient of antimony is much smaller than that of boron and since antimony provides only negligible autodoping in epitaxy, antimony is preferably used as an n-type dopant.
By using a method in accordance with the invention, island insulation in various types of semiconductor device can be obtained.
When the p-type dopant is provided at one part of the substrate surface the p-type dopant may also be provided at another part of the substrate surface, and when the n-type dopant is provided at said one part of the substrate surface the n-type dopant may also be provided at a part of the substrate surface which is larger than and overlaps said other part, and after providing the epitaxial layer the p- and the n-type dopants can be diffused into the epitaxial layer by the thermal treatment so as to obtain in the epitaxial layer a p-type region which is separated from the substrate by an n-type region. In this manner a double buried layer is obtained which can be used in many types of semiconductor device.
An illustrative embodiment of the invention will now be described with reference to the accompanying drawing. The drawing is a diagrammatic sectional view of a part of a semiconductor device at a stage during its manufacture using a method in accordance with the invention. The manufacture of a circuit element forming part of an integrated circuit will be described hereinafter by way of example.
A p-type dopant is provided at a part 2 (see the FIGURE) of a surface 3 of a p-type monocrystalline silicon substrate 1, and is diffused into the substrate 1.
An n-type epitaxial silicon layer 4 is then provided on the surface 3 and a p-type dopant is provided at a part 8 of the surface 9 of this layer opposite the part 2 of the substrate surface 3. By a thermal treatment the p-type dopant is diffused into the layer 4 from two sides to form diffused p-type regions 5 and 10 which meet each other in the epitaxial layer 4.
In order to avoid autodoping of the epitaxial layer 4 by diffusion of the p-type dopant over the whole epitaxial layer 4, an n-type dopant, which has a smaller diffusion coefficient than the p-type dopant, is provided at the same part 2 of the substrate surface 3 where the p-type dopant is provided. The n-type dopant is diffused before the epitaxial layer 4 is provided.
The more slowly-diffusing n-type dopant exerts an inhibiting effect on the diffusion of the p-type dopant so that the latter, during the deposition of the epitaxial layer, does not spread throughout the layer. As a result of the difference in diffusion rates between the dopants, the n-type doped region 11 is embedded in the doped regions 5 and 6 at the boundary between the substrate 1 and the epitaxial layer 4.
In a preferred embodiment of the invention, the p-type dopant is also provided at another part 7 of the substrate surface 3 simultaneously with the provision of the p-type dopant to the part 2 of the substrate surface 3.
Also, simultaneously with the provision of the n-type dopant at the part 2 of the substrate surface 3, the n-type dopant is provided at a part 19 of the substrate surface 3. The part 19 is larger than and overlaps the other part 7.
After providing the epitaxial layer 4 the p-type dopant and the n-type dopant are diffused from the substrate into the epitaxial layer 4 by a thermal treatment so as to obtain in the epitaxial layer 4 a p-type region 12 which is separated from the substrate 1 by an n-type region 13. The regions 12 and 13 form a double buried layer. The starting material in the manufacture of a typical semiconductor device may be, for example, a disc-shaped 600 μm thick p-type silicon substrate having a resistivity of 25 Ωcm.
In a conventional manner, after masking by means of an oxide provided by vapor deposition, a dose of 1019 boron atoms/cm2 is provided at parts 2 and 7 of the surface 3 as a p-type dopant. Diffusion at 1160° C. is then carried out for 30 minutes.
The part 7 of the surface 3 is then made bigger to form part 19 and a dose of 2×1015 antimony atoms/cm2 as an n-type dopant is then introduced into the substrate by ion implantation via the parts 2 and 19. P-type regions 6,20 and n-type regions 11,13 are formed by diffusion for 5 hours at 1250° C.
A 40 μm thick n-type epitaxial silicon layer 4 having a resistivity of 35 Ωcm is then provided on the surface 3 of substrate 1. After masking, a dose of 2×1018 aluminum atoms/cm2 as a p-type dopant is provided in the usual manner at parts 8 and 14 of the surface 9 of the epitaxial layer 4.
In a subsequent thermal treatment at 1200° C. for 10 hours, the p-type dopant diffuses to form p-type regions 5, 10 and 12, 15 respectively, which meet each other in the epitaxial layer 4.
The adjoining p-type regions 5 and 10 may be used for the isolation of islands 16 in the epitaxial layer 4 so that circuit elements of an integrated circuit present in islands not shown can be electrically isolated from each other.
The regions 15 may serve for contacting the collector 12 of a vertical p-n-p transistor having an emitter regions 17 and a base contact region 18. The p-type collector 12 is separated from the p-type substrate 1 by the n-type buried layer 13.
The invention is not restricted to the embodiment described. For example, in addition to boron, aluminum or gallium may be used as a p-type dopant in the substrate and aluminum, boron or gallium may be provided at the surface of the epitaxial layer as a p-type dopant. In addition to antimony, arsenic may also be used as an n-type dopant.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3663872 *Jan 19, 1970May 16, 1972Nippon Electric CoIntegrated circuit lateral transistorUS3667006 *Feb 19, 1970May 30, 1972Philips CorpSemiconductor device having a lateral transistorUS3930909 *Nov 26, 1974Jan 6, 1976U.S. Philips CorporationMethod of manufacturing a semiconductor device utilizing simultaneous outdiffusion during epitaxial growthUS4087900 *Oct 18, 1976May 9, 1978Bell Telephone Laboratories, IncorporatedFabrication of semiconductor integrated circuit structure including injection logic configuration compatible with complementary bipolar transistors utilizing simultaneous formation of device regionsUS4132573 *Feb 2, 1978Jan 2, 1979Murata Manufacturing Co., Ltd.Method of manufacturing a monolithic integrated circuit utilizing epitaxial deposition and simultaneous outdiffusion* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS4525922 *Oct 21, 1983Jul 2, 1985Fujitsu LimitedMethod of producing a semiconductor deviceUS4629520 *Aug 14, 1984Dec 16, 1986Fujitsu LimitedMethod of forming shallow n-type region with arsenic or antimony and phosphorusUS4721686 *Jan 22, 1987Jan 26, 1988Sgs Microelettronica S.P.A.Manufacturing integrated circuits containing P-channel MOS transistors and bipolar transistors utilizing boron and arsenic as dopantsUS4965215 *Dec 21, 1988Oct 23, 1990Sgs-Thomson Microelectronics S.R.L.Manufacturing process for a monolithic semiconductor device comprising at least one transistor of an integrated control circuit and one power transistor integrated on the same chipUS5132235 *Mar 29, 1991Jul 21, 1992Siliconix IncorporatedMethod for fabricating a high voltage MOS transistorUS5248624 *Aug 23, 1991Sep 28, 1993Exar CorporationMethod of making isolated vertical pnp transistor in a complementary bicmos process with eeprom memoryUS20060071269 *Nov 18, 2005Apr 6, 2006Linear Technology CorporationHigh voltage MOS transistor with up-retro wellUSRE38510 *Feb 6, 1995May 4, 2004Stmicroelectronics SrlManufacturing process for a monolithic semiconductor device comprising at least one transistor of an integrated control circuit and one power transistor integrated on the same chip* Cited by examinerClassifications U.S. Classification438/357, 257/E21.136, 438/492, 257/552, 257/E21.544, 438/419, 257/E21.538, 257/544, 257/504, 257/565, 257/499International ClassificationH01L21/74, H01L21/22, H01L21/761, H01L29/73, H01L21/331Cooperative ClassificationH01L21/761, H01L21/2205, H01L21/743European ClassificationH01L21/22C, H01L21/74B, H01L21/761Legal EventsDateCodeEventDescriptionMar 15, 1982ASAssignmentOwner name: U.S.PHILIPS CORPORATION 100 EAST 42ND ST NEW YORK,Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:VOGELZANG, DIRK A.;REEL/FRAME:003956/0461Effective date: 19811125Dec 29, 1986FPAYFee paymentYear of fee payment: 4Feb 25, 1991FPAYFee paymentYear of fee payment: 8Apr 18, 1995REMIMaintenance fee reminder mailedSep 10, 1995LAPSLapse for failure to pay maintenance feesNov 21, 1995FPExpired due to failure to pay maintenance feeEffective date: 19950913RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services