Source: http://www.google.com/patents/US7109542?dq=5927278
Timestamp: 2016-04-30 15:58:26
Document Index: 795905210

Matched Legal Cases: ['application No. 09', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09']

Patent US7109542 - Capacitor constructions having a conductive layer - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA capacitor fabrication method may include atomic layer depositing a conductive barrier layer to oxygen diffusion over the first electrode. A method may instead include chemisorbing a layer of a first precursor at least one monolayer thick over the first electrode and chemisorbing a layer of a second...http://www.google.com/patents/US7109542?utm_source=gb-gplus-sharePatent US7109542 - Capacitor constructions having a conductive layerAdvanced Patent SearchPublication numberUS7109542 B2Publication typeGrantApplication numberUS 09/879,231Publication dateSep 19, 2006Filing dateJun 11, 2001Priority dateAug 31, 2000Fee statusPaidAlso published asUS7217615, US20020024080, US20070178640Publication number09879231, 879231, US 7109542 B2, US 7109542B2, US-B2-7109542, US7109542 B2, US7109542B2InventorsGaro J. Derderian, Gurtej S. SandhuOriginal AssigneeMicron Technology, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (76), Non-Patent Citations (12), Classifications (18), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetCapacitor constructions having a conductive layer
US 7109542 B2Abstract
1. A capacitor construction comprising a first capacitor electrode over a substrate, a capacitor dielectric layer over the first electrode, a second capacitor electrode over the dielectric layer, and an atomic layer deposited conductive barrier layer to oxygen diffusion between the first and second electrodes, the dielectric layer being on and in physical contact with the barrier layer and the barrier layer containing WN and being on and in physical contact with the first capacitor electrode.
2. The construction of claim 1 further comprising another conductive barrier layer to oxygen diffusion over the dielectric layer.
3. The construction of claim 1 wherein the dielectric layer exhibits a K factor of greater than about 7 at 20� C.
a first capacitor electrode over a substrate; a conductive barrier layer to oxygen diffusion on and in physical contact with the first electrode, the barrier layer comprising WN as a chemisorption product of first and second precursor layers; a capacitor dielectric layer on and in physical contact with barrier layer; and a second capacitor electrode over the dielectric layer. 5. The construction of claim 4 wherein the dielectric layer exhibits a K factor of greater than about 7 at 20� C.
6. The construction of claim 1 wherein the barrier layer comprises a plurality of atomic layer deposited monolayers.
7. The construction of claim 4 wherein the first and second precursor layers each comprise one atomic layer deposited monolayer.
8. A capacitor construction comprising a first capacitor electrode containing HSG polysilicon over a substrate, a capacitor dielectric layer containing oxygen over the first electrode, a second capacitor electrode over the dielectric layer, a first atomic layer deposited metal-containing conductive layer as a barrier to oxygen diffusion between and in physical contact with both the first electrode and dielectric layer, and a second atomic layer deposited metal-containing conductive layer as a barrier to oxygen diffusion between the dielectric layer and second electrode.
9. The construction of claim 8 wherein the atomic layer deposited conductive layers comprise elemental metal, a metal alloy, or a metal-containing compound.
10. The construction of claim 8 wherein the atomic layer deposited conductive layers comprise WN, WSiN, TaN, TiSiN, Pt, Pt alloys, Ir, Ir alloys, Pd, Pd alloys, RuOx, or IrOx.
11. A capacitor construction comprising:
a first capacitor electrode containing HSG polysilicon over a substrate; a first layer of a metal-containing conductive material as a barrier to oxygen diffusion on and in physical contact with the first electrode, the material comprising a chemisorption product of first and second precursor layers; a capacitor dielectric layer containing oxygen on and in physical contact with the first conductive layer; a second layer of a metal-containing conductive material as a barrier to oxygen diffusion over the dielectric layer, the material comprising a chemisorption product of first and second precursor layers; and a second capacitor electrode over the second conductive layer. 12. The construction of claim 11 wherein the first and second precursor layers each consist essentially of a monolayer.
13. The construction of claim 11 wherein the first and second precursors respectively comprise only one of the following pairs: WF6/NH3, TaCl5/NH3, TiCl4/NH3, tetrakis(dimethylamido)titanium/NH3, ruthenium cyclopentadiene/H2O, IrF5/H2O, organometallic Pt/H2O.
14. The construction of claim 11 wherein the conductive layers comprise elemental metal, a metal alloy, or a metal containing compound.
15. The construction of claim 11 wherein the conductive material comprises WN, WSiN, TaN, TiN, TiSiN, Pt, Pt alloys, Ir, Ir alloys, Pd, Pd alloys, RuOx, or IrOx.
16. The construction of claim 1 wherein the substrate comprises a semiconductive wafer.
17. The construction of claim 1 wherein the first capacitor electrode comprises HSG polysilicon.
18. The construction of claim 1 wherein the capacitor dielectric layer comprises Al2O3.
19. The construction of claim 1 wherein the second capacitor electrode comprises TiN.
20. The construction of claim 1 wherein the first capacitor electrode comprises HSG polysilicon, the capacitor dielectric layer comprises Al2O3, and the second capacitor electrode comprises TiN.
21. The construction of claim 4 wherein the substrate comprises a semiconductive wafer.
22. The construction of claim 4 wherein the first capacitor electrode comprises HSG polysilicon.
23. The construction of claim 4 wherein the capacitor dielectric layer comprises Al2O3.
24. The construction of claim 4 wherein the second capacitor electrode comprises TiN.
25. The construction of claim 4 wherein the first capacitor electrode comprises HSG polysilicon, the capacitor dielectric layer comprises Al2O3, and the second capacitor electrode comprises TiN.
26. The construction of claim 8 wherein the substrate comprises a semiconductive wafer.
27. The construction of claim 8 wherein the atomic layer deposited conductive layer comprises TiN.
28. The construction of claim 8 wherein the capacitor dielectric layer comprises Al2O3.
29. The construction of claim 8 wherein the second capacitor electrode comprises TiN.
30. The construction of claim 8 wherein the first atomic layer deposited conductive layer comprises TiN, the capacitor dielectric layer comprises Al2O3, and the second atomic layer deposited conductive layer comprises TiN.
31. The construction of claim 11 wherein the substrate comprises a semiconductive wafer.
32. The construction of claim 11 wherein the first conductive layer comprises TiN.
33. The construction of claim 11 wherein the capacitor dielectric layer comprises Al2O3.
34. The construction of claim 11 wherein the second capacitor electrode comprises TiN.
35. The construction of claim 11 wherein the first conductive layer comprises TiN, the capacitor dielectric layer comprises Al2O3, and the second conductive layer comprises TiN.
This patent resulted from a divisional application of U.S. pat. application Ser. No. 09/653,149, filed on Aug. 31, 2000.
The atomic layer depositing of the barrier layer may occur at a temperature of from about 100 to about 600� C. and at a pressure of from about 0.1 to about 10 Torr. The dielectric layer may exhibit a K factor of greater than about 7 at 20� C. Examples of suitable materials for the barrier layer include WN, WSiN, TaN, TiN, TiSiN, Pt, Pt alloys, Ir, Ir alloys, Pd, Pd alloys, RuOx, or IrOx, as well as other materials. The barrier layer may have a thickness of from about 50 to about 500 Angstroms or another thickness depending on the material properties.
One consideration in selecting a material for the barrier layer is the thickness and density of the barrier layer that will be sufficient to achieve a desired level of oxygen diffusion reduction. Another factor to evaluate is that the barrier layer might be considered to form a part of a capacitor electrode when the barrier layer contacts one of the first or second electrodes since the barrier layer is conductive. Accordingly, it may be advantageous to recalculate the desired dimensions of an electrode contacted by the barrier layer accounting for the presence of the additional conductive material. Accordingly, a “conductive” material as the term is used herein designates a material exhibiting a conductivity is at 20� C. of greater than 10−12 microOhm−1 centimeter−1, or preferably greater than about 10−4 microOhm−1 centimeter−1. Notably, such definition expressly includes “semiconductive” material in the range of about 10−12 to about 10−4 microOhm−1 centimeter−1. As an alternative, a “conductive” material in the present context might be viewed as a material that does not substantially impact the capacitance otherwise achieved without the material. Generally, an “insulative” material might produce a change in capacitance as such a barrier layer.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5006956Nov 7, 1989Apr 9, 1991Matsushita Electric Industrial Co., Ltd.Dielectric ceramic compositionUS5126283May 21, 1990Jun 30, 1992Motorola, Inc.Process for the selective encapsulation of an electrically conductive structure in a semiconductor deviceUS5316982May 28, 1992May 31, 1994Sharp Kabushiki KaishaSemiconductor device and method for preparing the sameUS5432732Dec 27, 1991Jul 11, 1995Ohmi; TadahiroDynamic semiconductor memoryUS5452178Apr 7, 1994Sep 19, 1995Northern Telecom LimitedStructure and method of making a capacitor for an intergrated circuitUS5625233Jan 13, 1995Apr 29, 1997Ibm CorporationThin film multi-layer oxygen diffusion barrier consisting of refractory metal, refractory metal aluminide, and aluminum oxideUS5641984Aug 19, 1994Jun 24, 1997General Electric CompanyHermetically sealed radiation imagerUS5811344Jan 27, 1997Sep 22, 1998Mosel Vitelic IncorporatedMethod of forming a capacitor of a dram cellUS5885882Jul 18, 1995Mar 23, 1999Micron Technology, Inc.Method for making polysilicon electrode with increased surface area making sameUS5908947Aug 21, 1997Jun 1, 1999Micron Technology, Inc.Difunctional amino precursors for the deposition of films comprising metalsUS6018065Nov 10, 1997Jan 25, 2000Advanced Technology Materials, Inc.Method of fabricating iridium-based materials and structures on substrates, iridium source reagents thereforUS6033967Jul 21, 1997Mar 7, 2000Taiwan Semiconductor Manufacturing Co., Ltd.Method for increasing capacitance in DRAM capacitors and devices formedUS6069053Feb 28, 1997May 30, 2000Micron Technology, Inc.Formation of conductive rugged siliconUS6104049Jan 11, 1999Aug 15, 2000Symetrix CorporationFerroelectric memory with ferroelectric thin film having thickness of 90 nanometers or less, and method of making sameUS6124158Jun 8, 1999Sep 26, 2000Lucent Technologies Inc.Method of reducing carbon contamination of a thin dielectric film by using gaseous organic precursors, inert gas, and ozone to react with carbon contaminantsUS6144060Jul 31, 1998Nov 7, 2000Samsung Electronics Co., Ltd.Integrated circuit devices having buffer layers therein which contain metal oxide stabilized by heat treatment under low temperatureUS6156606Nov 17, 1998Dec 5, 2000Siemens AktiengesellschaftMethod of forming a trench capacitor using a rutile dielectric materialUS6162712Jan 16, 1998Dec 19, 2000Advanced Technology Materials, Inc.Platinum source compositions for chemical vapor deposition of platinumUS6174770Oct 14, 1999Jan 16, 2001Taiwan Semiconductor Manufacturing Co., Ltd.Method for forming a crown capacitor having HSG for DRAM memoryUS6180447Dec 30, 1998Jan 30, 2001Samsung Electronics Co., Ltd.Methods for fabricating integrated circuit capacitors including barrier layers having grain boundary filling materialUS6180481Jan 9, 1998Jan 30, 2001Micron Technology, Inc.Barrier layer fabrication methodsUS6204070Dec 28, 1998Mar 20, 2001Hyundai Electronics Industries Co., Ltd.Method for manufacturing ferroelectric capacitorUS6204172 *Sep 3, 1998Mar 20, 2001Micron Technology, Inc.Low temperature deposition of barrier layersUS6207487 *Oct 12, 1999Mar 27, 2001Samsung Electronics Co., Ltd.Method for forming dielectric film of capacitor having different thicknesses partlyUS6207561Jul 29, 1999Mar 27, 2001Texas Instruments IncorporatedSelective oxidation methods for metal oxide deposition on metals in capacitor fabricationUS6218256 *Apr 13, 1999Apr 17, 2001Micron Technology, Inc.Electrode and capacitor structure for a semiconductor device and associated methods of manufactureUS6218260Mar 6, 1998Apr 17, 2001Samsung Electronics Co., Ltd.Methods of forming integrated circuit capacitors having improved electrode and dielectric layer characteristics and capacitors formed therebyUS6222722 *Apr 1, 1999Apr 24, 2001Kabushiki Kaisha ToshibaStorage capacitor having undulated lower electrode for a semiconductor deviceUS6242299Apr 1, 1999Jun 5, 2001Ramtron International CorporationBarrier layer to protect a ferroelectric capacitor after contact has been made to the capacitor electrodeUS6249056Nov 1, 1999Jun 19, 2001Samsung Electronics Co., Ltd.Low resistance interconnect for a semiconductor device and method of fabricating the sameUS6270572Aug 9, 1999Aug 7, 2001Samsung Electronics Co., Ltd.Method for manufacturing thin film using atomic layer depositionUS6274428May 12, 1999Aug 14, 2001Acer Semiconductor Manufacturing Inc.Method for forming a ragged polysilicon crown-shaped capacitor for a memory cellUS6281142 *Jun 4, 1999Aug 28, 2001Micron Technology, Inc.Dielectric cure for reducing oxygen vacanciesUS6281543Aug 31, 1999Aug 28, 2001Micron Technology, Inc.Double layer electrode and barrier system on hemispherical grain silicon for use with high dielectric constant materials and methods for fabricating the sameUS6291289Jun 25, 1999Sep 18, 2001Micron Technology, Inc.Method of forming DRAM trench capacitor with metal layer over hemispherical grain polysiliconUS6307730Jan 20, 2000Oct 23, 2001Nec CorporationCapacitor formed by lower electrode having inner and outer uneven surfacesUS6309923Jul 20, 2000Oct 30, 2001Vanguard International Semiconductor CorporationMethod of forming the capacitor in DRAMUS6335240Jan 6, 1999Jan 1, 2002Samsung Electronics Co., Ltd.Capacitor for a semiconductor device and method for forming the sameUS6348424Nov 12, 1999Feb 19, 2002Nec CorporationLow-temperature calcined glass ceramic and a manufacturing process thereforUS6355519Dec 29, 1999Mar 12, 2002Hyundai Electronics Industries Co., Ltd.Method for fabricating capacitor of semiconductor deviceUS6359295Mar 31, 1998Mar 19, 2002Samsung Electronics Co., Ltd.Ferroelectric memory devices including patterned conductive layersUS6391803Jun 20, 2001May 21, 2002Samsung Electronics Co., Ltd.Method of forming silicon containing thin films by atomic layer deposition utilizing trisdimethylaminosilaneUS6403156Jun 18, 2001Jun 11, 2002Hyundai Electronics Industries Co., Ltd.Method of forming an A1203 film in a semiconductor deviceUS6458416Jul 19, 2000Oct 1, 2002Micron Technology, Inc.Deposition methodsUS6482740May 15, 2001Nov 19, 2002Asm Microchemistry OyMethod of growing electrical conductors by reducing metal oxide film with organic compound containing -OH, -CHO, or -COOHUS6551399Jan 10, 2000Apr 22, 2003Genus Inc.Fully integrated process for MIM capacitors using atomic layer depositionUS6596583Oct 29, 2001Jul 22, 2003Micron Technology, Inc.Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layersUS6596602Jan 24, 2002Jul 22, 2003Nec CorporationMethod of fabricating a high dielectric constant metal oxide capacity insulator film using atomic layer CVDUS6627462Jun 28, 2000Sep 30, 2003Hyundai Electronics Industries Co., Ltd.Semiconductor device having a capacitor and method for the manufacture thereofUS6632279Oct 13, 2000Oct 14, 2003Asm Microchemistry, OyMethod for growing thin oxide filmsUS6664186Sep 29, 2000Dec 16, 2003International Business Machines CorporationMethod of film deposition, and fabrication of structuresUS6730163Mar 14, 2002May 4, 2004Micron Technology, Inc.Aluminum-containing material and atomic layer deposition methodsUS6746930Jul 11, 2001Jun 8, 2004Micron Technology, Inc.Oxygen barrier for cell container processUS6780704Dec 3, 1999Aug 24, 2004Asm International NvConformal thin films over textured capacitor electrodesUS6800892Feb 10, 2003Oct 5, 2004Micron Technology, Inc.Memory devices, and electronic systems comprising memory devicesUS6809212Jun 11, 2003Oct 26, 2004Praxair Technology, Inc.Method for producing organometallic compoundsUS6824816Jan 29, 2002Nov 30, 2004Asm International N.V.Process for producing metal thin films by ALDUS6849505Sep 12, 2002Feb 1, 2005Hynix Semiconductor Inc.Semiconductor device and method for fabricating the sameUS6881260Jun 25, 2002Apr 19, 2005Micron Technology, Inc.Process for direct deposition of ALD RhO2US6946342Jun 2, 2003Sep 20, 2005Samsung Electronics Co., Ltd.Semiconductor device and method for manufacturing the sameUS7018469Sep 23, 2003Mar 28, 2006Micron Technology, Inc.Atomic layer deposition methods of forming silicon dioxide comprising layersUS20010023110Mar 8, 2001Sep 20, 2001Yoshiaki FukuzumiStorage capacitor having undulated lower electrode for a semiconductor deviceUS20010024387 *Feb 22, 2001Sep 27, 2001Ivo RaaijmakersConformal thin films over textured capacitor electrodesUS20020064915Dec 17, 1999May 30, 2002Hiroyuki KitamuraSemiconductor device and method of forming the sameUS20020142488Sep 10, 2001Oct 3, 2002Suk-Kyoung HongFeRAM (ferroelectric random access memory ) and method for forming the sameUS20020153579Apr 19, 2002Oct 24, 2002Nec CorporationSemiconductor device with thin film having high permittivity and uniform thicknessUS20020182820May 28, 2002Dec 5, 2002Samsung Electronics Co.Method of forming a capacitor of an integrated circuit deviceUS20020197744Jun 5, 2002Dec 26, 2002Kyu-Mann LeeFerroelectric memory devices using a ferroelectric planarization layer and fabrication methodsUS20030215960Nov 27, 2002Nov 20, 2003Toshiro MitsuhashiMethod of fabricating ferroelectric capacitorUS20040018747Jul 14, 2003Jan 29, 2004Lee Jung-HyunDeposition method of a dielectric layerUS20040125541Jul 22, 2003Jul 1, 2004Hyun-Jin ChungCapacitor having oxygen diffusion barrier and method for fabricating the sameUS20050018381Jul 21, 2003Jan 27, 2005Mcclure Brent A.Capacitor constructions and methods of formingUS20050082593Aug 18, 2004Apr 21, 2005Samsung Electronics Co., Ltd.Capacitor, method of manufacturing the same and memory device including the sameEP1508906A2Aug 17, 2004Feb 23, 2005Samsung Electronics Co., Ltd.Capacitor, method of manufacturing the same and memory device including the sameJP2002222934A Title not availableKR20020002157A Title not available* Cited by examinerNon-Patent CitationsReference1A.W. Ott, et al., "Atomic layer controlled deposition of Al<SUB>2</SUB>O<SUB>3 </SUB>films using binary reaction sequence chemistry" Applied Surface Science (107) 1996, pp. 128-136.2Leskela and Ritala, ALD Precursors Chemistry: Evolution and Future Challenges, J. Phys. IV France 9 (1999), pp. 837-852.3Ritala et al, "Perfectly Conformal TiN and A1203 Films Deposited by Atomic Layer Deposition," Chemical Vapor Deposition, v. 5, No. 1, 1999, pp. 7-9.4Suntola, "Surface Chemistry of Materials Deposition at Atomic Layer Level," Applied Surface Science, vol. 100/101, Mar. 1996, pp. 391-398.5T. Suntola, Atomic Layer Epitaxy, Handbook of Crystal Growth, vol. 3, 1994, pp. 603-663.6U.S. application No. 09/590,795, Agarwal (as filed and amended Oct. 29, 2001 and Jan. 6, 2003) Jun. 2000.7U.S. application No. 09/590,795, Agarwal et al. ( as filed and amended Oct. 29, 2001 & Jan. 14, 2003), filed Jun. 2000.8U.S. application No. 09/652,532, Derderian (as amended Nov. 29, 2001), filed Aug. 31, 2000.9U.S. application No. 09/652,532, Derderian, filed Aug. 31, 2000.10U.S. application No. 09/653,156, Agarwal (as amended Aug. 12, 2002, Feb. 18, 2003, Oct. 13, 2003, Mar. 30, 2004, Dec. 27, 2004), filed Aug. 2000.11U.S. application No. 09/653,156, Agarwal (as amended Mar. 5, 2002) filed Aug. 2000.12U.S. application No. 09/653,156, Agarwal, filed Aug. 31, 2000.Classifications U.S. Classification257/301, 257/E21.021, 257/E21.013, 257/E21.168, 257/E21.274, 257/E21.01International ClassificationH01L21/285, H01L27/108, H01L21/02, H01L21/316Cooperative ClassificationH01L21/28568, H01L28/84, H01L21/31604, H01L28/75, H01L28/56European ClassificationH01L28/75, H01L28/56, H01L21/285B4LLegal EventsDateCodeEventDescriptionSep 4, 2007CCCertificate of correctionMar 3, 2010FPAYFee paymentYear of fee payment: 4Feb 19, 2014FPAYFee paymentYear of fee payment: 8RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services