Source: http://www.google.com/patents/US8173989?ie=ISO-8859-1
Timestamp: 2014-12-22 06:03:49
Document Index: 667637714

Matched Legal Cases: ['Application No. 200710192709', 'Application No. 200710192709', 'Application No. 200610159882', 'Application No. 08157323', 'Application No. 08157323', 'Application No. 10', 'Application No. 200810108832']

Patent US8173989 - Resistive random access memory device and methods of manufacturing and ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsProvided may be a resistive random access memory (RRAM) device and methods of manufacturing and operating the same. The resistive random access memory device may include at least one first electrode, at least one second electrode spaced apart from the at least one first electrode, a first structure including...http://www.google.com/patents/US8173989?utm_source=gb-gplus-sharePatent US8173989 - Resistive random access memory device and methods of manufacturing and operating the sameAdvanced Patent SearchPublication numberUS8173989 B2Publication typeGrantApplication numberUS 12/149,809Publication dateMay 8, 2012Filing dateMay 8, 2008Priority dateMay 30, 2007Also published asEP1998384A1, EP1998384B1, US20080296550Publication number12149809, 149809, US 8173989 B2, US 8173989B2, US-B2-8173989, US8173989 B2, US8173989B2InventorsChang-Bum Lee, Young-soo Park, Xianyu Wenxu, Bo-Soo Kang, Seung-Eon AhnOriginal AssigneeSamsung Electronics Co., Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (38), Non-Patent Citations (9), Referenced by (1), Classifications (24), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetResistive random access memory device and methods of manufacturing and operating the sameUS 8173989 B2Abstract Provided may be a resistive random access memory (RRAM) device and methods of manufacturing and operating the same. The resistive random access memory device may include at least one first electrode, at least one second electrode spaced apart from the at least one first electrode, a first structure including a first resistance-changing layer between the at least one first and second electrodes, and a first switching element electrically connected to the first resistance-changing layer, wherein at least one of the first and second electrodes include an alloy layer having a noble metal and a base metal.
at least one second electrode spaced apart from the at least one first electrode;
a first structure including a first resistance-changing layer between the at least one first and second electrodes, the first resistance-changing layer including an oxide; and
a first switching element electrically connected to the first resistance-changing layer,
wherein at least one of the first and second electrodes include an alloy layer including a noble metal and a base metal,
wherein the alloy layer is one of a Pt�Ti alloy layer and a Pt�Ni alloy layer, and
wherein the first structure includes the first switching element, and a first intermediate electrode between the first resistance-changing layer and the first switching element.
2. The device of claim 1, wherein the content X (mol%) of Ti is about 0<X≦about 40, in the Pt�Ti alloy layer.
3. The device of claim 1, wherein the content Y (mol%) of Ni is about 0<Y≦about 90, in the Pt�Ni alloy layer.
4. The device of claim 1, wherein the first intermediate electrode includes the alloy layer.
5. The device of claim 1, wherein the first switching element is a first oxide diode.
6. The device of claim 1, wherein the first resistance-changing layer, the first intermediate electrode, the first switching element and the at least one second electrode are sequentially formed on the first electrode.
7. The device of claim 1, wherein the first switching element, the first intermediate electrode, the first resistance-changing layer and the at least one second electrode are sequentially formed on the first electrode.
8. The device of claim 1, wherein the at least one first electrode and the at least one second electrode are a plurality of wires crossing each other, and the first structure is at an intersection between the at least one first electrode and the at least one second electrode.
9. The device of claim 1, wherein the first resistance-changing layer includes an element that is reversibly converted from a high resistance state to a low resistance state, or from a low resistance state to a high resistance state.
10. The device of claim 1, wherein the first resistance-changing layer includes an element that is irreversibly converted from a high resistance state to a low resistance state.
11. A resistive random access memory (RRAM) device comprising:
a first structure including a first resistance-changing layer between the at least one first and second electrodes, the first resistance-changing layer including an oxide;
a first switching element electrically connected to the first resistance-changing in layer;
at least one third electrode spaced apart from the at least one second electrode;
a second structure including a second resistance-changing layer between the at least one second electrode and the at least one third electrode, the second resistance-changing layer including an oxide; and
a second switching element electrically connected to the second resistance-changing layer,
wherein at least one of the first and second electrodes include an alloy layer including a noble metal and a base metal, and
wherein the alloy layer is one of a Pt�Ti alloy layer and a Pt�Ni alloy layer.
12. The device of claim 11, wherein the at least one third electrode includes the alloy layer.
13. The device of claim 11, wherein the second structure includes the second switching element, and a second intermediate electrode between the second resistance-changing layer and the second switching element.
14. The device of claim 13, wherein the second intermediate electrode includes the alloy layer.
15. The device of claim 13, wherein the second switching element is a second oxide diode.
16. The device of claim 13, wherein the second resistance-changing layer, the second intermediate electrode, the second switching element and the at least one third electrode are sequentially formed on the second electrode.
17. The device of claim 13, wherein the second switching element, the second intermediate electrode, the second resistance-changing layer and the at least one third electrode are sequentially formed on the second electrode.
18. The device of claim 13, wherein the at least one second electrode and the at least one third electrode are a plurality of wires crossing each other, and the second structure is at an intersection between the at least one second electrode and the at least one third electrode.
19. The device of claim 18, wherein the RRAM is a multi-layer cross point RRAM having a one diode-one resistor (1D-1R) cell structure.
20. The device of claim 11, wherein the content X (mol%) of Ti is about 0<X≦about 40, in the Pt�Ti alloy layer.
21. The device of claim 11, wherein the content Y (mol%) of Ni is about 0<Y≦about 90, in the Pt�Ni alloy layer.
22. The device of claim 11, wherein the first resistance-changing layer includes an element that is reversibly converted from a high resistance state to a low resistance state, or from a low resistance state to a high resistance state.
23. The device of claim 11, wherein the first resistance-changing layer includes an element that is irreversibly converted from a high resistance state to a low resistance state. Description
PRIORITY STATEMENT This application claims priority under U.S.C. �119 to Korean Patent Applications Nos. 10-2007-0052918 and 10-2008-0020589, filed on May 30, 2007 and Mar. 5, 2008, in the Korean Intellectual Property Office (KIPO), the entire contents of which are incorporated herein by reference.
Example embodiments relate to a semiconductor device and methods of manufacturing and operating the same. Other example embodiments relate to a resistive random access memory device and methods of manufacturing and operating the same.
A resistive random access memory (RRAM) device is a non-volatile memory device that changes the resistance of a material, for example, a transition metal oxide, at a particular voltage. When a voltage equal to or greater than a set voltage is applied to a resistance-changing material, the resistance of the resistance-changing material may be reduced, which corresponds to an ON state. When a voltage equal to or greater than a reset voltage is applied to the resistance-changing material, the resistance of the resistance-changing material may be increased, which corresponds to an OFF state. A multi-layer cross point RRAM has an advantage of higher integration due to its simpler cell structure.
A storage node of a RRAM has a structure in which a lower electrode, a resistance-changing layer formed of a resistance-changing material, and an upper electrode may be sequentially stacked. A conventional RRAM may use nickel oxide (NiOx) as the resistance-changing layer, and platinum (Pt) may be used as the lower and the upper electrodes.
SUMMARY To solve the above and/or other problems, example embodiments provide a resistive random access memory (RRAM) device that includes an electrode having reduced manufacturing costs and increased adhesiveness with other films and methods of manufacturing and operating the same.
According to example embodiments, a resistive random access memory device may include at least one first electrode, at least one second electrode spaced apart from the at least one first electrode, a first structure including a first resistance-changing layer between the at least one first and second electrodes, and a first switching element electrically connected to the first resistance-changing layer, wherein at least one of the first and second electrodes include an alloy layer having a noble metal and a base metal.
According to example embodiments, a method of manufacturing a resistive random access memory device may include providing at least one second electrode spaced apart from at least one first electrode, providing a first structure including a first resistance-changing layer between the at least one first and second electrodes, and electrically connecting a first switching element to the first resistance-changing layer, wherein at least one of the first and second electrodes include an alloy layer having a noble metal and a base metal.
According to example embodiments, a method of operating a resistive random access memory device may include maintaining a switching element connected to a resistance-changing layer in an ON state; and applying an operating voltage equal to or greater than a set voltage Vs to the resistance-changing layer between upper and lower electrodes, wherein at least one of the upper and lower electrodes include an alloy layer having a noble metal and a base metal.
According to example embodiments, a method of operating a resistive random access memory (RRAM) device may include maintaining a switching element connected to a resistance-changing layer in an OFF state; and applying a voltage equal to or greater than a reset voltage Vr to the resistance-changing layer between upper and lower electrodes, wherein at least one of the upper and lower electrodes include an alloy layer having a noble metal and a base metal.
The noble metal may be any one selected from Pt, Ir, Ru, Pd and Au. The alloy layer may be formed of at least one from the group consisting of a binary alloy and a ternary alloy. The alloy layer may be a Pt�Ti alloy layer or a Pt�Ni alloy layer. The context X (mol %) of Ti may be about 0<X≦about 40, in the Pt�Ti alloy layer. The content Y (mol %) of Ni may be about 0<Y≦about 90, in the Pt�Ni alloy layer. The first structure may include the first switching element, and a first intermediate electrode between the first resistance-changing layer and the first switching element.
The first intermediate electrode may include the alloy layer. The first switching element may be a first oxide diode. The first resistance-changing layer, the first intermediate electrode, the first switching element and the at least one second electrode may be sequentially formed on the at least one first electrode. The first switching element, the first intermediate electrode, the first resistance-changing layer and the at least one second electrode may be sequentially formed on the at least one first electrode.
The at least one first and second electrodes may be a plurality of wires crossing each other, and the first structure may be at an intersection between the at least one first and second electrodes. The device may further include at least one third electrode spaced apart from the at least one second electrode, a second structure including a second resistance-changing layer between the at least one second electrode and the at least one third electrode, and a second switching element electrically connected to the second resistance-changing layer. The at least one third electrode may include the alloy layer.
The second structure may include the second switching element, and a second intermediate electrode between the second resistance-changing layer and the second switching element. The second intermediate electrode may include the alloy layer. The second switching element may be a second oxide diode. The second resistance-changing layer, the second intermediate electrode, the second switching element and the at least one third electrode may be sequentially formed on the at least one second electrode. The second switching element, the second intermediate electrode, the second resistance-changing layer and the at least one third electrode may be sequentially formed on the at least one second electrode.
The at least one second and third electrodes may be a plurality of wires crossing each other, and the second structure may be at an intersection between the at least one second and third electrodes. The RRAM may be a multi-layer cross point RRAM having a one diode-one resistor (1D-1R) cell structure. A first resistance-changing layer may include an element that may be reversibly converted from a higher resistance state to a lower resistance state, or from a lower resistance state to a higher resistance state. The first resistance-changing layer may include an element that may be irreversibly converted from a higher resistance state to a lower resistance state.
BRIEF DESCRIPTION OF THE DRAWINGS Example embodiments will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings. FIGS. 1-9C represent non-limiting, example embodiments as described herein.
FIG. 1 is a perspective view of a resistive random access memory (RRAM) device according to example embodiments;
FIGS. 2A and 2B are circuit views of the RRAM device of FIG. 1;
FIG. 3 is a plan view of an RRAM device according to example embodiments;
FIGS. 4A, 4B, 4C, 4D, 5A and 5B are graphs showing the voltage-current characteristics of RRAMs manufactured according to example embodiments;
FIG. 6 is a graph showing the voltage-current characteristics of a RRAM manufactured according to a comparative example;
FIGS. 7 and 8 are graphs showing the resistance change according to the number of switchings of RRAMs manufactured according to example embodiments and the comparative example;
FIGS. 9A and 9B are optical microscopic images showing the adhesive characteristics samples manufactured according to example embodiments; and
FIG. 9C is an optical microscopic image showing the adhesive characteristics of a sample manufactured according to a comparative example.
DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS Example embodiments will now be described more fully with reference to the accompanying drawings in which example embodiments are shown. In the drawings, the thicknesses of layers and regions are exaggerated for clarity, and the same reference numerals in the drawings denote the same element.
FIG. 1 is a perspective view of a resistive random access memory (RRAM) device according to example embodiments. The RRAM may be a multi-layer cross point RRAM. Referring to FIG. 1, a plurality of first electrodes E1 may be formed at equal distance to each other on a substrate (not shown). The first electrodes E1 may each have a wire shape. Wire shaped second electrodes E2 may be formed at equal distances to each other a predetermined or given distance apart from the upper surfaces of the first electrodes E1. The second electrodes E2 may cross the first electrodes E1, and may be perpendicular to the first electrodes E1.
At least one of the first and second electrodes E1 and E2 may include an alloy layer formed of at least a binary alloy which may include a noble metal and a base metal. The noble metal may be in contact with a p-type oxide, e.g., NiO, to exhibit switching characteristics, may be in contact with a p-type semiconductor layer of a diode to exhibit ohmic characteristics, and may have a work function equal to or greater than about 5 eV. For example, the noble metal may be any one selected from Pt, Ir, Ru, Pd and Au.
The base metal may have a work function equal to or less than about 5 eV, and may function of increasing an adhesive strength of the alloy layer. The base metal may be, for example, Ni or Ti, but example embodiments are not limited thereto. For example, the alloy layers of the first and second electrodes E1 and E2 may each be a Pt�Ti alloy layer or a Pt�Ni alloy layer. In the Pt�Ti alloy layer, the context X (mol %) of Ti may be about 0<X≦about 40, and in the Pt�Ni alloy layer, the content Y (mol %) of Ni may be about 0<Y≦about 90. The alloy layers may be formed using physical vapor deposition (PVD), e.g., co-sputtering, but various methods may be used. A plurality of first structures S1 may be formed at intersections between the first electrodes E1 and the second electrodes E2.
Referring to a magnified portion in FIG. 1, the first structures S1 may include a first resistance-changing layer R1, a first intermediate electrode M1 and a first diode D1, which may be sequentially formed on the first electrode E1. The first resistance-changing layer R1 may be formed of a variable resistance material (e.g., transition metal oxide (TMO)). For example, the first resistance-changing layer R1 may be formed of Ni oxide, Cu oxide, Ti oxide, Co oxide, Hf oxide, Zr oxide, Zn oxide, W oxide, Nb oxide, TiNi oxide, LiNi oxide, Al oxide, InZn oxide, V oxide, SrZr oxide, SrTi oxide, Cr oxide, Fe oxide, or Ta oxide. The first intermediate electrode M1 may electrically connect the first resistance-changing layer R1 to the first diode D1, and may include the above-described alloy metal. Without the first intermediate electrode M1, because the first diode D1 may function as a resistor, the first diode D1 may adversely affect the operation of the RRAM device. Without the first intermediate electrode M1, when the first resistance-changing layer R1 is set, the first diode D1 may be damaged, and accordingly, the rectifying characteristic of the first diode D1 may be lost. The first resistance-changing layer R1, the first diode D1 and the first intermediate electrode M1 may have dot shapes having similar sizes, but example embodiments are not limited thereto. The first diode D1 may be a vertical diode, and may be a stack structure in which a p-type oxide layer and an n-type oxide layer are sequentially formed.
Alternatively, the first diode D1 may be configured as a stack structure in which a p-type silicon layer and an n-type silicon layer are sequentially formed. For example, the first diode D1 may be configured as a stack structure in which a p-type oxide layer, e.g., a CuO layer, and an n-type oxide layer, e.g., an InZnO layer, are sequentially formed, or alternatively, may be configured as a stack structure in which a p-type oxide layer, e.g., a NiO layer, and an n-type oxide layer, e.g., a TiO2 layer, may be sequentially formed. With regard to the CuO layer, due to copper (Cu) deficiency that may be spontaneously generated, O2, which may not be coupled to Cu, act as a donor, and thus, the CuO layer may be a p-type semiconductor layer. With regard to the InZnO layer, due to the zinc (Zn) interstitial and the oxygen (O) vacancy which is spontaneously generated, Zn2+, which exists out of a lattice or is not coupled to O, may act as an acceptor, and thus, the InZnO layer may be an n-type semiconductor layer.
Oxide layers that may be formed of an amorphous material, and which may be easily formed at a room temperature, may be used for manufacturing the first diode D1, but oxide layers formed of a crystalline material may also be used. With regard to a silicon diode, because the silicon diode needs to be manufactured at a relatively high temperature of about 800� C., various problems may arise at the higher temperature. Thus, in example embodiments, an oxide layer, which may be more easily formed at a room temperature, may be used for forming the first diode D1. A contact electrode (not shown) may be formed between the first diode D1 and the second electrodes E2.
Third electrodes E3 may be formed a predetermined or given distance apart from the upper surfaces of the second electrodes E2. The third electrodes E3 may each have a wire shape, and may be formed at equal distances to each other. The third electrodes E3 may cross the second electrodes E2, and may be perpendicular to the second electrodes E2. The third electrodes E3 may be formed of the same material as the first electrode E1 or the second electrodes E2. A plurality of second structures S2 may be formed at intersections between the second electrodes E2 and the third electrodes E3. The second structures S2 and the first structures S1 may have the same structure or may have structures with reflection symmetry from a circuit point of view. When the first structures S1 includes a stack structure in which the first intermediate electrode M1 and the first diode D1 are sequentially formed on the first resistance-changing layer R1, the second structures S2 may include a stack structure in which a second intermediate electrode and a second resistance-changing layer are sequentially formed on a second diode. The second intermediate electrode may be formed of the same material as the first intermediate electrode M1.
In addition, the first diode D1 of the first structures S1 and the second diode of the second structures S2 may have the same stack structure or may have structures with reflection symmetry from a circuit point of view. For example, the first structures S1, the second electrodes E2 and the second structures S2 may have structures as illustrated in FIG. 2A or 2B from a circuit point of view. In FIGS. 2A and 2B, reference numerals D2 and R2 denote the second diode and the second resistance-changing layer, respectively. In FIGS. 2A and 2B, the rectification directions of the first and second diodes D1 and D2 may be changed. In addition, in the first structures S1, the locations of the first resistance-changing layer R1 and the first diode D1 may be reversed, and in the second structures S2, the locations of the second resistance-changing layer R2 and the second diode D2 may be reversed.
In addition, in FIG. 2A, because the first and second diodes D1 and D2 have structures with reflection symmetry about the second electrodes E2, information may be simultaneously recorded on the first and second resistance-changing layers R1 and R2 by using the second electrodes E2 as a common bit line. On the other hand, in FIG. 2B, because the first and second diodes D1 and D2 have the same rectification direction, information may be recorded on any one of the first and second resistance-changing layers R1 and R2 by using only one programming operation.
Referring back to FIG. 1, the first and second structures S1 and S2 may be illustrated as having cylindrical shapes, but the shapes may be variously changed, e.g., a square pillar shape or a shape where the width increases towards its lower portion. For example, the first and second structures S1 and S2 may have asymmetrical shapes that extend out of the intersections between the first and second electrodes E1 and E2 and the intersections between the second and third electrodes E2 and E3. An example of the first structures S1 having the asymmetrical shapes may be illustrated in FIG. 3.
Referring to FIG. 3, the first structures S1 may each include a first portion P1 which may be disposed at an intersection between first and second electrodes E1 and E2, and a second portion P2 which may be in contact with the first portion P1, and extends out of the intersection. The first structures S1 may have asymmetrical shapes that extend out of the intersections between the first and second electrodes E1 and E2. In example embodiments, the first diode D1 and the first resistance-changing layer R1 may have different shapes. For example, the first diode D1 may have an area corresponding to the first portion P1 and the second portion P2, and the first resistance-changing layer R1 may have an area corresponding to the first portion P1. As the area of the first diode D1 increases, the amount of a forward current flowing through the first diode D1 may increase, and accordingly, the switching characteristics may be improved. Although not illustrated, the plan structures of the second structures S2 may be similar to those of the first structures S1 illustrated in FIG. 3.
Although not illustrated in FIG. 1, the multi-layer cross point RRAM according to example embodiments may further include a stack structure having the same stack structure as the first structures S1 and the second electrodes E2 on the third electrodes E3. The multi-layer cross point RRAM according to example embodiments may further include at least one stack structure on the third electrodes E3, wherein in the stack structure, the first structures S1, the second electrodes E2, the second structures S2 and the third electrodes E3 may be sequentially formed.
In addition, the multi-layer cross point RRAM according to example embodiments may further include at least one stack structure on the third electrodes E3, wherein in the stack structure, the first structures S1, the second electrodes E2, the second structures S2, the third electrodes E3, the first structures S1 and the second electrodes E2 may be sequentially formed.
The multi-layer cross point RRAM according to example embodiments may be used as a rewritable memory or a one-time programmable (OTP) memory. When the first and second resistance-changing layers R1 and R2 each include a first element that may be reversibly converted from a higher resistance state to a lower resistance state, or vice versa, the multi-layer cross point RRAM according to example embodiments may be a rewritable memory. An example of the first element may be a material layer formed of the above-described variable resistance material, or a filament fuse. On the other hand, when the first and second resistance-changing layers R1 and R2 each include a second element that may be irreversibly converted from a higher resistance state to a lower resistance state, because a memory cell that is once programmed may not be restored back to an original state, the multi-layer cross point RRAM according to example embodiments may be an OTP memory. An example of the second element is an antifuse that is formed of an oxide or a nitride, for example, silicon oxide, silicon nitride, or aluminum oxide.
FIGS. 4A, 4B, 4C, 4D, 5A and 5B are graphs showing the voltage-current characteristics of RRAMs in which a nickel oxide (NiOX) layer may be used as a resistance-changing layer between upper and lower electrodes formed of alloys. FIGS. 4A, 4B, 4C, 4D, 5A and 5B show the current-voltage characteristics of first through sixth RRAM samples according to example embodiments. The first through sixth RRAM samples may each include a nickel oxide (NiOX) layer that is used as a resistance-changing layer between upper and lower electrodes. In the first through fourth RRAM samples, the upper and lower electrodes may each be formed of a Pt�Ni alloy, and in the fifth and sixth RRAM samples, the upper and lower electrodes may each be formed of a Pt�Ti alloy. The contents of Ni of the upper and lower electrodes in the first through fourth RRAM samples may be 10 mol %, 51 mol %, 73 mol %, and 83 mol %, respectively, and the contents of Ti of the upper and lower electrodes in the fifth and sixth RRAM samples may be 11 mol % and 22 mol %, respectively.
FIG. 6 is a graph showing the current-voltage characteristics of a seventh RRAM sample, wherein the seventh RRAM sample has the same structure as the first RRAM sample except that upper and lower electrodes may be formed of Pt. Referring to FIGS. 4A and 6, the first RRAM sample shows similar switching characteristics to that of the seventh RRAM sample. As illustrated in FIG. 4A, when a voltage equal to or greater than a set voltage Vs is applied to the resistance-changing layer between the upper and lower electrodes, the resistance of the resistance-changing layer may be reduced, which corresponds to an ON state. When a voltage equal to or greater than a reset voltage Vr is applied to the resistance-changing layer, the resistance of the resistance-changing layer may increase, which corresponds to an OFF state. FIG. 6 shows the same result. This result denotes that a Pt�Ni alloy may be used for forming an electrode of an RRAM.
Referring to FIGS. 4A and 4C, the second and third RRAM samples show similar switching characteristics to that of the seventh RRAM sample illustrated in FIG. 6. Referring to FIG. 4D, the fourth RRAM sample shows switching characteristics even though the OFF resistance may be relatively small. Thus, a Pt�Ni alloy, which contains nickel (Ni) of about 80 mol % or more, may be used for forming an electrode of the RRAM. Referring to FIGS. 5A, 5B and 6, the fifth and sixth RRAM samples show similar switching characteristics to that of the seventh RRAM sample. Thus, a Pt�Ti alloy which contains titanium (Ti) of 20 mol % or more, may be used as an electrode of the RRAM. Thus, according to example embodiments, the manufacturing costs of an RRAM may be reduced compared to where only expensive platinum (Pt) may be used in forming an electrode material.
FIGS. 7 and 8 are graphs showing the resistance change according to the number of switchings of the fourth and seventh RRAM samples. In FIGS. 7 and 8, reference numeral G1 denotes a resistance value of the resistance-changing layer in a lower resistance state (e.g., an ON state), and reference numeral G2 denotes a resistance value of the resistance-changing layer in a higher resistance state (e.g., an OFF state). Referring to FIG. 7, a resistance-changing layer of the multi-layer cross point RRAM of example embodiments may have two resistance states. For example, when the resistance-changing layer has a lower resistance value of G1, data �0� may be recorded on the resistance-changing layer. When the resistance-changing layer has a higher resistance value of G2, data �1� may be considered to be recorded on the resistance-changing layer. The distribution of G1 and G2 in FIG. 7 may be smaller than that of G1 and G2 in FIG. 8. The smaller distribution of resistance in a lower or higher resistance state denotes that the device has increased reliability.
FIGS. 9A-9C are optical microscopic images showing the inspection results of scratches with respect to the eighth through the tenth samples manufactured with different conditions. The eighth sample was manufactured by forming a Pt�Ni alloy layer on a silicon oxide layer, the ninth sample was manufactured by forming a Pt�Ti alloy layer on a silicon oxide layer, and the tenth sample was manufactured by forming a Pt layer on a silicon oxide layer. The surfaces of the eighth through tenth samples were observed after the eighth through tenth samples were randomly disposed adjacent to each other and scratched using a tool, e.g., a pincette.
Referring to FIGS. 9A-9C, the eighth and ninth samples have much smaller and fewer scratches than those of the tenth sample, which denotes that the Pt�Ni alloy layer or the Pt�Ti alloy layer has increased adhesive characteristics than that of the Pt layer. In the case of a conventional RRAM including a Pt layer, due to the undesirable adhesiveness of the Pt layer, an additional adhesion layer must be formed below the Pt layer. However, the multi-layer cross point RRAM according to example embodiments may not require an additional adhesion layer.
While example embodiments have been particularly shown and described with reference to embodiments thereof, it should not be construed as being limited to the embodiments set forth herein but as examples. It will be obvious to those of ordinary skill in this art that, for example, the constituent elements of the RRAM may be varied and the structure of the RRAM may also be modified. Therefore, the scope of example embodiments is defined not by the detailed description of example embodiments but by the appended claims.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5709958May 26, 1995Jan 20, 1998Kabushiki Kaisha ToshibaElectronic partsUS6034882Nov 16, 1998Mar 7, 2000Matrix Semiconductor, Inc.Vertically stacked field programmable nonvolatile memory and method of fabricationUS6185122Dec 22, 1999Feb 6, 2001Matrix Semiconductor, Inc.Vertically stacked field programmable nonvolatile memory and method of fabricationUS6724580Feb 13, 2001Apr 20, 2004Matsushita Electric Industrial Co., Ltd.Actuator with piezoelectric memberUS6781172 *Mar 8, 2001Aug 24, 2004Hitachi, Ltd.Semiconductor device with adhesion-improvement capacitor and process for producing the deviceUS6870755Jul 30, 2003Mar 22, 2005Unity Semiconductor CorporationRe-writable memory with non-linear memory elementUS6872963Aug 8, 2002Mar 29, 2005Ovonyx, Inc.Programmable resistance memory element with layered memory materialUS6891749Feb 20, 2002May 10, 2005Micron Technology, Inc.Resistance variable �on � memoryUS7029924Jan 12, 2004Apr 18, 2006Sharp Laboratories Of America, Inc.Buffered-layer memory cellUS7538338Sep 3, 2004May 26, 2009Unity Semiconductor CorporationMemory using variable tunnel barrier widthsUS20040245557May 25, 2004Dec 9, 2004Samsung Electronics Co., Ltd.Nonvolatile memory device comprising one switching device and one resistant material and method of manufacturing the sameUS20040256697Aug 6, 2003Dec 23, 2004Wen-Yueh Jang[resistance random access memory and method for fabricating the same]US20050052915Sep 29, 2004Mar 10, 2005Matrix Semiconductor, Inc.Nonvolatile memory cell without a dielectric antifuse having high- and low-impedance statesUS20050145910Dec 1, 2004Jul 7, 2005Sharp Kabushiki KaishaNonvolatile semiconductor memory deviceUS20050146955Nov 3, 2004Jul 7, 2005Takeshi KajiyamaResistance change memory having organic semiconductor layerUS20050161726Jan 26, 2005Jul 28, 2005Sang-Min ShinCapacitor of a semiconductor device, memory device including the same and method of munufacturing the sameUS20050174872 *Dec 27, 2004Aug 11, 2005Darrell RinersonLine drivers that fits within a specified line pitchUS20050266686May 27, 2004Dec 1, 2005Sharp Laboratories Of America, Inc.Method of substrate surface treatment for RRAM thin film depositionUS20060098472 *Nov 10, 2005May 11, 2006Seung-Eon AhnNonvolatile memory device, array of nonvolatile memory devices, and methods of making the sameUS20060120205Jan 6, 2006Jun 8, 2006Matsushita Electric Industrial Co., Ltd.Electro-resistance element and method of manufacturing the sameUS20060289942Jun 26, 2006Dec 28, 2006Sharp Kabushiki KaishaMemory cell, semiconductor memory device, and method of manufacturing the sameUS20070012905Jul 13, 2005Jan 18, 2007Taiwan Semiconductor Manufacturing Company, Ltd.Novel phase change random access memoryUS20070014149 *Mar 21, 2006Jan 18, 2007Makoto NagamineMagnetoresistive elementUS20070051998Mar 22, 2006Mar 8, 2007Deok-Sin KilSemiconductor memory device with dielectric structure and method for fabricating the sameUS20070069241 *Jul 1, 2005Mar 29, 2007Matrix Semiconductor, Inc.Memory with high dielectric constant antifuses and method for using at low voltageUS20070114508Nov 23, 2005May 24, 2007Matrix Semiconductor, Inc.Reversible resistivity-switching metal oxide or nitride layer with added metalUS20070120580 *Apr 14, 2006May 31, 2007Samsung Electronics Co., Ltd.Non-volatile memory devices and methods of fabricating the sameUS20070228354Mar 31, 2006Oct 4, 2007Sandisk 3D, LlcNonvolatile rewritable memory cell comprising a resistivity-switching oxide or nitride and an antifuseUS20070290186 *May 4, 2007Dec 20, 2007El Mostafa BourimNon-volatile variable resistance memory device and method of fabricating the sameUS20070290214Jun 13, 2007Dec 20, 2007Epileds Tech Inc.Light emitting diode structureUS20080116438 *Nov 15, 2007May 22, 2008Samsung Electronics Co., Ltd.Resistive random access memory having a solid solution layer and method of manufacturing the sameUS20080121865Nov 2, 2007May 29, 2008Seung-Eon AhnNonvolatile memory device, array of nonvolatile memory devices, and methods of making the sameCN1574363AJun 2, 2004Feb 2, 2005三星电子株式会社Nonvolatile memory device comprising a switching device and a resistant material and method of manufacturing the sameCN1652336AJan 26, 2005Aug 10, 2005三星电子株式会社Capacitor of a semiconductor device, memory device including the same and method of munufacturing the sameCN1790726ANov 10, 2005Jun 21, 2006三星电子株式会社Nonvolatile memory device including one resistor and one diodeEP1657753A2Oct 27, 2005May 17, 2006Samsung Electronics Co., Ltd.Nonvolatile memory device including one resistor and one diodeKR20050080662A Title not availableKR20060018879A Title not available* Cited by examinerNon-Patent CitationsReference1Chinese Office Action dated Nov. 6, 2009 in corresponding Chinese Application No. 200710192709.6.2Chinese Office Action with English translation dated Dec. 31, 2010 for corresponding Chinese Patent Application No. 200710192709.6.3English translation of Chinese Office Action dated Jul. 31, 2009 in corresponding Chinese Application No. 200610159882.1.4European Office Action dated Jul. 13, 2010 in corresponding European Application No. 08157323.0-2222.5European Search Report dated Oct. 23, 2008 in corresponding European Application No. 08157323.0-2222.6Korean Office Action dated Feb. 27, 2008 in corresponding Korean Application No. 10-2007-0052918.7Myoung-Jae Lee et al.; Adv. Mater., vol. 19, pp. 73-76 (2007).8Office Action dated Aug. 30, 2010 for corresponding Chinese Patent Application No. 200810108832.X with English translation.9Ranju Jung et al.; Applied Physics Letters, vol. 91 (2); 022112-1-022112-3.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8817522Aug 21, 2012Aug 26, 2014Micron Technology, Inc.Unipolar memory devicesClassifications U.S. Classification257/4, 257/E47.001, 257/1, 365/148, 257/2, 257/3, 257/314International ClassificationH01L29/76, H01L29/04, H01L29/00, H01L47/00, G11C11/00, H01L29/02Cooperative ClassificationH01L45/04, H01L45/146, H01L45/1253, H01L27/2409, H01L45/1233, H01L27/2481European ClassificationH01L45/14C2, H01L45/12D4, H01L27/24D, H01L27/24H3, H01L45/12ELegal EventsDateCodeEventDescriptionMay 8, 2008ASAssignmentOwner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OFFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, CHANG-BUM;PARK, YOUNG-SOO;WENXU, XIANYU;AND OTHERS;REEL/FRAME:020970/0374Effective date: 20080508RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google