Source: http://www.google.com/patents/US7797728?ie=ISO-8859-1&dq=6,163,776
Timestamp: 2014-03-15 12:07:00
Document Index: 570412742

Matched Legal Cases: ['Application No. 11', 'Application No. 200702415', 'Application No. 200580032988', 'Application No. 200580032988', 'Application No. 200580032988', 'Application No. 200580032988', 'Application No. 0706013', 'Application No. 0706013', 'Application No. 11', 'Application No. 11', 'Application No. 112005002314', 'Application No. 2007']

Patent US7797728 - Mechanism to generate restricted and unrestricted execution environments - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsAccording to one embodiment, computer system is disclosed. The computer system includes a central processing unit (CPU) having a first thread having first associated thread identification (ID) and a second thread having second associated thread ID. The computer system also includes a chipset coupled...http://www.google.com/patents/US7797728?utm_source=gb-gplus-sharePatent US7797728 - Mechanism to generate restricted and unrestricted execution environmentsAdvanced Patent SearchPublication numberUS7797728 B2Publication typeGrantApplication numberUS 10/974,217Publication dateSep 14, 2010Filing dateOct 27, 2004Priority dateOct 27, 2004Also published asCN101031922A, DE112005002314T5, US20060101463, WO2006047762A1Publication number10974217, 974217, US 7797728 B2, US 7797728B2, US-B2-7797728, US7797728 B2, US7797728B2InventorsDavid I. PoisnerOriginal AssigneeIntel CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (16), Non-Patent Citations (14), Classifications (19), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetMechanism to generate restricted and unrestricted execution environmentsUS 7797728 B2Abstract According to one embodiment, computer system is disclosed. The computer system includes a central processing unit (CPU) having a first thread having first associated thread identification (ID) and a second thread having second associated thread ID. The computer system also includes a chipset coupled to receive access requests from the CPU and to examine a thread ID included with the access request to determine which thread is requesting access.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4442484 *Oct 14, 1980Apr 10, 1984Intel CorporationMicroprocessor memory management and protection mechanismUS5038281Sep 19, 1986Aug 6, 1991International Business Machines CorporationAcceleration of system interrupts between operating systems in guest-host relationshipUS5822435 *Sep 18, 1996Oct 13, 1998Secure Computing CorporationTrusted path subsystem for workstationsUS5845129 *Mar 22, 1996Dec 1, 1998Philips Electronics North America CorporationProtection domains in a single address spaceUS5900025Sep 12, 1995May 4, 1999Zsp CorporationProcessor having a hierarchical control register file and methods for operating the sameUS6047307 *Mar 7, 1997Apr 4, 2000Microsoft CorporationProviding application programs with unmediated access to a contested hardware resourceUS6192395 *Dec 17, 1999Feb 20, 2001Multitude, Inc.System and method for visually identifying speaking participants in a multi-participant networked eventUS6349355Feb 6, 1997Feb 19, 2002Microsoft CorporationSharing executable modules between user and kernel threadsUS6684262Oct 25, 2000Jan 27, 2004International Business Machines CorporationMethod and system for controlling peripheral device interface behavior using thread registrationUS20020095565Feb 8, 2002Jul 18, 2002Nemirovsky Mario D.Interstream control and communications for multi-streaming digital processorsUS20020124237Dec 29, 2000Sep 5, 2002Brinkley SpruntQualification of event detection by thread ID and thread privilege levelUS20030009648 *Jun 20, 2002Jan 9, 2003International Business Machines CorporationApparatus for supporting a logically partitioned computer systemUS20040073772Oct 11, 2002Apr 15, 2004Erdem HokenekMethod and apparatus for thread-based memory access in a multithreaded processorUS20040117670Dec 11, 2002Jun 17, 2004Tsvika KurtsApparatus and method for data bus power controlJPH11505652A Title not availableWO1997036235A1Mar 10, 1997Oct 2, 1997Philips Electronics NvProtection domains in a single address space* Cited by examinerNon-Patent CitationsReference1"Office Action dated Feb. 7, 2008", for German Patent Application No. 11 2005 002 314.1, 5 pages.2International Preliminary Report received for PCT Application No. PCT/US05/39048, mailed on May 10, 2007, 7 pages.3Invitation to Respond to Written Opinion Received for Singapore Patent Application No. 200702415-1, mailed on Jun. 26, 2008, 6 pages.4Office Action received for CN Patent Application No. 200580032988.9, mailed on Dec. 15, 2008, 19 pages inclusive of English translation.5Office Action Received for CN Patent Application No. 200580032988.9, mailed on Jul. 1, 2009, 4 pages inclusive of English translation.6Office Action received for CN Patent Application No. 200580032988.9, mailed on Jul. 14, 2008, 18 pages inclusive of English translation.7Office Action received for CN Patent Application No. 200580032988.9, mailed on Nov. 27, 2009, 6 pages inclusive of English translation.8Office Action received for GB Patent Application No. 0706013.0, mailed on Jun. 9, 2008, 3 pages.9Office Action received for GB patent Application No. 0706013.0, mailed on Oct. 26, 2007, 4 pages.10Office action received for German Patent Application No. 11 2005 002 314.1, mailed on May 6, 2009, 3 pages inclusive of English Translation.11Office Action received for German Patent Application No. 11 2005 002 314.1, mailed on May 7, 2010, 2 pages of Office Action and 1 page of English Translation.12Office Action received for German Patent Application No. 112005002314.1, mailed on Jun. 19, 2009, 5 pages.13Office Action received for Japanese Patent Application No. 2007-539196, mailed on Apr. 20, 2010, 3 pages of Office Action and 3 pages of English Translation.14PCT Search Report, PCT/US2005/039048, mailed Mar. 16, 2006.Classifications U.S. Classification726/2, 709/223, 726/7, 726/3, 709/225, 726/5, 726/4, 713/182, 726/6, 709/224International ClassificationG06F7/04, H04L9/32, H04L9/00Cooperative ClassificationG06F9/468, G06F21/71, G06F9/50European ClassificationG06F9/46V, G06F9/50, G06F21/71Legal EventsDateCodeEventDescriptionMar 4, 2005ASAssignmentOwner name: INTEL CORPORATION, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:POISNER, DAVID I.;REEL/FRAME:016324/0309Effective date: 20050223RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google