Source: http://www.google.com/patents/US8106495?dq=%22robert+sheehan%22
Timestamp: 2015-04-26 05:39:12
Document Index: 108966723

Matched Legal Cases: ['Application No. 2008', 'Application No. 2008', 'arts 16', 'arts 56', 'art 72', 'art 74', 'art 72', 'art 74']

Patent US8106495 - Semiconductor apparatus and manufacturing method thereof - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA semiconductor apparatus includes a first wiring substrate, a second wiring substrate, a semiconductor chip, an adhesive layer and a molding resin. The second wiring substrate is stacked and connected on the first wiring substrate through a bump electrode. The semiconductor chip is mounted on the first...http://www.google.com/patents/US8106495?utm_source=gb-gplus-sharePatent US8106495 - Semiconductor apparatus and manufacturing method thereofAdvanced Patent SearchPublication numberUS8106495 B2Publication typeGrantApplication numberUS 12/639,421Publication dateJan 31, 2012Filing dateDec 16, 2009Priority dateDec 17, 2008Also published asUS20100148332Publication number12639421, 639421, US 8106495 B2, US 8106495B2, US-B2-8106495, US8106495 B2, US8106495B2InventorsAtsunori KajikiOriginal AssigneeShinko Electric Industries Co., Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (11), Referenced by (16), Classifications (46), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetSemiconductor apparatus and manufacturing method thereof
US 8106495 B2Abstract
A semiconductor apparatus includes a first wiring substrate, a second wiring substrate, a semiconductor chip, an adhesive layer and a molding resin. The second wiring substrate is stacked and connected on the first wiring substrate through a bump electrode. The semiconductor chip is mounted on the first wiring substrate by flip chip bonding and received between the first wiring substrate and the second wiring substrate. An upper surface of the semiconductor chip is subject to a mirror treatment. The adhesive layer is formed on the upper surface of the semiconductor chip. The molding resin is filled in a gap between the first wiring substrate and the second wiring substrate.
a first wiring substrate;
a second wiring substrate which is stacked and directly connected to on the first wiring substrate through a bump electrode;
a semiconductor chip which is mounted on the first wiring substrate by flip chip bonding and received between the first wiring substrate and the second wiring substrate, an upper surface of the semiconductor chip being formed as a mirror surface;
an adhesive layer which is formed on the upper surface of the semiconductor chip; and
a molding resin which is filled in a gap between the first wiring substrate and the second wiring substrate,
wherein the molding resin is interposed between an upper surface of the adhesive layer on the semiconductor chip and a lower surface of the second wiring substrate, and the molding resin is directly adhered to the upper surface of the adhesive layer.
2. A semiconductor apparatus as claimed in claim 1, wherein the adhesive layer is formed of a coupling material or a resin without including a mold release material and the molding resin includes a mold release material.
an under fill resin which fills in a gap between a lower side of the semiconductor chip and an upper surface of the first wiring substrate,
wherein the adhesive layer is made of the same resin as the under fill resin.
4. A semiconductor apparatus as claimed in claim 1, wherein the mirror surface has a surface roughness Ra, wherein 8 μm≦Ra≦12 μm. Description
This application claims priority to Japanese Patent Application No. 2008-321038, filed Dec. 17, 2008, in the Japanese Patent Office. The Japanese Patent Application No. 2008-321038 is incorporated by reference in its entirety.
The present disclosure relates to a semiconductor apparatus and a manufacturing method thereof, and more particularly to a resin-sealed semiconductor apparatus in which a semiconductor chip is received between stacked wiring substrates and a gap between the wiring substrates is filled with a resin, and a manufacturing method of the semiconductor apparatus.
There are various semiconductor apparatuses. Description in which plural substrates, on each of which an electronic component is mounted, are stacked on a substrate, on which an electronic component is mounted through a solder ball, and a gap between the substrates is sealed with a resin is made in Patent Reference 1.
Also, description in which one wiring substrate is stacked and connected on the other wiring substrate by a solder ball and a first electronic component is mounted on one wiring substrate and a second electronic component is received in an opening part of the other wiring substrate and a gap between a pair of the wiring substrates is sealed with a resin is made in Patent Reference 2.
Also, description in which a second substrate is stacked and connected on a first substrate on which a semiconductor chip is mounted through a solder ball and a gap between the first and second substrates is filled with a molding resin is made in Patent Reference 3.
[Patent Reference 1] JP-A-2003-347722 [Patent Reference 2] JP-A-2008-159956 [Patent Reference 3] WO 2007/069606 A1 As described in a column of a related art described below, there is a resin-sealed semiconductor apparatus constructed by stacking and connecting a second wiring substrate on a first wiring substrate on which a semiconductor chip is mounted by flip chip bonding through a bump electrode and filling a gap between the wiring substrates with a molding resin.
In such a semiconductor apparatus, the semiconductor chip is thinned to 100 μm or less by grinding in order to achieve thinning of the whole apparatus. As a result of this, a minute crack often occurs in a grinding surface (upper surface) of the semiconductor chip and in order to remove the crack, polishing processing is performed on the grinding surface of the semiconductor chip. For example, a buffing (that is a polishing using a polishing cloth, which is provided with diamond or polishing paste such as aluminum oxide and the like, or which is soaked into slurry) is performed as the polishing processing.
Since the molding resin is formed on a mirror surface of the semiconductor chip, it is difficult to obtain high adhesion properties by an anchor effect and there is a problem of forming the molding resin in a state of low adhesion properties with respect to the semiconductor chip. As a result of that, when moisture absorbed by the semiconductor apparatus vaporizes and volume expansion is caused, peeling occurs at an interface between the molding resin and the semiconductor chip with low adhesion properties and thus, there is fear of leading to destruction of the semiconductor apparatus.
Exemplary embodiments of the present invention provide a semiconductor apparatus capable of obtaining sufficient reliability by improving adhesion properties in a semiconductor apparatus of a structure in which a thinned semiconductor chip is mounted between wiring substrates and is sealed with a resin, and a manufacturing method of the semiconductor apparatus.
A semiconductor apparatus according to the exemplary embodiment of the present invention, comprises:
a second wiring substrate which is stacked and connected on the first wiring substrate through a bump electrode;
a semiconductor chip which is mounted on the first wiring substrate by flip chip bonding and received between the first wiring substrate and the second wiring substrate, an upper surface of the semiconductor chip being subject to a mirror treatment;
a molding resin which is filled in a gap between the first wiring substrate and the second wiring substrate.
In the case of manufacturing a semiconductor apparatus of the invention, a semiconductor chip, an upper surface of which is subject to the mirror treatment, is first mounted on a first wiring substrate by flip chip bonding. The semiconductor chip is obtained by dicing a silicon wafer after a back surface of the silicon wafer in which an element forming region is disposed in the front surface side is ground to make the silicon wafer thin and mirror treatment is performed. The mirror treatment is performed in order to remove a minute crack occurring by grinding. In this manner, the semiconductor chip, the upper surface of which is subject to mirror treatment, is obtained.
In the semiconductor chip in which mirror treatment is performed, an anchor effect becomes resistant to working, so that adhesion properties of a layer (a molding resin etc.) formed on the semiconductor chip become worse. Because of this, an adhesive layer is formed on the upper surface (mirror surface) of the semiconductor chip in the invention. As the adhesive layer, a coupling material or a resin without including a mold release material is suitably used.
Then, a second wiring substrate is stacked on the first wiring substrate through a bump electrode and the semiconductor chip is received in a receiving part between the first wiring substrate and the second wiring substrate. At this time, it may be constructed so that a gap occurs between the adhesive layer on the semiconductor chip and a lower surface of the second wiring substrate or the adhesive layer on the semiconductor chip makes contact with the lower surface of the second wiring substrate.
Further, a gap between the first wiring substrate and the second wiring substrate is filled with a molding resin and the semiconductor chip is sealed with the resin. When a gap is disposed between the adhesive layer on the semiconductor chip and the lower surface of the second wiring substrate in the case of stacking the second wiring substrate, it is sealed with the resin so that the molding resin is interposed between the adhesive layer and the second wiring substrate.
In the semiconductor apparatus of the invention, the adhesive layer is disposed on the semiconductor chip, so that even when the upper surface of the semiconductor chip is a mirror surface without having the anchor effect, the molding resin formed on its surface is formed with sufficient adhesion properties. Or, when the adhesive layer on the semiconductor chip makes contact with the second wiring substrate, the second wiring substrate is arranged with sufficient adhesion properties by the adhesive layer on the semiconductor chip.
Therefore, even when moisture absorbed by the semiconductor apparatus vaporizes and volume expansion is caused, an interface of the upper surface side of the semiconductor chip has sufficient adhesion properties, so that peeling is prevented from occurring at their interfaces. Consequently, reliability of the semiconductor apparatus can be improved.
As mentioned above, in the present invention, it is possible to obtain sufficient reliability by improving adhesion properties in a semiconductor apparatus of a structure in which a thinned semiconductor chip is mounted between wiring substrates and is sealed with a resin.
FIGS. 1A to 1C are sectional views showing a manufacturing method of a semiconductor apparatus of the related art.
FIGS. 2A to 5 are sectional views showing a manufacturing method of a semiconductor apparatus of a first embodiment of the invention.
FIGS. 6A to 7B are sectional views showing a manufacturing method of a semiconductor apparatus of a second embodiment of the invention.
A problematical point of a related art related to the invention will be described before the embodiments of the invention are described. FIGS. 1A to 1C are sectional views showing a manufacturing method of a semiconductor apparatus of the related art.
As shown in FIG. 1A, flip chip bonding between a wiring layer (not shown) of a first wiring substrate 100 and a connection electrode 220 of a semiconductor chip 200 is first made. The semiconductor chip 200 is thinned to a thickness of 100 μm or less and polishing processing of its upper surface is performed.
Thereafter, a gap between the lower side of the semiconductor chip 200 and an upper surface of the first wiring substrate 100 is filled with an under fill resin 300. Then, as shown in FIG. 1B, a second wiring substrate 400 is stacked and connected on the first wiring substrate 100 through bump electrodes 240 arranged so as to surround a receiving part A of the semiconductor chip 200. A height of the bump electrode 240 is set higher than a height of the semiconductor chip 200 and the semiconductor chip 200 is received in the receiving part A between the first wiring substrate 100 and the second wiring substrate 400.
Then, a gap between the first and the second wiring substrates 100 and 400 is filled with a resin by a transfer molding construction method using a molding mold. Consequently, as shown in FIG. 1C, the semiconductor chip 200 received between the first and the second wiring substrates 100 and 400 is sealed with a molding resin 260.
Thereafter, external connection terminals 280 are disposed by installing solder balls etc. in a wiring layer (not shown) of the lower surface side of the first wiring substrate 100. Consequently, a resin-sealed semiconductor apparatus 5 of the related art is obtained.
In the resin-sealed semiconductor apparatus 5, thinning of the whole apparatus is desired, so that it is necessary to set the semiconductor chip 200 as thin as possible. The semiconductor chip 200 is obtained by dicing a silicon wafer after a back surface of the silicon wafer in which an element forming region is disposed in the front surface side is ground by a grinder to make the silicon wafer thin to a necessary thickness.
At this time, a minute crack often occurs in a grinding surface of the semiconductor chip 200 and as the semiconductor chip 200 is thinned, the crack advances in a mounting step etc. and the semiconductor chip 200 may be destroyed.
As this countermeasure, polishing processing is performed by wet polishing etc. after the back surface of the silicon wafer is ground. Consequently, the semiconductor chip 200, the upper surface of which is subject to polishing processing as described above, is obtained.
In the semiconductor apparatus 5 (FIG. 1C) of the related art, the upper surface of the semiconductor chip 200 becomes a mirror surface and smoothness is high, so that sufficient adhesion properties of the molding resin 260 by an anchor effect are not obtained and there is a problem of low adhesion properties between the semiconductor chip 200 and the molding resin 260. As the upper surface of the semiconductor chip 200 is smooth, a contact area of the molding resin 260 per unit area becomes small, so that the anchor effect becomes weak.
Also, this results from the fact that the molding resin 260 has lower adhesion properties to the semiconductor chip 200 (silicon) than other resins such as the under fill resin 300 since the molding resin 260 includes a mold release material (wax) in order to be easily detached from the molding mold.
When the semiconductor apparatus 5 absorbs moisture, moisture tends to gather at an interface with which a material with low adhesion properties makes contact. Then, the moisture evaporates (vaporizes) by heating treatment such as a step of making connection to a mounting substrate by reflow heating of the external connection terminals 280 and thereby, volume expansion is caused and force of pushing up a film is applied. At this time, it is in a state of low adhesion properties between the semiconductor chip 200 and the molding resin 260, so that peeling occurs at its interface and thus, the semiconductor apparatus 5 may be destroyed.
When the semiconductor chip 200 is sealed with the molding resin 260 in a state of exposing the upper surface of the semiconductor chip 200 (in the absence of the second wiring substrate 400), a method for improving adhesion properties of the molding resin 260 by ashing treatment of the upper surface of the semiconductor chip 200 can be adopted.
However, in the related art, the second wiring substrate 400 is present on the semiconductor chip 200, so that the ashing treatment cannot be performed sufficiently with respect to the upper surface of the semiconductor chip 200 and it is difficult to adopt a technique for improving adhesion properties by the ashing treatment.
A manufacturing method of a semiconductor apparatus of the present embodiment described below can solve the trouble described above.
FIGS. 2 to 5 are sectional views showing a manufacturing method of a semiconductor apparatus of a first embodiment of the invention. In the manufacturing method of the semiconductor apparatus of the first embodiment, a first wiring substrate 10 as shown in FIG. 2A is first prepared. In the first wiring substrate 10, a through hole TH is disposed in a core substrate 12 made of an insulating material such as a glass epoxy resin. Wiring layers 20 mutually connected through a through electrode 14 with which the inside of the through hole TH is filled are respectively formed on the sides of both surfaces of the core substrate 12.
Or, the wiring layers 20 may be mutually connected through a through hole plated layer (through electrode) disposed on an inner wall of the through hole TH of the core substrate 12 and a hole of the through hole TH may be filled with a resin.
Further, solder resists 16 in which opening parts 16 a are disposed on connection parts of the wiring layers 20 are respectively formed on the sides of both surfaces of the core substrate 12. A contact part (not shown) is disposed by, for example, forming a Ni/Au plated layer in the connection part of the wiring layer 20.
In an example of FIG. 2A, the wiring layers 20 of one layer are respectively formed on both surfaces of the core substrate 12, but the number of stacks of the wiring layer formed on the core substrate 12 can be set arbitrarily. Also, a coreless wiring substrate without having the core substrate 12 may be used.
Then, as shown in FIG. 2B, flip chip bonding between a connection electrode 32 of a semiconductor chip 30 (LSI chip) and the connection part of the wiring layer 20 of the upper surface side of the first wiring substrate 10 is made. Further, as shown in FIG. 2C, a gap between the semiconductor chip 30 and the first wiring substrate 10 is filled with an under fill resin 18.
As described in the related art mentioned above, the semiconductor chip 30 is obtained by dicing a silicon wafer after a back surface of the silicon wafer in which an element forming region is disposed in the front surface side is ground by a grinder to make the silicon wafer thin to a necessary thickness.
After the silicon wafer is thinned to a thickness of 100 μm or less (for example, 50 to 60 μm), polishing processing of its grinding surface is performed by wet polishing etc. An upper surface of the semiconductor chip 30 of FIG. 2B corresponds to the grinding surface side of the back surface of the silicon wafer.
The reason why the upper surface of the semiconductor chip 30 becomes a mirror surface is because a minute crack often occurs in the grinding surface (upper surface) of the thinned semiconductor chip 30 and, for example, when the semiconductor chip 30 is mounted, the crack advances and destruction may be caused as described in the related art. Because of that, in the semiconductor chip 30, polishing processing of the grinding surface (upper surface) is performed and the minute crack is removed.
Surface roughness (Ra) of the grinding surface (upper surface) of the semiconductor chip 30 obtained based on grinding of the silicon wafer by the grinder is about 0.1 mm (100 μm). On the other hand, surface roughness (Ra) of the mirror surface (upper surface) of the semiconductor chip 30 obtained based on polishing processing of its grinding surface after the silicon wafer is ground by the grinder becomes 8 to 12 μm (about 10 μm).
Thus, a difference between the surface roughnesses (Ra) of the mirror surface on which polishing processing is performed and the grinding surface by the grinder is about 10 times and it is understood that the surface is remarkably smoothed by performing the polishing processing.
In the embodiment, polishing processing of the upper surface of the semiconductor chip 30 is performed and the surface roughness (Ra) becomes small, so that an anchor effect becomes resistant to working in the case of sealing the semiconductor chip 30 with a molding resin and adhesion force of the molding resin reduces.
Hence, in the embodiment, an adhesive layer 40 is formed on the upper surface of the semiconductor chip 30 as shown in FIG. 3A. As a suitable material of the adhesive layer 40, there is the same resin as the under fill resin used in a step of FIG. 2C.
Unlike a molding resin described below, a mold release material (wax) is not included in the under fill resin, so that sufficient adhesion properties to the semiconductor chip 30 (silicon) are obtained. Such a resin without including the mold release material (wax) is applied to the upper surface of the semiconductor chip 30 and heating treatment is performed in an atmosphere of temperature of 150 to 200� C. and the resin is cured and thereby, the adhesive layer 40 is obtained.
Also, the resin without including the mold release material used as the adhesive layer 40 has good adhesion properties to the semiconductor chip (silicon) from the standpoint of having a lower content rate of a filler than the molding resin described below. For example, 20 to 40% (for example, 30%) fillers with a diameter of about 5 μm are contained in resin without including the mold release material used as the adhesive layer 40. In addition, in the embodiment, it is not always necessary to use a resin containing a filler as the adhesive layer 40.
Also, as a suitable material of the adhesive layer 40, there is a coupling material. Since a silane coupling material etc. have an organic functional group and a hydrolyzable group in one molecule, an inorganic substance (the semiconductor chip 30) can be coupled to an organic substance (the molding resin described below) and adhesion properties between their substances can be improved.
The silane coupling material etc. are applied to the upper surface of the semiconductor chip 30 and heating treatment is performed for 0.5 hour in an atmosphere of temperature of 80� C. and thereafter, heating treatment is performed for 2 hours in an atmosphere of temperature of 200� C. and the silane coupling material etc. are cured and thereby, the adhesive layer 40 is obtained.
In addition, the adhesive layer 40 may be obtained by applying a resin without including a mold release material after surface treatment of the upper surface of the semiconductor chip 30 is performed by a coupling material.
The coupling material and the resin without including the mold release material are given as the adhesive layer 40, but various adhesive (gluing) materials capable of adhesion between the semiconductor chip 30 and the molding resin can be used as long as a material without losing reliability of the semiconductor apparatus finally obtained is used.
Then, a second wiring substrate 50 as shown in FIG. 3B is prepared. The second wiring substrate 50 has a structure similar to that of the first wiring substrate 10. That is, a through hole TH is disposed in a core substrate 52 and the inside of the through hole TH is filled with a through electrode 54. Wiring layers 60 mutually connected through the through electrode 54 are respectively formed on the sides of both surfaces of the core substrate 52. Further, solder resists 56 in which opening parts 56 a are disposed on connection parts of the wiring layers 60 are respectively formed on the sides of both surfaces of the core substrate 52.
Also in the second wiring substrate 50, various wiring substrates such as a coreless wiring substrate can be used while the number of stacks of the wiring layer can be set arbitrarily like the first wiring substrate 10.
Further, a conductive ball 62 x is installed on the connection part of the wiring layer 60 of the lower surface peripheral edge side of the second wiring substrate 50. The conductive ball 62 x is constructed by covering an outer surface of a copper ball 62 a with a solder layer 62 b. Since the semiconductor chip 30 is received in a receiving part constructed of the first wiring substrate 10 and the second wiring substrate 50, a height (diameter) of the conductive ball 62 x is set higher than a height (the total thickness of the semiconductor chip 30 and the connection electrode 32) of the semiconductor chip 30.
Then, the conductive ball 62 x of the lower surface side of the second wiring substrate 50 is arranged on the connection part of the wiring layer 20 of the peripheral edge side of the first wiring substrate 10. Further, the conductive ball 62 x is bonded to the wiring layers 20, 60 of the first and second wiring substrates 10, 50 by melting the solder layer 62 b by reflow heating. Or, the conductive ball 62 x may be installed on the side of the first wiring substrate 10 and the second wiring substrate 50 may be arranged on the conductive ball 62 x. Consequently, the wiring layer 20 of the first wiring substrate 10 is electrically connected to the wiring layer 60 of the second wiring substrate 50 by a bump electrode 62 as shown in FIG. 3C. At the same time, the semiconductor chip 30 is received in a receiving part A surrounded by the bump electrodes 62 between the first wiring substrate 10 and the second wiring substrate 50. The first embodiment is in a state of disposing a gap d between an upper surface of the adhesive layer 40 on the semiconductor chip 30 and a lower surface of the second wiring substrate 50.
In this manner, a stacked wiring member 2 constructed by stacking the second wiring substrate 50 on the first wiring substrate 10 on which the semiconductor chip 30 is mounted by flip chip bonding is obtained.
Then, a molding mold 70 basically constructed by a lower mold 72 and an upper mold 74 is prepared as shown in FIG. 4. The molding mold 70 is a metal mold for being filled with a molding resin by a transfer molding construction method. A recessed part 72 a corresponding to the first wiring substrate 10 of the stacked wiring member 2 is disposed in the upper surface side of the lower mold 72. Also, a recessed part 74 a corresponding to the second wiring substrate 50 of the stacked wiring member 2 is disposed in the lower surface side of the upper mold 74.
Then, the stacked wiring member 2 is arranged in the recessed part 72 a of the lower mold 72 and the upper mold 74 is arranged on the lower mold 72 so as to receive the second wiring substrate 50 of the stacked wiring member 2 in the recessed part 74 a of the upper mold 74.
By pinching the stacked wiring member 2 by the lower mold 72 and the upper mold 74 in this manner, the receiving part A between the first wiring substrate 10 and the second wiring substrate 50 becomes a cavity C filled with a resin. Also, a gap is disposed between the lower mold 72 and the upper mold 74 in the outside of one end of the stacked wiring member 2 and the gap forms a resin supply part B (a molding gate) connected to the cavity C. It is constructed so that a melted resin passes through the resin supply part B and flows into the cavity C.
By the transfer molding construction method using such a molding mold 70, the melted resin is allowed to flow into the side of the cavity C through the resin supply part B. After the whole cavity C is filled with the resin, the upper mold 74 and the lower mold 72 are detached from the stacked wiring member 2 and a gate resin part formed in the resin supply part B is broken off and thereby, the gate resin part is separated from the resin with which the inside of the cavity C is filled.
Consequently, a gap between the first wiring substrate 10 and the second wiring substrate 50 is filled with a molding resin 76 and the semiconductor chip 30 is sealed with the resin as shown in FIG. 5. A mold release material (wax) is included in the molding resin 76 used by the transfer molding construction method in order to be easily detached from the molding mold 70. Therefore, when the molding resin 76 is directly formed on the mirror surface in the case of performing polishing processing of the upper surface of the semiconductor chip 30, adhesion properties are low and peeling at its interface tends to occur.
As the mold release material (wax), there is a natural material or a chemical synthetic material. As the natural material, for example, there is carnauba wax obtained by using wax present on a surface of a leaf of a palm plant as a raw material.
Also, 65 to 85% (for example, 75%) fillers with a diameter of about 30 μm are contained in the molding resin 76 and adhesion properties to the semiconductor chip 30 tend to be low from the standpoint of a small resin component.
However, in the embodiment, the adhesive layer 40 is disposed on the upper surface of the semiconductor chip 30, so that the molding resin 76 is formed on the adhesive layer 40 with sufficient adhesion properties. As a result of that, the molding resin 76 is formed with sufficient adhesion properties to the semiconductor chip 30 by a function of the adhesive layer 40.
Thereafter, external connection terminals 78 are disposed by, for example, installing solder balls in the connection parts of the wiring layer 20 of the lower surface side of the first wiring substrate 10.
By the above, a resin-sealed semiconductor apparatus 1 of the first embodiment is obtained as shown in FIG. 5.
As shown in FIG. 5, the connection electrode 32 of the semiconductor chip 30 is mounted on the wiring layer 20 of the upper surface side of the first wiring substrate 10 described in FIG. 2A by flip chip bonding in the semiconductor apparatus 1 of the first embodiment. A gap between the lower portion of the semiconductor chip 30 and the upper surface of the first wiring substrate 10 is filled with the under fill resin 18. Polishing processing of the upper surface of the semiconductor chip 30 is performed and surface roughness (Ra) of its mirror surface becomes about 10 μm and the surface is smoothed.
The adhesive layer 40 is formed on the upper surface (mirror surface) of the semiconductor chip 30. As the adhesive layer 40, for example, a coupling material or a resin without including a mold release material is used.
The second wiring substrate 50 described in FIG. 3B is stacked and arranged on the first wiring substrate 10 through the bump electrode 62. The wiring layer 20 of the first wiring substrate 10 is electrically connected to the wiring layer 60 of the second wiring substrate 50 through the bump electrode 62.
A height of the bump electrode 62 is set higher than a height of the semiconductor chip 30, and the semiconductor chip 30 is received between the first and second wiring substrates 10, 50. A gap between the first and second wiring substrates 10, 50 is filled with the molding resin 76 and the semiconductor chip 30 is sealed with the molding resin 76.
Thus, the adhesive layer 40 is formed on the upper surface (mirror surface) of the semiconductor chip 30 and the top of the adhesive layer 40 is filled with the molding resin 76. That is, the molding resin 76 is interposed between an upper surface of the adhesive layer 40 on the semiconductor chip 30 and a lower surface of the second wiring substrate 50.
Consequently, the molding resin 76 is formed with sufficient adhesion properties to the semiconductor chip 30 through the adhesive layer 40.
Therefore, even when the semiconductor apparatus 1 absorbs moisture and the moisture gathered at an interface between different materials evaporates (vaporizes) by heating treatment and thereby volume expansion is caused, the semiconductor chip 30, the adhesive layer 40 and the molding resin 76 adhere mutually by high adhesion force, so that peeling is prevented from occurring at their interfaces.
As a result of that, reliability in the case of actually using the semiconductor apparatus 1 can be improved while a yield can be improved in moisture absorption and heating tests of the semiconductor apparatus 1.
FIGS. 6 and 7 are sectional views showing a manufacturing method of a semiconductor apparatus of a second embodiment of the invention.
The second embodiment is characterized in that a semiconductor chip is made to adhere to a second wiring substrate directly by an adhesive layer without interposing a molding resin between an upper surface (mirror surface) of the semiconductor chip and a lower surface of the second wiring substrate.
In the second embodiment, the detailed description is omitted by assigning the same numerals to the same elements and the same steps as those of the first embodiment.
In the manufacturing method of the semiconductor apparatus of the second embodiment, the same structural body as that of FIG. 2C of the first embodiment described above is prepared as shown in FIG. 6A. That is, after a semiconductor chip 30 is mounted in a first wiring substrate 10 by flip chip bonding, a gap between a lower portion of the semiconductor chip 30 and an upper surface of the first wiring substrate 10 is filled with an under fill resin 18.
Then, an adhesive material 40 a is applied to an upper surface (mirror surface) of the semiconductor chip 30 as shown in FIG. 6B. As the adhesive material 40 a, the resin without including the mold release material (wax) described in the first embodiment is suitably used.
Subsequently, as shown in FIG. 6C, a second wiring substrate 50 in which conductive balls 62 x are installed on the lower surface side is stacked and connected on the first wiring substrate 10 like the step of FIG. 3B of the first embodiment. In the second embodiment, the application amount (volume) of the adhesive material 40 a or a diameter of the conductive ball 62 x installed on the second wiring substrate 50 is adjusted so that a gap does not occur by making contact between the adhesive material 40 a on the semiconductor chip 30 and a lower surface of the second wiring substrate 50.
Or, the adhesive material 40 a may be formed using a coupling material as a main material. In this case, for example, an adhesive in which the coupling material is included is used and its application amount (volume) or a diameter of the conductive ball 62 x installed on the second wiring substrate 50 is adjusted.
Consequently, as shown in FIGS. 6( c) and 7(a), the uncured adhesive material 40 a on the semiconductor chip 30 is pushed in a lateral direction by the second wiring substrate 50 and flows and a gap between the upper surface (mirror surface) of the semiconductor chip 30 and the lower surface of the second wiring substrate 50 is filled with the adhesive material 40 a. Further, an adhesive layer 40 is obtained by heat-treating and curing the adhesive material 40 a. Also at the same time, a wiring layer 20 of the first wiring substrate 10 is electrically connected to a wiring layer 60 of the second wiring substrate 50 through a bump electrode 62.
In the second embodiment, a gap is not disposed between the second wiring substrate 50 and the adhesive layer 40 on the semiconductor chip 30, and the semiconductor chip 30 is received in a receiving part A between the first and second wiring substrates 10, 50 in a state of filling a gap between the second wiring substrate 50 and an upper surface of the semiconductor chip 30 with the adhesive layer 40.
Further, as shown in FIG. 7B, the receiving part A (cavity) between the first and second wiring substrates 10, 50 is filled with a molding resin 76 by a transfer molding construction method similar to that of the first embodiment. The receiving part is filled with the molding resin 76 so as to surround the semiconductor chip 30 and the adhesive layer 40.
Consequently, a semiconductor apparatus 1 a of the second embodiment is obtained. The second embodiment has an effect similar to that of the first embodiment.
In the first embodiment described above, a gap between the adhesive layer 40 on the semiconductor chip 30 and the solder resist 56 of the lower surface of the second wiring substrate 50 is filled with the molding resin 76. In the first embodiment, adhesion properties between the semiconductor chip 30 and the molding resin 76 are improved by the adhesive layer 40, but the case where adhesion properties between the molding resin 76 and the solder resist 56 of the second wiring substrate 50 are not always obtained sufficiently depending on their materials is assumed.
In the second embodiment, filling with the adhesive layer 40 is performed without interposing the molding resin 76 between the upper surface (mirror surface) of the semiconductor chip 30 and the lower surface side of the second wiring substrate 50.
Therefore, even when adhesion properties between the molding resin 76 and the solder resist 56 of the second wiring substrate 50 are not obtained sufficiently, the solder resist 56 is arranged with sufficient adhesion properties to the semiconductor chip 30 by the adhesive layer 40 and a strength of adhesion between first and second wiring substrates 10, 50 can be reinforced.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS6025648 *Apr 16, 1998Feb 15, 2000Nec CorporationShock resistant semiconductor device and method for producing sameUS6344682 *Jul 16, 1999Feb 5, 2002Mitsubishi Denki Kabushiki KaishaSemiconductor device comprising a semiconductor element mounted on a substrate and covered by a wiring boardUS7141873 *Oct 4, 2004Nov 28, 2006Seiko Epson CorporationSemiconductor device and method of manufacturing the same, circuit board, and electronic instrumentUS7982298 *Dec 3, 2008Jul 19, 2011Amkor Technology, Inc.Package in package semiconductor deviceUS20050003587 *Apr 28, 2004Jan 6, 2005Seiko Epson CorporationMethod of manufacturing semiconductor device and method of manufacturing electronics deviceUS20070096287 *Oct 18, 2006May 3, 2007Makoto ArakiSemiconductor device and a method of manufacturing the sameUS20070096334 *Jul 24, 2006May 3, 2007Takeshi KawabataStacked semiconductor moduleUS20080157329 *Dec 21, 2007Jul 3, 2008Akinobu InoueElectronic component contained substrateJP2003347722A Title not availableJP2008159956A Title not availableWO2007069606A1Dec 12, 2006Jun 21, 2007Shinko Electric Ind CoSubstrate with built-in chip and method for manufacturing substrate with built-in chip* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS8274153 *Jun 22, 2010Sep 25, 2012Shinko Electric Industries Co., Ltd.Electronic component built-in wiring substrateUS8378477 *Sep 14, 2010Feb 19, 2013Stats Chippac Ltd.Integrated circuit packaging system with film encapsulation and method of manufacture thereofUS8436255Dec 31, 2009May 7, 2013Stmicroelectronics Pte Ltd.Fan-out wafer level package with polymeric layer for high reliabilityUS8461676Sep 9, 2011Jun 11, 2013Qualcomm IncorporatedSoldering relief method and semiconductor device employing sameUS8466997Dec 31, 2009Jun 18, 2013Stmicroelectronics Pte Ltd.Fan-out wafer level package for an optical sensor and method of manufacture thereofUS8502370 *Aug 13, 2012Aug 6, 2013Unimicron Technology CorporationStack package structure and fabrication method thereofUS8502394Dec 31, 2009Aug 6, 2013Stmicroelectronics Pte Ltd.Multi-stacked semiconductor dice scale package structure and method of manufacturing sameUS8742603 *Sep 15, 2010Jun 3, 2014Qualcomm IncorporatedProcess for improving package warpage and connection reliability through use of a backside mold configuration (BSMC)US8779601Nov 2, 2011Jul 15, 2014Stmicroelectronics Pte LtdEmbedded wafer level package for 3D and package-on-package applications, and method of manufactureUS8841168May 9, 2013Sep 23, 2014Qualcomm IncorporatedSoldering relief method and semiconductor device employing sameUS8884422 *Dec 31, 2009Nov 11, 2014Stmicroelectronics Pte Ltd.Flip-chip fan-out wafer level package for package-on-package applications, and method of manufactureUS8916481Dec 6, 2011Dec 23, 2014Stmicroelectronics Pte Ltd.Embedded wafer level package for 3D and package-on-package applications, and method of manufactureUS20100320622 *Jun 22, 2010Dec 23, 2010Shinko Electric Industries Co., Ltd.Electronic component built-in wiring substrate and method of manufacturing the sameUS20110156250 *Dec 31, 2009Jun 30, 2011Stmicroelectronics Asia Pacific Pte. Ltd.Flip-chip fan-out wafer level package for package-on-package applications, and method of manufactureUS20110285026 *Sep 15, 2010Nov 24, 2011Qualcomm IncorporatedProcess For Improving Package Warpage and Connection Reliability Through Use Of A Backside Mold Configuration (BSMC)US20120061855 *Sep 14, 2010Mar 15, 2012Byung Tai DoIntegrated circuit packaging system with film encapsulation and method of manufacture thereof* Cited by examinerClassifications U.S. Classification257/678, 257/E23.18, 257/782, 257/783, 257/686, 257/E21.499, 257/778, 257/780, 257/E23.178International ClassificationH01L21/50, H01L23/02Cooperative ClassificationH01L2924/12044, H01L24/73, H01L2224/16237, H01L25/105, H01L2924/15331, H01L2924/01029, H01L2924/01079, H01L2924/01082, H01L24/29, H01L21/565, H01L2924/01005, H01L2924/01006, H01L2924/01088, H01L23/3128, H01L2224/73253, H01L24/32, H01L23/16, H01L2924/01033, H01L24/16, H01L2924/01078, H01L21/563, H01L2924/01013, H01L2924/15311, H01L2225/1041, H01L2224/32225, H01L2225/1023, H01L2224/73204, H01L2225/1058, H01L2224/16225, H01L2224/92125European ClassificationH01L24/73, H01L25/10J, H01L23/31H2B, H01L21/56M, H01L23/16Legal EventsDateCodeEventDescriptionDec 16, 2009ASAssignmentOwner name: SHINKO ELECTRIC INDUSTRIES CO., LTD.,JAPANEffective date: 20091210Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KAJIKI, ATSUNORI;REEL/FRAME:23663/542Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KAJIKI, ATSUNORI;REEL/FRAME:023663/0542Owner name: SHINKO ELECTRIC INDUSTRIES CO., LTD., JAPANRotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services