Source: http://www.google.com/patents/US20030219048?dq=6,199,048
Timestamp: 2017-05-27 07:51:58
Document Index: 40459233

Matched Legal Cases: ['arts 1004', 'art 1004', 'art 1004', 'art 1004', 'art 500', 'art 700', 'art 500', 'art 700', 'arts 1104', 'art 1104', 'art 1104', 'art 1104', 'art 1108', 'art 1108', 'art 1104', 'art 1104', 'art 1110']

Patent US20030219048 - Methods and apparatuses for direct digital drive of a laser in a passive ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsThe present invention provides a direct digital drive for a laser in a passive optical network. The direct digital drive supplies drive current to the laser....http://www.google.com/patents/US20030219048?utm_source=gb-gplus-sharePatent US20030219048 - Methods and apparatuses for direct digital drive of a laser in a passive optical networkAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS20030219048 A1Publication typeApplicationApplication numberUS 10/191,999Publication dateNov 27, 2003Filing dateJul 9, 2002Priority dateMay 21, 2002Also published asUS6792018, US6834065, US6940882, US20030219050, US20030219254Publication number10191999, 191999, US 2003/0219048 A1, US 2003/219048 A1, US 20030219048 A1, US 20030219048A1, US 2003219048 A1, US 2003219048A1, US-A1-20030219048, US-A1-2003219048, US2003/0219048A1, US2003/219048A1, US20030219048 A1, US20030219048A1, US2003219048 A1, US2003219048A1InventorsPhil CouchOriginal AssigneePhil CouchExport CitationBiBTeX, EndNote, RefManPatent Citations (12), Referenced by (6), Classifications (7), Legal Events (9) External Links: USPTO, USPTO Assignment, EspacenetMethods and apparatuses for direct digital drive of a laser in a passive optical network
US 20030219048 A1Abstract
The present invention provides a direct digital drive for a laser in a passive optical network. The direct digital drive supplies drive current to the laser. Images(12) Claims(27)
I claim: 1. A direct digital drive for a laser in a passive optical network, comprising: at least one laser; at least one power supply controller; at least one programmable logic device; the at least one programmable logic device comprises at least one output pin; the at least one power supply controller transmits at least one laser drive signal to the at least one programmable logic device; the at least one programmable logic device turns on the at least one output pin based on the transmitted at least one laser drive signal; the at least one programmable logic device supplies current to the at least one laser from the at least one turned on output pin so that the at least one laser outputs at least one light signal at at least one light intensity. 2. The direct digital drive according to claim 1, comprising: at least one light measuring device capable of measuring the at least one light intensity output from the at least one laser; and at least one feedback signal generator that generates at least one feedback signal based on the measured light intensity, wherein the at least one power supply controller adjusts the at least one laser drive signal based on the at least one feedback signal. 3. The direct digital drive according to claim 2, wherein the at least one light measuring device is a photodiode. 4. The direct digital drive according to claim 1, wherein the at least one programmable logic device is a field programmable gate array. 5. The direct digital drive according to claim 4, wherein the at least one output pin comprises a plurality of output pins; and the plurality of output pins supply a predetermined voltage when turned on; and at least one resistor is coupled in series between each of the plurality of output pins and the at least one laser, such that each of the plurality of output pins supply a predetermined current to the at least one laser. 6. The direct digital drive according to claim 5, wherein the plurality of output pins supply the same predetermined current. 7. The direct digital drive according to claim 5, wherein at least one of the plurality of output pins supplies a different predetermined current. 8. The direct digital drive according to claim 7, wherein the plurality of output pins supply output current in a binary progression. 9. The direct digital drive according to claim 5, wherein at least one of the plurality of output pins is coupled to an RC circuit to supply a tunable current. 10. A method for transmitting a cell of information in an optical network by digitally driving a laser, the method comprising the steps of: generating a laser drive signal from a power supply controller; receiving the generated laser drive signal at a programmable logic device; turning on at least one output pin of the programmable logic device based on the received laser drive signal, such that the at least one output pin turned on provides current to a laser so that the laser outputs a light signal. 11. The method according to claim 10, further comprising the step of: measuring an intensity of the light signal output from the laser; supplying a feedback signal to the power supply controller; and adjusting the generated laser drive signal based on the feedback signal. 12. The method according to claim 10 wherein the generating a laser drive signal comprises the steps of: generating a first laser drive signal corresponding to a first light intensity; and generating a second laser drive signal corresponding to a second light intensity; the first light intensity corresponding to a logic 1 signal; and the second light intensity corresponding to a logic 0 signal. 13. The method according to claim 12, wherein the turning on at least one output pin of programmable logic comprises the steps of: turning on at least a first output pin of the programmable logic device corresponding to the first laser drive signal; and turning on at least a second output pin of the programmable logic device corresponding to the second laser drive signal, such that at least the first output pin is a different combination then at least the second output pin. 14. The method according to claim 10 wherein the output pins of the programmable logic device provide different currents to drive the laser. 15. The method according to claim 12, further comprising the step of: storing a first current value necessary to drive the laser to produce the first light intensity; storing a second current value necessary to drive the laser to produce the second light intensity; wherein the step of generating the first laser drive signal uses the stored first current value and the step of generating the second laser drive signal uses the stored second current value; and 16. The method according to claim 15, further comprising the steps of: measuring an intensity of the light signal output from the laser; supplying a feedback signal to the power supply controller; and adjusting the generated first laser drive signal and the generated second laser drive signal based on the feedback signal. 17. The method according to claim 16, further comprising the step of: replacing the stored first current value and the stored second current value with a new first current value and a new second current value, wherein the new first current value and the new second current value are determined from the supplied feedback signal. 18. The method according to claim 15, further comprising the step of: normalizing the stored first current value and the stored second current value. 19. A direct digital drive for a laser in a passive optical network, comprising: means for generating a light signal; means for driving the means for generating the light signal; means for controlling the means for driving, the means for controlling generates a drive signal; and the means for driving uses the generated drive signal to determine a current to be supplied to the means for generating the light signal so that the light signal corresponds to at least one intensity. 20. The direct digital drive according to claim 19, wherein the means for generating a light signal comprises a laser diode. 21. The direct digital drive according to claim 19, wherein the means for controlling is a processor. 22. The direct digital drive according to claim 19, wherein the means for driving comprises at least one of a programmable logic, an ASIC silicon, a microchip, and a digital to analog converter. 23. A direct digital drive for a laser in a passive optical network, comprising: at least one laser; at least one power supply controller; at least one digital to analog converter; the at least one power supply controller transmits at least one laser drive signal to the at least one digital to analog converter; the at least digital to analog converter generates an analog drive current based on the at least one laser drive signal; the at least one digital to analog converter supplies current to the at least one laser so that the at least one laser outputs at least one light signal at at least one light intensity. 24. The direct digital drive according to claim 23, wherein the at least one digital to analog converter comprises at least one of a DAC, ASIC silicon, microchips, and programmable logic. 25. The direct digital drive according to claim 23, comprising: at least one light measuring device capable of measuring the at least one light intensity output from the at least one laser; and at least one feedback signal generator that generates at least one feedback signal based on the measured light intensity, wherein the at least one power supply controller adjusts the at least one laser drive signal based on the at least one feedback signal. 26. The direct digital drive according to claim 25, wherein the at least one light measuring device is a photodiode. 27. The direct digital drive according to claim 23, wherein the at least one digital to analog converter is a field programmable gate array.
RELATED APPLICATIONS [0001] This application claims the benefit of U.S. Patent Application Serial No. 60/382,506, filed May 21, 2002, titled Methods and Apparatuses for Optical Network Termination and Media Access Control in a Passive Optical Network.
FIELD OF THE INVENTION [0002] The present invention relates to an optical network and, more particularly, a hardware implementation of the APON protocols, a direct digital drive of a laser diode, and measurement and control system for the direct digital drive of the laser diode. BACKGROUND OF THE INVENTION [0003] A passive optical network (PON) is an optical network that distributes signals to multiple terminal devices using passive splitters without active electronics, such as, for example, repeaters. Conventionally, signal delivery over passive networks uses a variety of transfer protocols, such as, for example, a synchronous optical network (SONET) or an asynchronous transfer mode (ATM) protocols. From time to time, the International Telecommunication Union (ITU) issues recommendations and standards for PONs under standard G.983.1, which standard is incorporated herein by reference. Generally, the present invention is described with relation to APON, asynchronous transfer mode passive optical networks and the associated protocols, but one of ordinary skill in the art would understand that the use of APON is illustrative of the present invention and the present invention could be used for other types of passive optical networks, for example, EPON. [0004] [0004]FIG. 1 illustrates a conventional APON 100. APON 100 could be either a fiber to the building (FTTB) or a fiber to the home (FTTH) network configuration. Generally, the PON system comprises an optical line terminal (OLT) 102, at least one optical network unit (ONU) 104, and at least one network termination (NT) 106 where an end user can access the system using, for example, a conventional computer, processor, or the like (not specifically shown). Connections 108 o from the OLT 102 to the ONU 104 are fiber or optical connections and connections 108 e from the ONU 104 to the NTs 106 are electrical connections. Depending on the number of ONUs 104 and NTs 106, one or more optical distribution nodes (ODN, a.k.a optical splitters and combiners) 110 may be situated between OLT 102 and ONU 104. Generally, ONUs 104 and NTs 106 reside at the end user or subscriber location (not specifically shown). [0005] [0005]FIG. 9 illustrates a laser diode 902 using a conventional power source control system 904. As shown, laser diode 902 emits useful light 906 and rear facet light 908. Useful light 906 refers to light transmitted to connection 108 o. A light monitor 910, which could be a photodiode, a light meter, or the like, senses the intensity of rear facet light 908. The intensity of rear facet light 908 corresponds to the intensity of useful light 906. Substantially simultaneously with sensing the intensity of rear facet light, light monitor 910 supplies a light level feedback signal to a laser power controller 912. Laser power controller 912 supplies a zero level current data signal 914 to a first programmable current source 916. First programmable current source 916 supplies the current necessary to drive laser diode 902 at the light intensity that corresponds to a logic level zero. Laser power controller 912 also supplies a modulation current data signal 918 to a second programmable current source 920. The modulation current data signal 918 determines the light intensity of the useful light output 906. A modulation signal 922 is supplied to the gate of a bi-stable switch 924 to turn the switch on and off based on whether the useful light intensity 906 should be at the logic 1 or the logic 0 intensity. The bi-stable switch passes current from the programmable current source 920 to be summed with the current from programmable source 916. The sum of the two currents drives laser diode 902. The feedback signal to laser power controller 912 allows fine-tuning of the drive currents so the average intensity of the light signal remains within the protocol requirements for logic levels 1 and 0. These current vary widely from laser diode to laser diode ranging from as low as 2 or 3 milliamps to as high as 50 to 60 milliamps. [0006] [0006]FIG. 10 is a diagrammatic representation of useful light intensity to drive current. In particular, FIG. 10 shows transmission of an information cell 1002. As is known in the art, cell 1002 is an ATM protocol for transmitting information. FIG. 10 (and FIG. 11) does not actually represent transmission of a complete cell of information, but rather a short burst of information for convenience. Cell 1002 a represents drive current for exemplary cell 1002 and cell 1002 b represents light intensity for exemplary cell 1002. As shown, cell 1002 a can be considered in discrete parts 1004 a and 1004 b. Part 1004 a is the drive current necessary for the transmission of light bearing information having an intensity of logic 1s and 0s. Part 1004 b is the drive current for the transmission of light having an intensity of logic 0 to allow for a zero level measurement only; in other words, no information is being transmitted during the zero level measurement. The duration and timing of part 1004 b is generally controlled by the associated transmission protocols. Similarly, light intensity shown by cell 1002 b over the course of cell 1002 transitions between the high and low drive currents for the laser diode. As the diagram shows, because of difficulties in controlling the drive current for the laser diode, first logic pulse 1006 is typically wasted adjusting the drive current for the existing operating conditions and temperatures. Part of the difficulty of controlling current occurs because the lasing cavity needs to charge the photons sufficiently to begin emitting light. Also, when the photons in the lasing cavity are sufficiently charged to the threshold or knee level, the laser emits a burst of light and oscillates until the photons are properly charged and the laser is correctly operating above the threshold level. [0007] As can be seen from FIG. 10, during non-transmission period 1008, laser diode 902 is driven at a 0 current. Laser diode 902 is driven with a 0 current to inhibit the accidental transmission of light from laser diode 902 when laser diode 902 does not have a transmission grant. The drive current for a logic level 0 light intensity is some current greater than 0 current. Thus, one reason the first logic pulse 1006 is wasted is that time during the transmission of cell 1002 is required to charge the photons in the laser. While maintaining the laser drive current at the zero logic drive current (which is greater than 0 amps) would maintain the laser charged, it might allow for inadvertent light emission from the laser, which would cause interference with other transmitting lasers. [0008] Transmission of a cell of information will be further explained with reference to FIGS. 1-3. Using ATM protocols, OLT 102 receives incoming cells 202 of information from a transport network or service node 112 destined for NTs 106. For simplicity, this example has three cells of information ABC destined for three separate NTs 106. The transport network could be any style network, such as the Internet, a Plain Old Telephone Service (POTS), digital video and/or audio streams. OLT 102 routes the incoming cell 202 over optical connection 108 o through ODN 110 to three ONUs 104 1-3. Using conventional protocols associated with APON, ONU 104 1-3 selects the data for its associated NT 106 and converts the optical signal to an electrical signal for distribution to the NT 106 over connection 108 e. For example, ONUa selects data cell A from incoming cell 202 and converts that data into an electrical signal for NT 106. [0009] [0009]FIG. 3 shows the transmission of outgoing information from two NTs 106 4 and 106 5, for example. NT 106 4 transmits an outgoing data cell D and NT 106 5 transmits an outgoing data cell E over connection 108 e to ONUs 104 4 and 104 5. The ONUs 104 4 and 104 5 converts the electrical signal to an optical signal for transmission to ODN 110 over connection 108 o. ODN 110 combines the data cells D and E into a single cell stream. 302. To prevent data collisions, APON protocols require ONUs 104 to transmit data cells at specific times and in short bursts. Thus, the laser diode (not specifically shown) associated with ONU 104 typically transmits a cell lasting a fraction of a microsecond or a burst of cells lasting a few microseconds, but may only transmit infrequently. Also, the laser diode typically transmits regularly, but may be powered down for an indeterminate length of time, which may change the laser diode's operating characteristics including the laser diode's operating temperature. Because the subscriber side laser diode may only transmit data infrequently and when it does transmit data the transmission is only a short burst of information, it is difficult to control the laser power input and light intensity. [0010] As can be seen from the above, it would be beneficial to provide improved methods and apparatuses for measuring and controlling the power and intensity of the laser diode associated with the passive optical networks. SUMMARY OF THE INVENTION [0011] The foregoing and other features, utilities and advantages of the invention will be apparent from the following more particular description of a preferred embodiment of the invention as illustrated in the accompanying drawings. [0012] To attain the advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, apparatuses to drive a laser in a passive optical network are provided. Apparatuses generally include a laser with a power supply controller coupled to a programmable logic device (commonly a field programmable gate array). The power supply controller transmits a drive signal to the programmable logic to turn on output pins. The drive current supplied to the laser depends on the combination of output pins turned on. [0013] The present invention further provides methods for driving a laser in a passive optical network. The methods include generating a laser drive signal from a power supply controller and receiving the laser drive signal at a programmable logic device. At least one output pin of the programmable logic device is turned on based on the signal to supply current to the laser. BRIEF DESCRIPTION OF THE DRAWING [0014] The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate some preferred embodiments of the invention and, together with the description, explain the goals, advantages and principles of the invention. In the drawings, [0015] [0015]FIG. 1 is functional block diagram of a conventional passive optical network; [0016] [0016]FIG. 2 is a functional block diagram of a conventional passive optical network transmitting information from the transport network to the network terminations; [0017] [0017]FIG. 3 is a functional block diagram of a conventional passive optical network transmitting information from the network terminations to the transport network; [0018] [0018]FIG. 4 is a functional block diagram of a laser diode power control feedback loop in accordance with one aspect of the present invention; [0019] [0019]FIG. 5 is a flowchart 500 illustrative of powering a laser in accordance with one aspect of the present invention; [0020] [0020]FIG. 6 is a functional block diagram of a direct digital drive for a laser in accordance with one aspect of the present invention; [0021] [0021]FIG. 7 is a flowchart 700 illustrative of controlling a laser drive in accordance with one aspect of the present invention; [0022] [0022]FIG. 8 is a functional block diagram of an ONU in accordance with one aspect of the present invention; [0023] [0023]FIG. 9 is a functional block diagram of a prior art laser diode power supply; [0024] [0024]FIG. 10 is a graphical representation of prior art laser current to light characteristics; and [0025] [0025]FIG. 11 is a graphical representation of laser current to light characteristics consistent illustrative of aspects of the present invention. DETAILED DESCRIPTION [0026] With reference to FIGS. 1-11, the present invention will be described. It is intended that all matter contained in the description below or shown in the accompanying drawings shall be interpreted as illustrative and not in a limiting sense. [0027] [0027]FIG. 4 shows a laser diode 400 illustrative of the present invention. While laser diodes are the typical lasing device for passive optical networks, other lasing devices could be used. Laser diode 400 includes a first lasing side 402 and a second side 404. First lasing side 402 emits light to the passive optical network (not shown in FIG. 4) while second lasing side 404 emits light to an intensity monitor 406, such as a photodiode or the like. Intensity monitor 406 sends a feedback signal to control a power source 408 that drives the laser diode 400. Thus, for example, when transmitting a logic 1 from laser diode 400, the laser diode 400's light intensity must be a certain intensity. Intensity monitor 406 would measure the intensity of a light beam 410. If the intensity of light beam 410 is below the logic 1 threshold, then the power source increases the power input to laser diode 400. Increasing the power input to laser diode 400 increases the intensity of light beam 410. Similarly, if the intensity is too high, the power is decreased. A logic 0 transmission would be controlled in a similar fashion. [0028] The power source typically uses analog components, such as a bi-stable analog switch, to provide power to the laser. The analog components control power to the laser diode, which in turn controls the light intensity out of the laser. The analog power source, as referenced above, is a conventional device and will not be further explained. [0029] The power necessary to drive the laser so that the light intensity is the correct level, however, is a function of wide device-to-device characteristics, the laser's aging characteristics, and the laser's operating temperature. Further, if the laser is inadvertently overpowered, the laser can be damaged. Thus, most current systems waste the initial portion of the lasing period in order to ramp the light intensity up to the desired level. Further, the analog power source design is a complex solution that requires numerous, relatively expensive parts. Finally, the analog power source provides rapid transition between the logic 1 and the logic 0 states, but does not conveniently provide a means to rapidly vary each of the currents to the laser at the logic 1 or 0 currents, respectively. [0030] [0030]FIG. 5 shows a flowchart 500 indicative of a method of initially powering the laser diode 400 so that on its next transmission, the initial current supplied by power source 408 is approximately the correct power for the desired light intensity. First, during a previous transmission of signal from laser diode 400, the previous transmission of power requirements for a logic 0 signal and a logic 1 signal are recorded, step 502. While the previous transmission power requirements can be stored as analog data, if the analog data is converted to digital data, the information can be maintained for a longer duration, which may become important depending on the time delay between the previous and subsequent data transmissions. The previous transmission power requirements are then normalized to a predetermined temperature, such as 25° C., step 504. The normalized power requirement to generate a light intensity for logic 0 and the power requirement to generate a light intensity for logic 1 are stored, step 506. Notice, if the previous transmission power requirements are not normalized, the pervious transmission actual temperature could be stored, as will be explained further below. Next, the laser diode is inactive for an indefinite period of time, which could be several microseconds, seconds, minutes, hours, days, weeks, months, years, etc., step 508. The inactive period is generally contemplated to be a time when the laser diode is turned off, but the laser diode can be inactive for any number or reasons. Eventually, the laser diode is required to transmit a logic 0, a logic 1, or some combination of logic 0s and 1s in a subsequent transmission, step 510. At the time the subsequent transmission is required, a temperature sensor records subsequent transmission temperature, step 512. Using the subsequent transmission temperature, subsequent transmission power requirements for transmission of a logic 0 and a logic 1 are calculated from the stored normalized power requirements, step 514. As mentioned above, if the previous transmission power requirements are not normalized, the previous transmission temperature, the subsequent transmission temperature, and the previous transmission power requirements are used to calculate the subsequent transmission power requirements. The laser diode 400 is driven by the calculated subsequent transmission power requirements, step 516. Typically, the laser diode 400 is not precisely driven, so conventional feedback loops are used to fine tune the power needed to drive the laser diode to the correct intensities, step 518. Because the calculated subsequent transmission power requirements for the laser diode are sufficiently close to the actual power requirements, less time for each transmission burst is wasted adjusting the laser power to provide the correct intensity. Further, by applying approximately the correct drive power, the laser diode is less likely to be damaged by overdriving. Finally, during the subsequent transmission, new previous power requirements are recorded normalized, and stored for logic 0 and logic 1 transmissions, step 520, and the laser enters an inactive period, step 508. Current APON protocols identify at what points during transmission of a cell the power levels for logic 0 and/or logic 1 should be measured. Notice, new previous power requirements do not need to be obtained each subsequent transmission. Rather, it is possible to store power requirements on some time interval or some predetermined number of transmission, although replacing the stored power requirements each transmission would likely provide better initial power estimates for each subsequent transmission. [0031] Direct Digital Drive [0032] As mentioned above, conventional power sources to drive laser diode 400 utilize analog components. The analog solution components are relatively expensive and relatively numerous. In other words, as shown in FIG. 9, the digital signal from the processor 912 is supplied to analog power sources 916, 920. A control signal to the bi-stable switch 924 causes analog current to be supplied to the laser. It would be beneficial to supply the control signal from processor 912 to digital to analog (“DAC”) converter (not specifically shown in FIG. 9). The DAC would use the digital control signal to supply an analog current to the laser. While a conventional DAC could be used, one of skill in the art would recognize that other converters are possible, such as ASIC silicon, customized microchips, or specialty DAC components. One of skill in the art would further recognize that programmable logic, such as field programmable gate arrays, are also possible. The below relates to the use of programmable logic, but one of skill in the art would recognize on reading the below, that multiple converters are possible. [0033] Using resistors and logic for a direct digital drive requires several relatively cheap resistors and the use of part of a programmable logic part, such as an FPGA, that is conventionally available in a PON transceiver and typically has some un-used logic. FIG. 6 is a functional diagram of a digital power source 600 for the laser. Current embodiments of the digital power source 600 comprise a field programmable gate array (FPGA), but as one of ordinary skill in the art would recognize on reading this disclosure, other digital devices could be used. FPGA 600 includes a number of pins 602 1-n and a number of resistors 604 1-m. Generally, each pin has a corresponding resistor. Each pin 602 of FPGA 600 is driven by a particular voltage, such as, for example, 3 volts. For pin 602 1 to supply, for example, 1 milliamp of incremental current drive to the laser (not shown in FIG. 6), then resistor 604 1 would be 3K ohms. For pin 602 2 to supply, for example, 2 milliamps of incremental current drive to the laser, then resistor 604 2 would be 1.5K ohms. For pin 602 3 to supply, for example, 4 milliamps of incremental current drive to the laser, then resistor 604 3 would be 750 ohms. For pin 602 4 to supply, for example, 8 milliamps of incremental current drive to the laser, then resistor 604 4 would be 375 ohms, etc. Thus, if the laser required 13 milliamps to supply a logic 1 light intensity, pins 602 1, 602 3, and 602 4 would be used to drive the laser. For 10 milliamps, pins 602 2 and 602 4 would be used to drive the laser. As one of ordinary skill in the art would recognize on reading this disclosure, any number of combinations of output voltage and resistors could be used to provide the required combination of potential voltages. Further, while the above is shown using 1 milliamp steps smaller or larger increments could be designed for as a matter of design choice. Of course, instead of using a binary progression as shown, each pin could be capable of the same currently. For example, each pin 602 could each drive 1 milliamp. Still further, a combination of a binary progression and equally weight currents could be used. Still further, binary groupings would be possible, such as groups of 4 pins supply 1 to 15 milliamps. In other words, each group of pins has a 1 milliamp pin, a 2 milliamp pin, a 4 milliamp pin and an 8 milliamp pin. In this case, two groups would be used to supply 16 milliamps, which could all pins of 1 group and 1 milliamp from another, or 2 8 milliamp pins, etc. To provide, for example, up to 50 milliamps, four groups of pins would be provided. Of course, other combinations could be used as a matter of design choice and availability. For even greater control, adding pulse width modulation and filtering capacitance on one or more pins to maintain a relatively consistent DC output for one or more pins provides further precision control of the current drive. The additional precision is achieved, in part, because the pin's DC output could be controlled between essentially zero milliamps and the maximum milliamps. [0034] Referring back to FIG. 9 and FIG. 6, laser diode 902 and light monitor 910 supply a feedback signal to laser power controller 912. Laser power controller 912 supplies a control signal that turns on specific pins of direct digital driver 600 to supply current to the laser diode. Notice, laser power controller 912 could be incorporated into the digital driver 600 by, for example, using programmable logic of a FPGA. [0035] Controlling Intensity and Power [0036] Using the FPGA and digitally driving the laser, it is possible to vary the current driving the laser instantaneously on a bit by bit basis. Thereby imparting a novel flexibility in driving the laser. For example, APON protocols dictate that the logic 0 light intensity be 0. Controlling the laser at 0 intensity also prevents light from a non-transmitting ONU to collide with an ONU having a grant to transmit. However, laser diodes operate in a nonlinear manner at low intensity levels. For example, if the laser light intensity is 0 at 5 milliamps, then the laser light intensity is 0 at 2 milliamps, also. This makes it difficult to measure the power levels required for logic 0 light intensities, because of inefficiencies in the feedback. [0037] Analog drives using bi-stable switches to drive the laser provide two currents. The bi-stable switch provides a first current for the logic 0 intensity, and a second current for the logic 1 intensity. The bi-stable switches rapidly switch the drive current between the 0 level drive and the 1 level drive. However, the analog switch is relatively inflexible. In other words, it is difficulty to change the supplied current at either the 0 or 1 level. Using the direct digital drive, however, it is possible to instantaneously alter the laser's drive current. The variation is not only between the 0 and 1 level, but variations between 0 and 1, such as, for example, 2% intensity, 5% intensity, 75% intensity, or any current between 0 and maximum drive. For example, when attempting to measure the non-linear 0 intensity point, it is possible to drive the laser at a level slightly above 0 intensity level, such as, for example using 15% light intensity. Using the drive current level corresponding to light intensity just above 0, it is possible to extrapolate the correct drive current for zero intensity, or a particular below zero intensity current. [0038] [0038]FIG. 7 shows a flowchart 700 exemplary of this procedure. First, during the period when the logic 0 light intensity power requirements are measured, the laser would be supplied sufficient power to drive it at 15% intensity, step 702. The power requirement would be measured, step 704. Using the power required to drive the laser at 15%, the power requirement for 0% intensity would be calculated, step 706. The calculated current would be the current used to subsequently drive the laser to a zero level. [0039] Another benefit of the unique controller it can “under drive” the laser. To under drive the laser means supplying power to the laser slightly below its 0 threshold level. For example, if the 5 milliamp current drives the laser at a 0% intensity light, under driving the laser may be done by supplying 4 milliamps or at least some current less than 5 milliamps. By under driving the laser, the laser could be turned on at a level below its 0 level by a predetermined amount. Turning the laser on below the 0 level essentially eliminates any risk of accidentally emitting light from the laser. Thus, the laser could be under driven prior to its designated transmission time. By under driving the laser, the laser has at least partially charged the photons in the lasing cavity. Thus, less time will be required to actually increase the photon density the remaining amount to the lasing threshold density and actually turn on the laser. [0040] [0040]FIG. 11 is a diagrammatic representation of useful light intensity to drive current showing the above described control scheme. Similar to FIG. 10, FIG. 11 represents the transmission of an exemplary cell of information 1102. Cell 1102 a represents drive current for exemplary cell 1102 and cell 1102 b represents light intensity for exemplary cell 1102. As shown, cell 1102 a can be considered in discrete parts 1104 a and 1104 b. Part 1104 a is the drive current necessary for the transmission of light having an intensity of logic 1s and 0s for the transmission of cell information. Part 1104 b is the drive current for the transmission of light having an intensity of logic 0 to allow for a zero level measurement. (A similar period exists for monitoring the logic 1 level, not shown). The duration and timing of part 1104 b is generally controlled by the associated transmission protocols. Similarly, light intensity shown by cell 1102 b over the course of cell 1102 transitions between the high and low drive currents for the laser diode. [0041] As shown in FIG. 11, non-transmission period 1108 has two parts also, part 1108 a is a period when no current is supplied to the laser. Part 1108 b is a pre-drive period. In the pre-drive period, the digital drive is calibrated to supply a current sufficiently below the 0 logic level current. This allows the photons in the lasing cavity to be partially charged prior to when the laser receives the grant to transmit the cell 1102. Because the laser can be pre-charged for a predetermined time prior to receiving the transmission grant, the first light pulse of data 1106 can be used. In contrast, prior art power sources required at least the first pulse 1006 to be wasted because the laser had to ramp up to operating conditions. [0042] Further, as mentioned above, measuring the current necessary to drive the laser at a 0% light intensity is difficult due to the non-linear nature of lasers below the 0% threshold. Thus, using the digital drive it is possible during part 1104 b of the cell transmission to measure the current needed to drive the laser at, for example, 15% intensity. This light intensity during part 1104 b of the cell transmission is shown by part 1110. Notice while 15% is stated, other percentages could be used, such as 2% light intensity, 5% light intensity 50% light intensity, 78% light intensity, etc. It is possible to measure the drive current 1112 used to produce light intensity 1110 and then calculate the drive current that would be necessary to drive the laser at only just a 0% light intensity. The calculated drive current would be used to send logic 0 signals and to pre-drive the laser at some predetermined current below the logic 0 current. [0043] Implementation of Functionality in FPGA [0044] Referring to FIG. 8, section 8 of the G.983.1 standard indicates several functionalities for ONU transceivers 800. FIG. 8 shows a conventional ONU transceiver 800. Transceiver 800 includes a transmission portion 802 and a receiving portion 804 to send and receive optical signals. Transceiver 800 typically contains a hardware portion 806, such as conventional synchronization circuitry 808, switching circuitry 810, signaling circuitry 812, and a user interface circuitry 814 and a software portion 816. Traditionally, a microprocessor is used to implement software-based controls of the G.983.1 standard, such as data verification and security, such as churning. It has been discovered, however, that significant advantages are obtained when the microprocessor based software controls are replaced with field programmable logic 820, a.k.a. a FPGA. Any conventional method can be used to program the programmable logic of the FPGA to perform the functions conventionally performed by the microprocessor-based software. As shown, the FPGA 820 can be a single chip that encompasses the both the conventional hardware (circuits 806, 808, 810 and 812) as well as the conventional software portion 816 normally executed by a microprocessor. [0045] Using the FPGA to provide the software functionality provides several advantages. First, using the FPGA logic allows a single chip (the FPGA chip) to control the PON operation. Using one chip to control the PON reduces costs, power consumption, space, etc. Further, using one chip provides increased reliability. [0046] Using the FPGA also avoids typical parallel efforts between hardware and software development engineering groups (with their well known communication delays, and difficulties with integrating and testing two disparate design parts). Moreover, updates to the hardware and software can be provided in one combined image. Image is a term for an array of data bytes used to program a device, such as a FPGA. Often software is updated in the field by downloading an image, in this case from OLT 102 to ONU 104. ONU 104 would then use the new image to update itself, without, of course, replacing its memory. Occasionally programmable hardware is updated with a new image in the above fashion. The new hardware often needs software to recognize the new hardware. By using a single FPGA to do both the hardware and software functions, the software and hardware updates can be transmitted using a single image. [0047] Using programmable hardware also provides unique operational advantages. In particular, performing multiple tasks in a microprocessor based software is, in reality, performing a little piece of each task in serial, choosing suitably small pieces to give the illusion that they are happening simultaneously. Implementing the software in the FPGA, however, allows parallel operation using separate logic for each function. Using separate logic paths can be faster. Further, parallel processing in the FPGA has a higher reliability than parallel processing in a software environment. Generally, the FPGA has a lower probability of getting hung up. In other words, because the functions are performed on separate logic paths, there is less chance of one process holding up another, although both still only do one little piece of one thing at a time and if the sequence gets lost the whole machine needs restarting. With separate entities if one gets lost the other processes carry on unaffected, and there is a good chance the lost process will get sorted out again. [0048] Finally, a hardware implementation in CMOS generally uses less power then an equivalent function implemented in a microprocessor based software. The FPGA requires less power because the same functionality can be programmed using fewer gates. Also, gates can be toggled as required, thus less gate charge is moving. Less gate charge means less current and energy. For example, a 16 bit counter in hardware where 16 logic flip-flops hold 16 bits of data in place. They each are toggled only as required to make the count. A general-purpose processor, however, may store 16 bits of data in a 32-bit memory until required. The 32 bits (many of which are unused in this example, then are routed out of memory, through the general purpose logic and back to memory to achieve the same function. [0049] While the invention has been particularly shown and described with reference to a preferred embodiment thereof, it will be understood by those skilled in the art that various other changes in the form and details may be made without departing from the spirit and scope of the invention. Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4046995 *Nov 17, 1975Sep 6, 1977Engineered Systems, Inc.Memory fullness indicatorUS4509130 *Jun 3, 1982Apr 2, 1985The United States Of America As Represented By The Administrator Of The National Aeronautics And Space AdministrationDigital control of diode laser for atmospheric spectroscopyUS5299211 *Aug 27, 1992Mar 29, 1994Honeywell Inc.Laser gyro high voltage start module and high voltage pulse generatorUS5390019 *Jul 17, 1992Feb 14, 1995Honeywell Inc.Laser gyro built in test method and apparatusUS5489981 *May 27, 1994Feb 6, 1996Honeywell Inc.Microprocessor controlled anglaser gyropower control systemUS5579328 *Aug 10, 1995Nov 26, 1996Northern Telecom LimitedDigital control of laser diode power levelsUS5604757 *May 10, 1994Feb 18, 1997E-Tek Dynamics, Inc.Multichannel, programmable laser diode power supply, stabilizer and controllerUS6118828 *Aug 8, 1997Sep 12, 2000The Chamberlain Group, Inc.Digital super-regenerative detector RF receiverUS6201288 *Nov 2, 1999Mar 13, 2001Matsushita Electric Industrial Co., Ltd.Regulating resistor network, semiconductor device including the resistor network, and method for fabricating the deviceUS6389046 *Apr 12, 1999May 14, 2002Agere Systems Guardian Corp.Method to sense laser array power and wavelength and reduce drift for wavelength selection and stabilizationUS6504634 *Oct 27, 1998Jan 7, 2003Air Fiber, Inc.System and method for improved pointing accuracyUS6707833 *Mar 31, 2000Mar 16, 2004Marconi Communications, Inc.Digital laser driver circuit* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS7426586 *Oct 21, 2004Sep 16, 2008Finisar CorporationConfigurable input/output terminalsUS7965949Jun 12, 2009Jun 21, 2011Cirrex Systems LlcRobustly stabilizing laser systemsUS8521038May 6, 2011Aug 27, 2013Cirrex Systems, LlcRobustly stabilizing laser systemsUS9065572Jul 24, 2013Jun 23, 2015Cirrex Systems, LlcRobustly stabilizing laser systemsUS20050127402 *Oct 21, 2004Jun 16, 2005Dybsetter Gerald L.Configurable input/output terminalsUS20060002443 *Jun 30, 2004Jan 5, 2006Gennady FarberMultimode external cavity semiconductor lasers* Cited by examinerClassifications U.S. Classification372/38.01International ClassificationH01S5/06, H01S5/0683Cooperative ClassificationH01S5/0683, H01S5/06835, H01S5/0617European ClassificationH01S5/0683Legal EventsDateCodeEventDescriptionJul 9, 2002ASAssignmentOwner name: CARRIER ACCESS CORPORATION, COLORADOFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:COUCH, PHIL;REEL/FRAME:013094/0210Effective date: 20020709May 15, 2008FPAYFee paymentYear of fee payment: 4Nov 9, 2009ASAssignmentOwner name: FORCE 10 NETWORKS, INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CARRIER ACCESS CORPORATION;REEL/FRAME:023510/0001Effective date: 20091010Jun 21, 2012FPAYFee paymentYear of fee payment: 8Jan 2, 2014ASAssignmentOwner name: BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS FIFree format text: PATENT SECURITY AGREEMENT (NOTES);ASSIGNORS:APPASSURE SOFTWARE, INC.;ASAP SOFTWARE EXPRESS, INC.;BOOMI, INC.;AND OTHERS;REEL/FRAME:031897/0348Effective date: 20131029Owner name: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT, TEFree format text: PATENT SECURITY AGREEMENT (ABL);ASSIGNORS:DELL INC.;APPASSURE SOFTWARE, INC.;ASAP SOFTWARE EXPRESS,INC.;AND OTHERS;REEL/FRAME:031898/0001Effective date: 20131029Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTHFree format text: PATENT SECURITY AGREEMENT (TERM LOAN);ASSIGNORS:DELL INC.;APPASSURE SOFTWARE, INC.;ASAP SOFTWARE EXPRESS, INC.;AND OTHERS;REEL/FRAME:031899/0261Effective date: 20131029Jun 21, 2016FPAYFee paymentYear of fee payment: 12Sep 13, 2016ASAssignmentOwner name: WYSE TECHNOLOGY L.L.C., CALIFORNIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216Effective date: 20160907Owner name: SECUREWORKS, INC., GEORGIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216Effective date: 20160907Owner name: DELL USA L.P., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216Effective date: 20160907Owner name: FORCE10 NETWORKS, INC., CALIFORNIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216Effective date: 20160907Owner name: DELL PRODUCTS L.P., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216Effective date: 20160907Owner name: ASAP SOFTWARE EXPRESS, INC., ILLINOISFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216Effective date: 20160907Owner name: DELL MARKETING L.P., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216Effective date: 20160907Owner name: COMPELLANT TECHNOLOGIES, INC., MINNESOTAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216Effective date: 20160907Owner name: DELL SOFTWARE INC., CALIFORNIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216Effective date: 20160907Owner name: CREDANT TECHNOLOGIES, INC., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216Effective date: 20160907Owner name: DELL INC., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216Effective date: 20160907Owner name: APPASSURE SOFTWARE, INC., VIRGINIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216Effective date: 20160907Owner name: PEROT SYSTEMS CORPORATION, TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216Effective date: 20160907Sep 14, 2016ASAssignmentOwner name: PEROT SYSTEMS CORPORATION, TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001Effective date: 20160907Owner name: ASAP SOFTWARE EXPRESS, INC., ILLINOISFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001Effective date: 20160907Owner name: DELL SOFTWARE INC., CALIFORNIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001Effective date: 20160907Owner name: FORCE10 NETWORKS, INC., CALIFORNIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001Effective date: 20160907Owner name: SECUREWORKS, INC., GEORGIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001Effective date: 20160907Owner name: CREDANT TECHNOLOGIES, INC., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001Effective date: 20160907Owner name: DELL INC., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001Effective date: 20160907Owner name: COMPELLENT TECHNOLOGIES, INC., MINNESOTAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001Effective date: 20160907Owner name: DELL PRODUCTS L.P., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001Effective date: 20160907Owner name: DELL USA L.P., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001Effective date: 20160907Owner name: APPASSURE SOFTWARE, INC., VIRGINIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001Effective date: 20160907Owner name: DELL MARKETING L.P., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001Effective date: 20160907Owner name: WYSE TECHNOLOGY L.L.C., CALIFORNIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001Effective date: 20160907Owner name: WYSE TECHNOLOGY L.L.C., CALIFORNIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618Effective date: 20160907Owner name: FORCE10 NETWORKS, INC., CALIFORNIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618Effective date: 20160907Owner name: DELL PRODUCTS L.P., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618Effective date: 20160907Owner name: ASAP SOFTWARE EXPRESS, INC., ILLINOISFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618Effective date: 20160907Owner name: DELL MARKETING L.P., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618Effective date: 20160907Owner name: PEROT SYSTEMS CORPORATION, TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618Effective date: 20160907Owner name: DELL INC., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618Effective date: 20160907Owner name: APPASSURE SOFTWARE, INC., VIRGINIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618Effective date: 20160907Owner name: DELL USA L.P., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618Effective date: 20160907Owner name: CREDANT TECHNOLOGIES, INC., TEXASFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618Effective date: 20160907Owner name: SECUREWORKS, INC., GEORGIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618Effective date: 20160907Owner name: COMPELLENT TECHNOLOGIES, INC., MINNESOTAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618Effective date: 20160907Owner name: DELL SOFTWARE INC., CALIFORNIAFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618Effective date: 20160907Sep 21, 2016ASAssignmentOwner name: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATFree format text: SECURITY AGREEMENT;ASSIGNORS:ASAP SOFTWARE EXPRESS, INC.;AVENTAIL LLC;CREDANT TECHNOLOGIES, INC.;AND OTHERS;REEL/FRAME:040134/0001Effective date: 20160907Owner name: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AFree format text: SECURITY AGREEMENT;ASSIGNORS:ASAP SOFTWARE EXPRESS, INC.;AVENTAIL LLC;CREDANT TECHNOLOGIES, INC.;AND OTHERS;REEL/FRAME:040136/0001Effective date: 20160907RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services