Source: http://www.google.com/patents/US20040232999?dq=%223do%22+dna
Timestamp: 2013-12-07 04:55:32
Document Index: 45437626

Matched Legal Cases: ['art 520', 'art 520', 'art 600', 'art 610', 'art 600', 'art 610', 'art 600', 'art 600', 'art 610', 'art 610', 'art 600', 'art 620', 'art 600', 'art 600', 'art 610', 'art 610', 'art 600', 'art 610', 'art 600', 'art 610', 'art 1000', 'art 1000', 'art 1020', 'art 1020', 'art 1020', 'art 1000', 'art 1020', 'art 1020', 'art 1020', 'Application No. 2003']

Patent US20040232999 - Section selection loop filter and phase locked loop circuit having the same - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Advanced Patent Search | Sign inAdvanced Patent SearchPatentsA section selection loop filter for use in a phase lock loop for reducing sizes of hardware and increase ranges of tuning, including a selection signal outputting part for setting a first to fourth sections according to an input tuning voltage, selecting a first to fourth selection signals corresponding...http://www.google.com/patents/US20040232999?utm_source=gb-gplus-sharePatent US20040232999 - Section selection loop filter and phase locked loop circuit having the samePublication numberUS20040232999 A1Publication typeApplicationApplication numberUS 10/840,491Publication dateNov 25, 2004Filing dateMay 6, 2004Priority dateMay 20, 2003Also published asUS7030705Publication number10840491, 840491, US 2004/0232999 A1, US 2004/232999 A1, US 20040232999 A1, US 20040232999A1, US 2004232999 A1, US 2004232999A1, US-A1-20040232999, US-A1-2004232999, US2004/0232999A1, US2004/232999A1, US20040232999 A1, US20040232999A1, US2004232999 A1, US2004232999A1InventorsJae-Wan KimOriginal AssigneeSamsung Electronics Co., LtdReferenced by (2), Classifications (12), Legal Events (2) External Links: USPTO, USPTO Assignment, EspacenetSection selection loop filter and phase locked loop circuit having the sameUS 20040232999 A1Abstract A section selection loop filter for use in a phase lock loop for reducing sizes of hardware and increase ranges of tuning, including a selection signal outputting part for setting a first to fourth sections according to an input tuning voltage, selecting a first to fourth selection signals corresponding to the first to fourth sensing sections respectively, and outputting the first to fourth selection signals to a filtering part, and a filtering part for receiving and filtering a charge-pumping signal from a charge pump based on the four selection signals for the four sensing sections. Images(11) Claims(25)
What is claimed is: 1. A section selection loop filter, comprising: a selection signal outputting part for setting a plurality of sensing sections according to an input tuning voltage, selecting a plurality of selection signals corresponding to the plurality of sensing sections respectively, and outputting the plurality of selection signals to a filtering part thereof; the filtering part for receiving and filtering a charge-pumping signal from a charge pump based on the plurality of selection signals. 2. The section loop filter of claim 1, wherein the plurality of sensing sections include a first to fourth sensing sections and the plurality of selection signals include a first to fourth selection signals corresponding to the first to fourth sensing sections respectively. 3. The section loop filter of claim 2, wherein the filtering part includes: a first filtering part for generating a first tuning signal and a second tuning signal having a first logic using the received charge-pumping signal; and a second filtering part for generating a third tuning signal and a fourth tuning signal having a second logic using the received charge-pumping signal, wherein the second logic is opposed to the first logic. 4. The section selection loop filter of claim 2, wherein the selection signal outputting part includes: a condition sensing part having a first transistor that is turned on during the first sensing section and the second sensing section and turned off during the fourth sensing section; and a second transistor that is turned on during the third sensing section and the fourth sensing section and turned off during the second sensing section; an outputting part for outputting the first selection signal, the second selection signal, the third selection signal and the fourth selection signal. 5. The section selection loop filter of claim 4, further includes: a first electric source for setting a turn-off time of the first transistor, wherein the first electric source is coupled to the first transistor; a second electric source for setting a turn-off time of the second transistor, wherein the second electric source is coupled to the second transistor; and an inverter for inverting an output signal outputted from the second transistor. 6. The section selection loop filter of claim 4, wherein the condition sensing part sets the first to fourth sensing sections in accordance with the level of a tuning voltage outputted from the filtering part, the tuning voltage corresponding to the first sensing section is in the range of 0 to a first transition point voltage, the tuning voltage corresponding to the second sensing section is in the range of the first transition point voltage to a second transition point voltage, the tuning voltage corresponding to the third sensing section is greater than the the second transition point voltage, and the tuning voltage corresponding to the fourth sensing section is in the range of the first transition point voltage to the second transition point voltage, and the second transition point voltage is higher than the first transition point voltage. 7. The section selection loop filter of claim 6, wherein the first transition point voltage is higher than a threshold voltage of the second transistor, and the second transition point voltage is lower than a turn-off voltage of the first transistor. 8. The section selection loop filter of claim 1, wherein the outputting part includes an SR flip flop. 9. The section selection loop filter of claim 3, wherein the first filtering part includes: a first PMOS capacitor; a second PMOS capacitor coupled in parallel to the first PMOS capacitor; a first resistor coupled to the first PMOS capacitor; and a first switch coupled to the first and second PMOS capacitors. 10. The section selection loop filter of claim 3, wherein the second filtering part includes: a first NMOS capacitor; a second NMOS capacitor coupled in parallel to the first NMOS capacitor; a second resistor coupled to the first NMOS capacitor; and a second switch coupled to the first and second NMOS capacitors. 11. A phase locked loop circuit comprising: a voltage controlled oscillator for outputting a local frequency signal corresponding to a tuning voltage inputted from a loop filter thereof; a phase detector for comparing a reference signal with the local frequency signal outputted from a frequency divider connected to the voltage controlled oscillator, generating a pulse signal corresponding to the difference between the local frequency signal and the reference signal in view of phase, and outputting the pulse signal to a charge pump; a loop filter selector for setting a plurality of sensing sections according to the tuning voltage inputted from the loop filter, selecting a plurality of selection signals corresponding to the plurality of sensing sections respectively, and outputting the plurality of selection signals to the loop filter; and the loop filter for receiving and filtering the charge-pumping signals from the charge pump and outputting a plurality of tuning signals corresponding to the plurality of selection signals using the pulse signal to the voltage controlled oscillator. 12. The phase locked loop circuit of claim 11, wherein the plurality of sensing sections include a first to fourth sensing sections, the plurality of selection signals include a first to fourth selection signals corresponding to the first to fourth sensing sections respectively, and the plurality of tuning signals includes a first to fourth tuning signals. 13. The phase locked loop circuit of claim 12, wherein the loop filter includes: a first loop filtering part for generating a first tuning signal and a second tuning signal having a first logic using the received charge pumping signal; and a second loop filtering part for generating a third tuning signal and a fourth tuning signal having a second logic using the received charge-pumping signal, wherein the second logic is opposed to the first logic. 14. The phase locked loop circuit of claim 12, wherein the loop filter selector includes: a condition sensing part having a first transistor that is turned on during the first sensing section and the second sensing section and turned off during the fourth sensing section anda second transistor that is turned on during the third sensing section and the fourth sensing sections and turned off during the second sensing section; an outputting part for outputting the first selection signal, the second selection signal, the third selection signal and the fourth selection signal. 15. The phase locked loop circuit of claim 11, wherein the loop filter selector further includes: a first electric source for setting a turn-off time of the first transistor, wherein the first electric source is coupled to the first transistor; a second electric source for setting a turn-off time of the second transistor, wherein the second electric source is coupled to the second transistor; an inverter for inverting an output signal outputted from the second transistor; and an SR flip flop for selectively outputting the plurality of selection signals according to the operation of the first transistor and the second transistor corresponding to the plurality of sensing sections. 16. The phase locked loop circuit of claim 14, wherein the condition sensing part sets the first to fourth sensing sections in accordance with the level of the tuning voltage outputted from the loop filter, the tuning voltage corresponding to the first sensing section is in the range of 0 to a first transition point voltage; the tuning voltage corresponding to the second sensing section is in the range of the first transition point voltage to a second transition point voltage; the tuning voltage corresponding to the third sensing section is greater than the second transition point voltage; the tuning voltage corresponding to the fourth sensing section is in the range of the first transition point voltage to the second transition point voltage; and the second transition point voltage is higher than the first transition point voltage. 17. The phase locked loop circuit according to claim 16, wherein the first transition point voltage is higher than a threshold voltage of the second transistor, and the second transition point voltage is lower than a turn-off voltage of the first transistor. 18. The phase locked loop circuit of claim 11, further comprising a lock stabilizing part for preventing the frequency signal from synchronizing with the reference signal when the tuning voltage is near one of a first transition point voltage and a second transition voltage. 19. The phase locked loop circuit of claim 18, wherein the lock stabilizing part includes: a lock detector for detecting whether or not the frequency signal synchronizes with the reference signal and generating a lock detection signal in accordance with the detection; and a voltage changing part for decreasing the first transition point voltage and increasing the second transition point voltage in accordance with the lock detection signal. 20. The phase locked loop circuit of claim 19, wherein the voltage changing part includes: a first switch that is turned on in accordance with the lock detection signal and turned off in an initial condition; a second switch that is turned off in accordance with the lock detection signal and turned on in an initial condition; a third electric source coupled to the first switch, wherein the third switch allows the third electric source to couple selectively to the first electric source coupled to the first transistor; and a fourth electric source coupled to the second switch, wherein the fourth switch allows the fourth electric source to couple selectively to the second electric source coupled to the second transistor. 21. The phase locked loop circuit of claim 13, wherein the loop filter includes: the first loop filtering part turned on in accordance with the first selection signal, keeping the turned-on condition thereof in accordance with the second selection signal; and the second loop filtering part turned-on in accordance with the third selection signal, keeping the turned-on condition thereof in accordance with the fourth selection signal. 22. The phase locked loop circuit of claim 13, wherein the first loop filtering part includes: a first PMOS capacitor; a second PMOS capacitor coupled in parallel to the first PMOS capacitor; a first resistor coupled to the first PMOS capacitor; and a first switch coupled to the first PMOS capacitor and the second PMOS capacitor. 23. The phase locked loop circuit of claim 13, wherein the second loop filtering part includes: a first NMOS capacitor; a second NMOS capacitor coupled in parallel to the first NMOS capacitor; a second resistor coupled to the first NMOS capacitor; and a second switch coupled to the first NMOS capacitor and the second NMOS capacitor. 24. An output full swing type low pass filter comprising: a resistor coupled between an input terminal and an output terminal; a PMOS capacitor coupled between a first electric source voltage and the output terminal; an NMOS capacitor coupled between a second electric source voltage and the output terminal; a first switching means coupled to the PMOS capacitor; a second switching means coupled to the NMOS capacitor; and a selection means for turning-on the second switching means in a first sensing section and turning-on the first switching means in a second sensing section, thereby coupling selectively the PMOS capacitor and the NMOS capacitor, wherein a voltage of the output terminal corresponding to the first sensing section is in the range of the second electric source voltage to a first transition point voltage and the voltage of the output terminal corresponding to the second sensing section is in the range of the first electric source voltage to a second transition point voltage. 25. The output full swing type low pass filter of claim 24, wherein the first transition point voltage is a voltage of a point of time that the PMOS capacitor is turned off, and the second transition point voltage is a voltage of a point of time that the NMOS capacitor is turned off.
DESCRIPTION OF THE PREFERRED EMBODIMENTS [0042] Hereinafter, the embodiments of the invention will be explained in more details with reference to the accompanying drawings. [0043]FIG. 4 is a block diagram illustrating the architecture of a phase locked loop circuit according to an embodiment of the invention, FIG. 5 shows a circuit of a loop filter selector of FIG. 4, and FIG. 6 shows a circuit of the loop filter of FIG. 4. [0044] As shown in FIG. 4, the phase locked loop (hereinafter, referred to as �PLL�) circuit according to an embodiment of the invention includes a voltage controlled oscillator (hereinafter, referred to as �VCO�) 400, a frequency divider 410, a phase detector 420, a charge pump 430, a loop filter 440, and a loop filter selector 450. [0045] The VCO 400 outputs a local signal (flocal) having a specific frequency in accordance with a tuning voltage (Vtune). The frequency divider 410 divides the local signal (flocal) outputted from the VCO 400 with constant rate (N) in view of frequency. The frequency divider 410 divides the local signal (flocal) having a high frequency outputted from the VCO 400 into a local signal having a low frequency. [0046] The phase detector 420 compares a reference signal (fref) with the local signal (flocal) divided from the frequency divider 410, and outputs a pulse signal corresponding to the difference between the phase of the divided local signal and the reference signal. [0047] The charge pump 430 outputs current in accordance with the pulse signal outputted from the phase detector 420. The loop filter selector 450 outputs selection signals having either high logic or low logic to the loop filter 440 in accordance with the tuning voltage (Vtune). [0048] The loop filter 440 operates in accordance with the selection signals outputted from the loop filter selector 450, charges electric charge capacity in accordance with the current outputted from the charge pump 430, and outputs the tuning voltage (Vtune) in accordance with the charged electric charge capacity to the VCO 400. The tuning voltage (Vtune) controls the local signal (flocal) outputted from the VCO 400. The loop filter 440 outputs the tuning voltage (Vtune) in accordance with the current outputted from the charge pump 430. In addition, the loop filter 440 filters the current to remove a noise included in the current outputted from the charge pump 430. [0049] Detailed description of the loop filter selector 450 and the loop filter 440 is as follows. [0050] As shown in FIG. 5, the loop filter selector 450 includes an inverter type comparator 500 for receiving the tuning voltage (Vtune) and setting a first sensing section to a fourth sensing section (A, B, C, D), an SR flip flop 510 for outputting a first selection signal to a fourth selection signal in accordance with the first to fourth sensing sections, and an inverting part 520 for promptly changing the signal in the sensing sections. [0051] The inverter type comparator 500 includes a PMOS transistor (hereinafter, referred to as �PM�) and a NMOS transistor (hereinafter, referred to as �NM) operated in accordance with the tuning voltage (Vtune), a first electric source 502 coupled to the drain terminal of the PMOS transistor, a second electric source 504 coupled to the drain terminal of the NMOS transistor, and a first inverter (hereinafter, referred to as �INT1�) for inverting a first output signal outputted from the NMOS transistor and then outputting the inverted first output signal to the SR flip flop 510. [0052] The first electric source 502 sets turn-off time of the PMOS transistor, and the second electric source 504 sets turn-off time of the NMOS transistor. [0053] The inverting part 520 includes a second inverter (INT2) for inverting a second output signal outputted from the PMOS transistor, a third inverter (INT3) for inverting the inverted second output signal and then outputting the re-inverted second output signal to the SR flip flop, a fourth inverter (INT4) for inverting the first output signal outputted from the NMOS transistor, a fifth inverter (INT5) for inverting the inverted first output signal and then outputting the re-inverted first output signal to the first inverter (INT1). [0054]FIG. 7A is a plan view illustrating the architecture of the SR flip flop of the loop filter selector of FIG. 5, and FIG. 7B is a characteristic table of the SR flip flop of FIG. 7A. [0055] As shown in FIG. 7A, the SR flip flop 510 is a NAND-based SR flip flop including two NAND gates 700, 710. The characteristic table of the SR flip flop 510 is shown in FIG. 7B. In other words, when 1 is inputted to a first and second input terminals S, R of the SR flip flop, a first and second output terminals Q, Qb output a prior signal and when 0 is inputted, 1 is outputted. On the other hand, 0 and 1 are alternatively inputted to the first and second input terminals S, R. As a result, the first and second output terminals Q, Qb output 1 and 0, respectively. When 1 and 0 are alternatively inputted to the first and second input terminals S, R, the first and the second output terminals Q, Qb output 0 and 1, respectively. [0056] Operation of the loop filter selector 450 is described by referring to FIG. 8. [0057]FIG. 8 is a plan view illustrating an input/output voltage transmission/receipt characteristic of the loop filter selector. [0058] As shown in FIG. 8, the inverter type comparator 500 of the loop filter selector 450 sets the first to fourth sensing sections (A, B, C, D) in accordance with the level of the tuning voltage (Vtune). [0059] The tuning voltage (Vtune) corresponding to the first sensing section (A) is in the range of 0 to a first transition point voltage (Vtp-low). The tuning voltage (Vtune) corresponding to the second sensing section (B) is in the range of the first transition point voltage (Vtp-low) to a second transition point voltage (Vtp-high). The tuning voltage (Vtune) corresponding to the third sensing section (C) is preferably greater than the second transition point voltage (Vtp-high), and more preferably in the range of the second transition point voltage (Vtp-high) to the bias voltage of the PMOS capacitor (Vdd). The tuning voltage (Vtune) corresponding to the fourth sensing section (D) is in the range of the first transition point voltage (Vtp-low) to the second transition point voltage (Vtp-high). Here, the second transition point voltage (Vtp-high) is higher than the first transition point voltage (Vtp-low). [0060] The first transition point voltage (Vtp-low) is set by the second electric source 504. Whereas, the second transition point voltage (Vtp-high) is set by the first electric source 502. [0061] Equations defining the first transition point voltage (Vtp-low) and the second transition point voltage (Vtp-high) are as the following equation 1 and equation 2. [0062] where, Itp-low is the first electric source 502, Itp-high is the second electric source 504, μn is a mobility factor of the NMOS transistor, and μp is a mobility factor of the PMOS transistor. In addition, Cox is a capacitance of a gate of the transistor in unit area. Wn and Ln are the channel width and the channel length of the NMOS transistor, respectively. Alternatively, Wp and Lp are the channel width and the channel length of the PMOS transistor. VTN is the threshold voltage of the NMOS transistor. Whereas, VTP is the threshold voltage of the PMOS transistor. [0063] As shown in the equation 1 and the equation 2, the first transition point voltage (Vtp-low) is higher than the threshold voltage (VTN) of the NMOS capacitor. The second transition point voltage (Vtp-high) is lower than the turn-off voltage (VDD−|VTP|) of the PMOS capacitor. The PMOS transistor (PM) of the inverter type comparator 500 is turned on in the first sensing section (A), and maintains turn-on condition in the second sensing section (B). [0064] The NMOS transistor (NM) of the inverter type comparator 500 is turned on in the third sensing section (C), and maintains turn-on condition in the fourth sensing section (D). [0065] Because the PMOS transistor (PM) is turned on and the NMOS transistor (NM) is turned off in the first sensing section (A), 1 is inputted into the first input terminal (S) of the SR flip flop 510, and 0 is inputted into the second input terminal (R) of the SR flip flop 510. As a result, the first output terminal and the second output terminal Q, Qb of the SR flip flop 510 output 0 and 1, respectively. In other words, the SR flip flop 510 outputs the first selection signal ({overscore (sel)} 1) having low logic. [0066] Because the PMOS transistor (PM) is turned off and the NMOS transistor (NM) is turned on in the third sensing section (C), 0 is inputted into the first input terminal (S) of the SR flip flop 510, and 1 is inputted into the second input terminal (R) of the SR flip flop 510. As a result, the first and second output terminals Q, Qb of the SR flip flop 510 output 1 and 0, respectively. In other words, the SR flip flop outputs the third selection signal (sel 3) having high logic. [0067] In addition, the PMOS transistor (PM) and the NMOS transistor (NM) are turned on in the second sensing section (B). Therefore, 1 and 1 are inputted into the first and second input terminals (S, R) of the SR flip flop 510, respectively. The second sensing section (B) is a section following the first sensing section (A). As a result, the first and second output terminals Q, Qb output the second selection signal having the same logic that the first selection signal has. Therefore, 0 and 1 are outputted from the first and second output terminals Q, Qb of the SR flip flop 510, respectively. In other words, the SR flip flop 510 outputs the second selection signal ({overscore (sel)} 2) having low logic in the second sensing section (B). [0068] On the other hand, the PMOS transistor (PM) and the NMOS transistor (NM) are turned on in the fourth sensing section (D). Therefore, 1 and 1 are inputted into the first and second input terminals (S, R) of the SR flip flop 510, respectively. The fourth sensing section (D) is a section following the third sensing section (C). As a result, the first and second output terminals Q, Qb output the fourth selection signal having the same logic that the third selection signal has. Therefore, 1 and 0 is outputted from the first and second output terminals Q, Qb of the SR flip flop 510, respectively. In other words, the SR flip flop 510 outputs the fourth selection signal ({overscore (sel)} 4) having high logic. [0069] As described above, the loop filter selector 450 respectively outputs the first and second selection signals having low logic in the first and second sensing sections (A, B). Whereas, the loop filter selector 450 alternatively outputs the third and fourth selection signals in the third and fourth sensing sections (C, D). [0070] As shown in FIG. 6, the loop filter 440 includes a first loop filtering part 600, a second loop filtering part 610, a first switch (S1) and a second switch (S2). [0071] The first loop filtering part 600 includes a first PMOS capacitor 602 and a second PMOS capacitor 604 coupled in parallel, and a first resistor (R1) coupled to a gate of the first PMOS capacitor 602. [0072] The second loop filtering part 610 includes a first NMOS capacitor 612 and a second NMOS capacitor 614 coupled in parallel, and a second resistor (R2) coupled to a gate of the NMOS capacitor 612. [0073] The first switch (S1) is switched on by the first and second selection signals having low logic, thereby allowing the first loop filtering part 600 to operate. As a result, the first loop filtering part 600 integrates current corresponding to a charge-pumping signal outputted from the charge pump 430, and outputs the tuning voltage (Vtune) to the VCO 400 in accordance with the integration. [0074] The second switch (S2) is switched by the third and fourth selection signals having high logic, thereby allowing the second loop filtering part 610 to operate. As a result, the second loop filtering part 610 integrates the current corresponding to the charge-pumping signal outputted from the charge pump 430, and outputs the tuning voltage (Vtune) to the VCO 400 in accordance with the integration. [0075]FIG. 9 is a state diagram illustrating operation of the loop filter according to one embodiment of the invention. [0076] Referring to FIG. 9, the first to fourth selection signals are outputted from the loop filter selector 450 in accordance with the change of the tuning voltage (Vtune). The first loop filtering part 600 and the second loop filtering part 620 are selectively operated in accordance with the first to fourth selection signals. [0077] In other words, the first loop filtering part 600 operates in the first sensing section (A). The first loop filtering part 600 includes the first and second PMOS capacitors 602, 604. The NMOS capacitors are not operated in the first sensing section (A). On the other hand, the second loop filtering part 610 operates in the third sensing section (C). The second loop filtering part 610 includes the first and second NMOS capacitors 612, 614. The PMOS capacitors are not operated in the third sensing section (C). [0078] The NMOS capacitors and the PMOS capacitors are operated in the second and fourth sensing sections (B, D). However, in the second sensing section (B), the first loop filtering part 600 is operated, and the second loop filtering part 610 is not operated. Whereas, in the fourth sensing section (D), the first loop filtering part 600 is not operated and the second loop filtering part 610 is operated. [0079]FIG. 10 is a block diagram illustrating architecture of a PLL circuit according to another embodiment of the invention, and FIG. 11 is a detailed plan view illustrating a circuit of a loop filter selector and a lock stabilizing part in FIG. 10. [0080] Referring to FIG. 10, the PLL circuit according to one embodiment of the invention includes the lock stabilizing part 1000 for safe operation of the PLL. Referring now in specific detail to the drawings in which like reference numerals identify similar or identical elements throughout the several views, and thus any further detailed descriptions concerning the same elements will be omitted. [0081] As shown in FIG. 11, the lock stabilizing part 1000 includes a lock detector 1010 and a voltage changing part 1020. The lock detector 1010 detects whether or not the PLL circuit is locked, and outputs a lock detection signal corresponding to a digital signal in accordance with the detection. The voltage changing part 1020 changes the first transition point voltage (Vtp-low) and the second transition point voltage (Vtp-high) in accordance with the lock detection signal outputted from the lock detector 1010. The first transition point voltage (Vtp-low) is a voltage of a point of time that the NMOS transistor (NM) of the loop filter selector 450 is turned off. The second transition point voltage (Vtp-high) is a voltage of a point of time that the PMOS transistor of the loop filter selector 450 is turned off. [0082] The voltage changing part 1020 includes a third electric source 1022 coupled in parallel to the first electric source 502, a fourth electric source 1024 coupled in parallel to the second electric source 504, a third switch (S3) and a fourth switch (S4). The third switch (S3) allows the third electric source 1022 to couple selectively to the first electric source 502. The fourth switch (S4) allows the fourth electric source 1024 to couple selectively to the second electric source 504. In initial condition, the third switch (S3) is off, and the fourth switch (S4) is on. [0083] The lock detector 1010 of the lock stabilizing part 1000 receives the tuning voltage (Vtune), and detects a point of time that the tuning voltage (Vtune) is maintained constantly. In other words, the lock detector 1010 detects whether the local signal is divided by the frequency divider 410 and whether the reference signal (fref) is identical in view of phase or frequency. After all, the lock detector 1010 detects whether or not the PLL circuit is locked. [0084] In the case that the PLL circuit is locked when the tuning voltage (Vtune) is near the first transition point voltage (Vtp-low) or the second transition point voltage (Vtp-high), the NMOS transistor (NM) or the PMOS transistor (PM) of the loop filter selector 450 may be turned on or turned off. Thus, operation of the loop filter 440 may be changed. As a result, the PLL circuit may be unlocked. Therefore, the PLL circuit needs to be again locked. [0085] The voltage changing part 1020 prevents the PLL circuit from being again locked. The third switch S3 of the voltage changing part 1020 is turned on when the lock detection signal is provided from the lock detector 1010. The third electric source 1022 is coupled in parallel to the first electric source 502 according to the third switch S3 being turned on. [0086] Current passing through the PMOS transistor (PM) of the loop filter selector 450 is augmented according to the third electric source 1022 being coupled in parallel to the first electric source 502. Therefore, the second transition point voltage (Vtp-high) is augmented. [0087] The fourth switch S4 of the voltage changing part 1020 is turned off when the lock detection signal is provided from the lock detector 1010. Coupled with the fourth electric source 1024, the second electric source 504 is released according to the fourth switch S4 being turned off. [0088] Current passing through the NMOS transistor (NM) is reduced according to the coupling of the fourth electric source 1024 and the second electric source 504 being released. Therefore, the first transition point voltage (Vtp-low) is reduced. [0089]FIG. 12 is a plan view illustrating input/output voltage characteristic of the loop filter selector according to one embodiment of the invention. [0090] As shown in FIG. 12, the first transition point voltage (Vtp-low) is reduced, and the second transition point voltage (Vtp-high) is augmented. As a result, operation of the loop filter 440 is not changed when the tuning voltage (Vtune) is near the first transition point voltage (Vtp-low) or the second transition point voltage (Vtp-high). [0091] While the invention has been particularly shown and described with reference to preferred embodiments thereof, it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. For example, the section selection loop filter has four sensing sections and four corresponding selection signals. However, a section loop filter can have different numbers, such as 2, 8, or 12, of sensing sections and corresponding selection signals. It is therefore to be understood that changes may be made in the particular embodiment of the present invention disclosed which is within the scope and spirit of the invention outlined by the appended claims. BRIEF DESCRIPTION OF THE DRAWINGS [0027] The above features of the present invention will become more apparent by reference to the following detailed description when considered in conjunction with the accompanying drawings in which: [0028]FIG. 1 is a block diagram illustrating the architecture of a conventional phase locked loop circuit; [0029]FIG. 2 is a a circuit of a loop filter of FIG. 1; [0030]FIG. 3A shows a conventional loop filter using a NMOS capacitor; [0031]FIG. 3B shows a conventional loop filter using a PMOS capacitor; [0032]FIG. 4 is a block diagram illustrating the architecture of a phase locked loop circuit according to an embodiment of the invention; [0033]FIG. 5 shows a loop filter selector of FIG. 4; [0034]FIG. 6 shows a loop filter of FIG. 4; [0035]FIG. 7A shows an SR flip flop of the loop filter selector of FIG. 5; [0036]FIG. 7B is an operating characteristic table of the SR flip flop of FIG. 7A; [0037]FIG. 8 shows an input/output voltage transmission/receipt characteristic of the loop filter selector; [0038]FIG. 9 is a state diagram illustrating the operation of the loop filter according to one embodiment of the invention; [0039]FIG. 10 is a block diagram of a PLL circuit according to another embodiment of the invention; [0040]FIG. 11 illustrates a circuit of a loop filter selector and a lock stabilizing part in the FIG. 10; and [0041]FIG. 12 illustrates the input/output voltage characteristics of the loop filter selector according to an embodiment of the invention.
CROSS-REFERENCE TO RELATED APPLICATION [0001] This application claims priority to Korean Patent Application No. 2003-32058, filed on May 20, 2003, the contents of which are incorporated herein by reference. BACKGROUND OF THE INVENTION [0002] 1. Field of the Invention [0003] The present invention relates to a section selecting loop filter and a phase locked loop circuit having the same. [0004] 2. Description of the Related Art [0005] A phase locked loop (hereinafter, referred to as �PLL�) circuit synchronizes the phase of a local signal with a reference signal. Generally, the local signal is used in a clock recovery circuit of a digital communication system, a frequency synthesizer, and as a clock generator of a microprocessor and a modulation-demodulation circuit, etc. [0006]FIG. 1 is a block diagram illustrating the architecture of a general phase locked loop circuit. [0007] As shown in FIG. 1, the PLL circuit generally includes a phase detector 100, a charge pump 110, a loop filter 120 and a voltage controlled oscillator 130. [0008] The phase detector 100 detects the difference in phase between a reference signal and a local signal provided from the voltage controlled oscillator 130, and outputs a pulse signal in accordance with the result of the detection. The charge pump 110 outputs a current in accordance with the pulse signal provided from the phase detector 100. The loop filter 120 outputs a tuning signal having a tuning voltage in accordance with the current provided from the charge pump 110 to the voltage controlled oscillator 130. The voltage controlled oscillator 130 outputs the local signal in accordance with the tuning signal provided from the loop filter 120. [0009] The loop filter 120 generates the tuning signal in accordance with the current provided from the charge pump 110. In addition, the loop filter 120 filters noise from the current provided from the charge pump 110 to remove a noise. [0010] The conventional loop filter 120 includes two MiM (metal insulator metals) capacitors (C1, C2) and a resistor (R1) as shown in FIG. 2. [0011] The loop filter mentioned above is typically disposed in an integrated circuit. The loop filter includes a capacitor and the capacitor that occupies a small area per unit capacitance is needed to reduce the overall size of the loop filter. However, it is difficult to reduce the area occupied by the capacitor1 in the loop filter because the MiM capacitors generally used in CMOS processes have low capacitance per unit capacitor. [0012] A MiM capacitor forms one of the two electric nodes between one metal and another metal to increase the capacitance, and an extra mask is required. [0013] Alternatively, a MOS capacitor instead of a CMOS capacitor can be used. A MOS capacitor has high capacitance and does not require an extra mask. For example, while capacitance per unit area of the MiM capacitor used in 0.18 μm CMOS process is 1 μF/μm2, capacitance per unit area of the MOS capacitor is 8 μF/μm2. [0014]FIG. 3A shows a conventional loop filter using a NMOS capacitor, and FIG. 3B shows another conventional loop filter using a PMOS capacitor. [0015] As shown in FIG. 3A, the loop filter includes a first NMOS capacitor (NMC1) and a second NMOS capacitor (NMC2) coupled in parallel and a resistor (R2) coupled in series to the first NMOS capacitor (NMC1). The first NMOS capacitor (NMC1) and the second NMOS capacitor (NMC2) are operated only when the voltage of a gate of the NMOS is above the threshold voltage (VTN) of the NMOS capacitor. [0016] As shown in FIG. 3B, the loop filter includes a first PMOS capacitor (PMC1) and a second PMOS capacitor (PMC2) coupled in parallel and a resistor (R3) coupled in series to the first PMOS capacitor (PMC1). Here, the first PMOS capacitor (PMC1) and the second PMOS capacitor (PMC2) are operated only when the voltage of a gate of the PMOS is at voltages below a bias voltage (Vdd) minus a threshold voltage (VTP) of the PMOS capacitor. [0017] The loop filter as shown above includes a NMOS capacitor and a PMOS capacitor. [0018] In the case of a loop filter including a NMOS capacitor, the loop filter is not operated when the voltage of the gate is not more than the threshold voltage (VTN) of the NMOS capacitor. Whereas in the case of a loop filter including a PMOS capacitor, the loop filter is not operated when the voltage of the gate is above a voltage that equals to the bias voltage ( Vdd) minus the threshold voltage (VTP) of the PMOS capacitor. [0019] Therefore, a PLL used by the conventional loop filters has limited tuning range because the filters cannot output a precise or fine tuning voltage for controlling the local signal of the voltage controlled oscillator. A need therefore exists for a selection loop filter that occupies a small area and operates in the whole range of an electric source voltage. SUMMARY OF THE INVENTION [0020] A section selection loop filter according to an embodiment of the invention comprises a selection signal outputting part, a first filtering part, and a second filtering part. A selection signal outputting part outputs respectively first to fourth selection signals corresponding to first to fourth sensing sections in accordance with a tuning voltage corresponding to an input voltage thereof. A first filtering part receives a charge-pumping signal, generating a first tuning signal and a second tuning signal having a first logic using the received charge-pumping signal, the first selection signal, and the second selection signal. A second filtering part receives the charge-pumping signal, generating a third tuning signal and a fourth tuning signal having a second logic using the received charge-pumping signal, the third selection signal, and the fourth selection signal, wherein the second logic is opposed to the first logic. [0021] A phase locked loop circuit according to another embodiment of the invention comprises a voltage controlled oscillator, a phase detector, a loop filter selector, a loop filter. A voltage controlled oscillator outputs a frequency signal in accordance with a tuning voltage corresponding to an input voltage thereof. A phase detector generates a pulse signal in accordance with the difference of the frequency signal and a reference signal in view of phase. A loop filter selector sets a first sensing section, a second sensing section, a third sensing section and a fourth sensing section in accordance with the tuning voltage, and outputting a first to a fourth selection signals in accordance with the first to fourth sensing sections. A loop filter outputs first to fourth tuning signals in accordance with the first to fourth selection signals using the pulse signal to the voltage controlled oscillator. [0022] An output full swing type low pass filter according to another embodiment of the invention comprises a resistor, a PMOS capacitor, a NMOS capacitor, a first switching means, a second switching means, and a selection means. A resistor is coupled between an input terminal and an output terminal. A PMOS capacitor is coupled between a first electric source voltage and the output terminal. A NMOS capacitor is coupled between a second electric source voltage and the output terminal. A first switching means is coupled to the PMOS capacitor. A second switching means is coupled to the NMOS capacitor. A selection means turns on the second switching means in a first sensing section and turns on the first switching means in a second sensing section, thereby coupling selectively the PMOS capacitor and the NMOS capacitor, wherein a voltage of the output terminal corresponding to the first sensing section is in the range of the second electric source voltage to a first transition point voltage and the voltage of the output terminal corresponding to the second sensing section is in the range of the first electric source voltage to a second transition point voltage in view of level. [0023] As described above, the loop filter according to an embodiment of the invention includes the NMOS capacitor and the PMOS capacitor. The loop filter selector generates selection signals for operating selectively the NMOS capacitor and the PMOS capacitor in accordance with the tuning voltage. [0024] The loop filter selector operates selectively the PMOS capacitor and the NMOS capacitor in accordance with a range of the tuning voltage. Thus, the loop filter is operated in the range of 0 to the electric source voltage. As a result, a tuning range of the phase locked loop circuit is increased up to the electric source voltage, and is about 33% increase compared to a conventional tuning range when the electric source voltage of 0.18 μm CMOS process is 1.8V. [0025] Since the unit capacitance of a MOS capacitor is higher than that of a MiM capacitor, the area occupying a loop filter is thus reduced. [0026] In addition, since an extra mask for increasing the capacitance of the capacitor when MiM capacitor is used in CMOS process is no longer required, the cost of manufacturing a capacitor is reduced.
Referenced byCiting PatentFiling datePublication dateApplicantTitleUS7609108 *Aug 6, 2007Oct 27, 2009Via Technologies, Inc.Phase-locked loop and compound MOS capacitor thereofWO2007147132A2 *Jun 15, 2007Dec 21, 2007Bitwave Semiconductor IncContinuous gain compensation and fast band selection in a multi-standard, multi-frequencey synthesizer* Cited by examinerClassifications U.S. Classification331/17International ClassificationH03L7/00, H03L7/18, H03L7/089, H03L7/095, H03L7/093, H03L7/08Cooperative ClassificationH03L7/093, H03L7/0891, H03L7/095, H03L7/18European ClassificationH03L7/093Legal EventsDateCodeEventDescriptionSep 30, 2009FPAYFee paymentYear of fee payment: 4May 6, 2004ASAssignmentOwner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OFFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIM, JAE-WAN;REEL/FRAME:015310/0802Effective date: 20040330RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google