Source: https://patents.google.com/patent/US20120212401A1/en
Timestamp: 2018-12-10 15:56:18
Document Index: 281358814

Matched Legal Cases: ['Application No. 2011', '§119', 'art 300', 'art 300', 'art 300', 'art 300', 'art 300', 'art 431', 'art 432', 'arts 431', 'arts 431', 'arts 432']

US20120212401A1 - Display panel and display apparatus having the same - Google Patents
Display panel and display apparatus having the same Download PDF
US20120212401A1
US20120212401A1 US13242379 US201113242379A US2012212401A1 US 20120212401 A1 US20120212401 A1 US 20120212401A1 US 13242379 US13242379 US 13242379 US 201113242379 A US201113242379 A US 201113242379A US 2012212401 A1 US2012212401 A1 US 2012212401A1
US13242379
US9082362B2 (en )
Yu-Han Bae
This application claims priority to Korean Patent Application No. 2011-0015965, filed on Feb. 23, 2011, and all the benefits accruing therefrom under 35 U.S.C. §119, the contents of which are herein incorporated by reference in their entireties.
Exemplary embodiments of the invention relate to a display panel and a display apparatus having the display panel. More particularly, exemplary embodiments of the invention relate to a display panel which improves an appearance quality and a display apparatus having the display panel.
Generally, a liquid crystal display (“LCD”) apparatus includes an LCD panel and a driving device driving the LCD panel. The LCD panel includes a plurality of data lines, and a plurality of gate lines crossing the data lines. Thus, a plurality of pixels of the LCD panel may be defined by the data lines and the gate lines. The driving device includes a gate driving circuit outputting a gate signal to a gate line and a data driving circuit outputting a data signal to a data line.
In order to decrease a total size of the LCD apparatus and a manufacturing cost, a pixel structure capable of decreasing the number of data lines and the number of data driving circuits has been used. Two pixels adjacent to each other share one data line in the pixel structure. Thus, a plurality of pixels included in two pixel columns shares one data line so that the number of data lines is decreased. However, a plurality of pixels included in one pixel row is electrically connected to two gate lines adjacent to each other, and two gate signals different from each other are applied to two gate lines.
Two gate lines are necessary to drive the pixel row, so that two circuit stages generating two gate signals is formed in a peripheral area of the LCD panel corresponding to the pixel row in a display area of the LCD panel. Thus, a width of the peripheral area is increased so that a bezel width is increased.
In addition, in a high resolution LCD panel, a delay difference of a gate signal occurs by a resistance of a gate line so that pixels at left and right sides of the LCD panel have a charge difference by the delay difference. In result, a defect such as a vertical line occurs.
Exemplary embodiments of the invention provide a display panel capable of decreasing a bezel width of a display apparatus.
According to an exemplary embodiment of the invention, a display panel includes a display area, a peripheral area which surrounds the display area and includes a first peripheral area, and a second peripheral area opposite to the first peripheral area, a plurality of pixels, a plurality of data lines, a first gate line, a second gate line, a first gate driving circuit and a second gate driving circuit. The pixels are in the display area, and include a plurality of pixel rows and a plurality of pixel columns. The data lines extend in a column direction and each data line corresponds to two pixel columns. The first gate line extends in a row direction and is at a first side of each of pixel rows. The second gate line extends in the row direction and is at a second side of each of the pixel rows. The first gate driving circuit is in the first peripheral area and includes a first stage which provides a gate signal to the first gate line. The second gate driving circuit is in the second peripheral area and includes a second stage which provides the gate signal to the second gate line.
In an exemplary embodiment, the display panel further may include a first clock line which transmits a first clock signal to the first gate driving circuit, a third clock line which transmits a third clock signal to the second gate driving circuit, the third clock signal having a first delay difference with respect to the first clock signal, a second clock line which transmits a second clock signal to the first gate driving circuit, the second clock signal having a second delay difference with respect to the first clock signal, the second delay difference being larger than the first delay difference, and a fourth clock line which transmits a fourth clock signal to the second gate driving circuit, the fourth clock signal having a third delay difference with respect to the first clock signal, the third delay difference being larger than the second delay difference.
In an exemplary embodiment, the first stage may be in the first peripheral area and has a width smaller than or equal to a pixel row width defined by a distance between the first and second gate lines, and the second stage may be in the second peripheral area and has a width smaller than or equal to the pixel row width.
In an exemplary embodiment, the display panel further may include a first discharging circuit adjacent to the second stage, and including a first discharging transistor which discharges a high voltage applied to the first gate line to a low voltage, and a second discharging circuit adjacent to the first stage, and including a second discharging transistor which discharges a high voltage applied to the second gate line to a low voltage.
In an exemplary embodiment, the pixels may include a plurality of red pixels, a plurality of green pixels and a plurality of blue pixels, one of the first and second gate lines may be electrically connected to each of the red pixels and the other may be electrically connected to each of the green pixels, and each of the first and second gate lines may be electrically connected to the blue pixels.
According to another exemplary embodiment of the invention, a display apparatus a display panel and a printed circuit board (“PCB”). The display panel includes a display area, a peripheral area which surrounds the display area and includes a first peripheral area, and a second peripheral area opposite to the first peripheral area, a plurality of pixels in the display area and including a plurality of pixel rows and a plurality of pixel columns, a plurality of data lines which extend in a column direction and each data line corresponds to two pixel columns, a first gate line which extends in a row direction and is at a first side of each of pixel rows, a second gate line which extends in the row direction and is at a second side of each of the pixel rows, a first gate driving circuit in the first peripheral area including a first stage which provides a gate signal to the first gate line, and a second gate driving circuit in the second peripheral area and including a second stage providing the gate signal to the second gate line. The PCB is electrically connected to the display panel and has a main driving circuit on PCB. The main driving circuit generates a first clock signal, a second clock signal, a third clock signal and a fourth clock signal which are provided to the first and second gate driving circuits.
In an exemplary embodiment, the printed circuit board may include a plurality of first signal lines which transmits the first and second clock signals to the first gate driving circuit, a plurality of second signal lines which transmits the third and fourth clock signals to the second gate driving circuit and a resistor-capacitor (“RC”) control part controlling a RC time constant of the first and second signal lines.
According to the invention, one of the first and second gate driving circuits provides the gate signal to the gate line at the first side of the pixel row, and the other provides the gate signal to the gate line at the second side of the pixel row, so that the bezel width may be decreased and an electric power consumption may be decreased in a high resolution display apparatus. In addition, by the pixel structure of the invention, the significant difference according to the delay difference of the gate signals may be prevented.
FIG. 1 is a plan view illustrating an exemplary embodiment of a display apparatus according to the invention;
FIG. 2A is a block diagram illustrating an exemplary embodiment of a first gate driving circuit of FIG. 1;
FIG. 2B is a block diagram illustrating an exemplary embodiment of a second gate driving circuit of FIG. 1;
FIG. 3 is a waveform diagram illustrating an exemplary embodiment of input and output signals of the first and second gate driving circuits of FIGS. 2A and 2B;
FIG. 4 is a waveform diagram illustrating another exemplary embodiment of input and output signals of first and second gate driving circuits according to the invention;
FIG. 5 is a schematic diagram illustrating an exemplary embodiment of the display panel of FIG. 1;
FIGS. 6A to 6C are schematic diagrams illustrating exemplary embodiments of an image quality according to driving each of color pixels included in the display panel of FIG. 1;
FIGS. 7A to 7B are schematic diagrams illustrating exemplary embodiments of an appearance quality improvement according to the display apparatus of FIG. 1;
FIG. 8 is a schematic diagram illustrating another exemplary embodiment of a display panel according to still the invention;
FIG. 9 is a schematic diagram illustrating still another exemplary embodiment of a display panel according to the invention;
FIGS. 10A to 10C are schematic diagrams illustrating exemplary embodiments of an image quality according to driving each of color pixels included in the display panel of FIG. 9; and
FIG. 11 is a schematic diagram illustrating still another exemplary embodiment of a display panel according to the invention.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof
FIG. 1 is a plan view illustrating an exemplary embodiment of a display apparatus according to the invention.
Referring to FIG. 1, the display apparatus includes a display panel 100, a data driving part 300 and a printed circuit board (“PCB”) 400.
The display panel 100 may include a display area DA, and a peripheral area PA surrounding the display area DA. In the display area DA are a plurality of data lines DLm−1, DLm and DLm+1, a plurality of gate lines GLi−1, GLj−1, GLi and GLj, and a plurality of pixels P (wherein, m, i and j are a natural number).
The data lines DLm−1, DLm and DLm+1 longitudinally extend in a column direction and arranged in a row direction, and each of the data lines DLm−1, DLm and DLm+1 corresponds to two pixel columns.
The gate lines GLi−1, GLj−1, GLi and GLj longitudinally extend in the row direction and arranged in the column direction (wherein, i and j are a natural number). In one exemplary embodiment, for example, the gate line GLi−1 or GLi is at a first side of each of pixel rows and the gate line GLj−1 or GLj is at a second side of each of the pixel rows opposite to the first side.
Each of the pixels P includes a pixel switching element, and a pixel electrode electrically connected to the pixel switching element. The pixels may be arranged as a matrix type including a plurality of pixel columns and a plurality of pixel rows. Two pixel columns may be disposed between the data lines DLm−1 and DLm adjacent to each other. One pixel row may be disposed between two gate lines adjacent to each other. The pixels of the pixel row may be electrically connected to two gate lines.
The peripheral area PA may include a first gate driving circuit 210, a second gate driving circuit 230 and the data driving part 300.
The first gate driving circuit 210 is in a first peripheral area PA1 and includes a plurality of stages SCi−1 and SCi cascade-connected to each other. The first gate driving circuit 210 is physically and/or electrically connected to the first clock line CKL1 and a second clock line CKL2 in the first peripheral area PA1. The first gate driving circuit 210 includes a plurality of circuit switching elements, and may be formed via substantially the same process used in forming the pixel switching element. The first gate driving circuit 210 is electrically connected to a first gate line at the first side (upper side) of the pixel row along a scanning direction of two gate lines electrically connected to the pixels of the pixel row, and generates a gate signal synchronized with a first clock signal CK1 applied to the first clock line CKL1 or a second clock signal CK2 applied to the second clock line CKL2.
In one exemplary embodiment, for example, an (i−1)-th stage SCi−1 is connected to an (i−1)-th gate line GLi−1 at the first side of a first pixel row PL1, and a width W1 of the (i−1)-th stage SCi−1 may be smaller than or equal to a width W2 of the first pixel row PL1. An i-th stage SCi is connected to an i-th gate line GLi at the first side of a second pixel row PL2, and the width W1 of the i-th stage SCi may be smaller than or equal to the width W2 of the second pixel row PL2.
The second gate driving circuit 230 is in a second peripheral area PA2, and includes a plurality of stages SCj−1 and SCj cascade-connected to each other. The second gate driving circuit 230 is connected to a third clock line CKL3 and a fourth clock line CKL4 in the second peripheral area PA2. The second gate driving circuit 230 includes a plurality of circuit switching elements and may be formed via substantially the same process used in forming the pixel switching element. The second gate driving circuit 230 is electrically connected to a second gate line at the second side (lower side) of the pixel row along the scanning direction of two gate lines electrically connected to the pixels of the pixel row, and generates the gate signal synchronized with a third clock signal CK3 applied to the third clock line CKL3 or a fourth clock signal CK4 applied to the fourth clock line CKL4.
In one exemplary embodiment, for example, a (j−1)-th stage SCj−1 is connected to a (j−1)-th gate line GLj−1 at the second side of the first pixel row PL1, and a width W1 of the (j−1)-th stage SCj−1 may be smaller than or equal to a width W2 of the first pixel row PL1. A j-th stage SCj is connected to a j-th gate line GLj at the second side of the second pixel row PL2, and the width W1 of the j-th stage SCj may be smaller than or equal to the width W2 of the second pixel row PL2. The width W2 may be defined as a distance between the (i−1)-th gate line GLi−1 and the (j−1)-th gate line GLj−1 or between the i-th gate line GLi and the j-th gate line GLj, taken in the same (column) direction.
The data driving part 300 is in a third peripheral area PA3. The data driving part 300 includes a plurality of data driving circuits 310, 320 and 330, and each of the data driving circuits 310, 320 and 330 may include a flexible PCB on which a data driving chip is mounted.
The PCB 400 may be electrically connected to the display panel 100 via the data driving part 300. The PCB 400 includes a main driving circuit 410 and a plurality of signal lines 421, 422, 423 and 424. The main driving circuit 410 generates the first, second, third and fourth clock signals CK1, CK2, CK3 and CK4 and is on the PCB 400.
The signal lines 421, 422, 423 and 424 transmit the first, second, third and fourth clock signals CK1, CK2, CK3 and CK4 to the first and second gate driving circuit 210 and 230, respectively. In one exemplary embodiment, for example, first signal lines 421 and 422 are electrically connected to the first and second clock lines CKL1 and CKL2 in the first peripheral area PA1 via a first data driving circuit 330. Second signal lines 423 and 424 are electrically connected to the third and fourth clock lines CKL3 and CKL4 in the second peripheral area PA2 via a last data driving circuit 330.
The PCB 400 may further include a first resistor-capacitor (“RC”) control part 431 and a second RC control part 432.
The first and second RC control parts 431 and 432 control a RC time constant value of the first and second signal lines 421, 422, 423 and 424. The first signal lines 421 and 422 transmit the first and second clock signals CK1 and CK2, and the second signal lines 423 and 424 transmit the third and fourth clock signals CK3 and CK4. In one exemplary embodiment, for example, when the RC time constant value of the first signal lines 421 and 422 is different from the RC time constant value of the second signal lines 423 and 424, the first RC control parts 431 controls the RC time constant of the first signal lines 421 and 422 and the second RC control parts 432 controls the RC time constant of the second signal lines 423 and 424 so that the RC time constant value of the first signal lines 421 and 422 is substantially the same as the RC time constant value of the second signal lines 423 and 424. Thus, a delay difference between the gate signal generated from the first gate driving circuit 210 and the gate signal generated from the second gate driving circuit 230 may be reduced or effectively prevented.
The display panel 100 includes a display substrate 110, an opposing substrate 130 opposite to the display substrate 110, and a liquid crystal layer (not shown) between the display substrate 110 and the opposing substrate 130.
The display substrate 110 includes a first base substrate having the display area DA and the peripheral area PA, and the data lines DLm−1, DLm and DLm+1, the gate lines GLi−1, GLj−1, GLi and GLj and the pixel electrodes are in the display area DA of the first base substrate. The first and second gate driving circuits 210 and 230 are in the first and second peripheral areas PA1 and PA2 of the first base substrate.
The opposing substrate 130 includes a second base substrate opposite to the first base substrate, and the second base substrate has the display area DA and the peripheral areas PA1, PA2 and PA3.
A plurality of color filters (not shown) is in the display area DA of the second base substrate. The color filters may include red, green and blue color filters. A common electrode (not shown) is on the second base substrate including the color filters, and the common electrode is opposite to (e.g., faces) the pixel electrodes. In an alternative embodiment, the color filters may be included in the display substrate 110. In addition, the common electrode may be included in the display substrate 110.
FIG. 2A is a block diagram illustrating an exemplary embodiment of the first gate driving circuit 210 of FIG. 1. FIG. 2B is a block diagram illustrating the second gate driving circuit 230 of FIG. 1. FIG. 3 a waveform diagram illustrating an exemplary embodiment of input and output signals of the first and second gate driving circuits 210 and 230 of FIGS. 2A and 2B.
Referring to FIGS. 2A and 3, the first gate driving circuit 210 includes a plurality of stages SC1, SC2, . . . , SCi−1, SCi, . . . , SCk−1, dSC, and receives a vertical start signal STV, a low voltage VOFF, the first clock signal CK1 and the second clock signal CK2. The second clock signal CK2 may have a second delay difference t2 with respect to the first clock signal CK1.
Each of the stages SC1, SC2, . . . , SCi−1, SCi, . . . , SCk−1, dSC may include a first input terminal IN1, a second input terminal IN2, a third input terminal IN3, a voltage terminal VSS, an output terminal OT and a carry terminal CR. The first input terminal N1 receives the vertical start signal STV or a carry signal of at least one of previous stages. The second input terminal IN2 receives the first clock signal CK1 or the second clock signal CK2. The third input terminal IN3 receives a gate signal of at least one of following stages. The voltage terminal VSS receives the low voltage VOFF that is a low level of the gate signal. The output terminal OT outputs the gate signal synchronized with the first or second clock signal CK1 or CK2. The carry terminal CR outputs a carry signal synchronized with the gate signal.
In one exemplary embodiment, for example, an (i−1)-th stage SCi−1 is driven in response to a high voltage VON of a carry signal Cri−2 outputted from the previous stage that is an (i−2)-th stage, to generate an (i−1)-th gate signal Gi−1 synchronized with the first clock signal CK1. The (i−1)-th gate signal Gi−1 is applied to an (i−1)-th gate line GLi−1 at the first side of the first pixel row PL1. An i-th stage SCi is driven in response to the high voltage VON of a carry signal Cri−1 outputted from the previous stage that is the (i−1)-th stage, to generate an i-th gate signal Gi synchronized with the second clock signal CK2. The i-th gate signal Gi is applied to an i-th gate line GLi at the first side of the second pixel row PL2.
Accordingly, the first gate driving circuit 210 sequentially outputs the gate signals G1, G3, . . . , Gi−1, Gi, . . . , Gk−1 based on the first clock signal CK1 or the second clock signal CK2 (wherein, k is a natural number).
Referring to FIGS. 2B and 3, the second gate driving circuit 230 includes a plurality of stages SC1, SC2, . . . , SCj−1, SCj, . . . , SCk, dSC, and receives the vertical start signal STV, a low voltage VOFF, the third clock signal CK3 and the fourth clock signal CK4. The third clock signal CK3 may have a first delay difference t1 with respect to the first clock signal CK1. The first delay difference t1 is smaller than the second delay difference t2. The fourth clock signal CK4 may have a third delay difference t3 with respect to the first clock signal CK1. The third delay difference t3 is larger than the second delay difference t2. The first, second, third and fourth clock signals CK1, CK2, CK3 and CK4 may be repeated by one period T, and each of the first, second, third or fourth clock signal CK1, CK2, CK3 or CK4 has a high period corresponding to ¼T.
Each of the stages SC1, SC2, . . . , SCj−1, SCj, . . . , SCk, dSC may include the first input terminal N1, the second input terminal IN2, the third input terminal IN3, the voltage terminal VSS, the output terminal OT and the carry terminal CR. The first input terminal N1 receives the vertical start signal STV or a carry signal of at least one of previous stages. The second input terminal IN2 receives the third clock signal CK3 or the fourth clock signal CK4. The third input terminal IN3 receives a gate signal of at least one of following stages. The voltage terminal VSS receives the low voltage VOFF that is the low level of the gate signal. The output terminal OT outputs a gate signal synchronized with the third or fourth clock signal CK3 or CK4. The carry terminal CR outputs the carry signal synchronized with the gate signal.
In one exemplary embodiment, for example, a (j−1)-th stage SCj−1 is driven in response to a high voltage VON of a carry signal Crj−2 outputted from the previous stage that is a (j−2)-th stage, to generate a (j−1)-th gate signal Gj−1 synchronized with the third clock signal CK3. The (j−1)-th gate signal Gj−1 is applied to a (j−1)-th gate line GLj−1 at the second side of the first pixel row PL1. A j-th stage SCj is driven in response to the high voltage VON of a carry signal Crj−1 outputted from the previous stage that is the (j−1)-th stage, to generate a j-th gate signal Gj synchronized with the fourth clock signal CK4. The j-th gate signal Gj is applied to a j-th gate line GLj at the second side of the second pixel row PL2.
Accordingly, the second gate driving circuit 230 sequentially outputs the gate signals G2, G4, . . . ,Gj−1, Gj, . . . , Gk in response to the third signal CK3 or the fourth clock signal CK4.
The first and second gate driving circuits 210 and 230 may sequentially output the gate signals G1, G2, . . . , Gi−1, Gj−1, Gi, Gj, . . . , Gk to the gate lines of the display panel 100.
FIG. 4 is a waveform diagram illustrating another exemplary embodiment of input and output signals of first and second gate driving circuits according to the invention.
Referring to FIGS. 1 and 4, the first clock signal CK1 and the second clock signal CK2 are applied to the first gate driving circuit 210. The third clock signal CK3 and fourth clock signal CK4 are applied to the second gate driving circuit 230.
The third clock signal CK3 has the first delay difference t1 with respect to the first clock signal CK1, the second clock signal CK2 has the second delay difference t2 larger than the first delay difference t1 with respect to the first clock signal CK1, and the fourth clock signal CK4 has the third delay difference t3 larger than the second delay difference t2 with respect to the first clock signal CK1.
The first, second, third and fourth clock signals CK1, CK2, CK3 and CK4 may be repeated by one period T, and each of the first, second, third or fourth clock signal CK1, CK2, CK3 or CK4 has a high period corresponding to ½T.
When the high period of each of the first, second, third or fourth clock signal CK1, CK2, CK3 or CK4 is substantially the same as ½T, the high period of the third clock signal CK3 overlaps with a half of the high period of the first clock signal CK1, the high period of the second clock signal CK2 overlaps with a half of the high period of the third clock signal CK3, and the high period of the fourth clock signal CK4 overlaps with a half of the high period of the second clock signal CK2. The first clock CK1 may have a phase opposite to a phase of the second clock CK2. The third clock CK3 may have a phase opposite to a phase of the fourth clock CK4.
When the high period of each of the clock signals is ½T, an overlapping period is ½T. However, when the high period of each of the clock signals is smaller than ½T, the overlapping period may be smaller than ½T.
Referring to FIGS. 2A, 2B and 4, a method of driving the first and second gate driving circuits 210 and 230 is substantially the same as those described in the previous exemplary embodiment, so that any repetitive detailed explanation will be simplified. The (i−1)-th stage SCi−1 of the first gate driving circuit 210 outputs the (i−1)-th carry signal Cri−1 and the (i−1)-th gate signal Gi−1 synchronized with the high period of the first clock signal CK1. The i-th stage SCi is driven in response to the (i−1)-th carry signal Cri−1 to output the i-th carry signal Cri and the i-th gate signal Gi synchronized with the high period ½T of the second clock signal CK2.
The (j−1)-th stage SCj−1 of the second gate driving circuit 230 outputs the (j−1)-th carry signal Crj−1 and the (j−1)-th gate signal Gj−1 synchronized with the high period of the third clock signal CK3. The j-th stage SCj is driven in response to the (j−1)-th carry signal Crj−1 to output the j-th carry signal Crj and the j-th gate signal Gj synchronized with the high period ½T of the fourth clock signal CK4.
FIG. 5 is a schematic diagram illustrating an exemplary embodiment of the display panel of FIG. 1.
Referring to FIGS. 1, 2A, 2B and 5, a plurality of pixels P1, P2, . . . , P12 are in the display area DA of the display panel 100, and the pixels P1, P2, . . . , P12 are electrically connected to a plurality of data lines DLm−1, DLm, DLm+1 and DLm+2 and a plurality of gate lines GLi−1, GLj−1, GLi and GLj. The first gate driving circuit 210 is in the first peripheral area PA1 of the display panel 100, and provides the gate signals to the gate lines GLi−1 and GLi. The second gate driving circuit 230 is in the second peripheral area PA2 of the display panel 100, and provides the gate signals to the gate lines GLj−1 and GLj.
In one exemplary embodiment, for example, first pixel P1 and second pixel P2 of a first pixel row PL1, and seventh pixel P7 and eighth pixel P8 of a second pixel row PL2, are between the (m−1)-th and m-th data lines DLm−1 and DLm. Third pixel P3 and fourth pixel P4 of the first pixel row PL1 and ninth pixel P9 and tenth pixel P10 of the second pixel row PL2, are between the m-th and the (m+1)-th data lines DLm and DLm+1. Fifth pixel P5 and sixth pixel P6 of the first pixel row PL1 and eleventh pixel P11 and twelfth pixel P12 of the second pixel row PL2, are between the (m+1)-th and the (m+2)-th data lines DLm+1 and DLm+2. The first to sixth pixels P1, P2, . . . , P6 are sequentially arranged in the first pixel row PL1 and the seventh to twelfth pixels P7, P8, . . . , P12 are sequentially arranged in second pixel row PL2.
Each of the seventh to twelfth pixels P7, P8, . . . , P12 is arranged in a column direction with respect to each of the first to sixth pixels P1, P2, . . . , P6, respectively. As shown in FIG. 5, pixels of a pixel column are electrically connected to an upper gate line at the first side of the pixel row or a lower gate line at the second side of the same pixel row. In one exemplary embodiment, for example, each the first and seventh pixels P1 and P7 of a first pixel column PC1 is electrically connected to the upper gate line, and each of the second and eighth pixels P2 and P8 of a second pixel column PC2 is electrically connected to the lower gate line.
An (i−1)-th gate line GLi−1 is at the first side (upper side) of the first pixel row PL1 and a (j−1)-th gate line GLj−1 is at the second side (lower side) of the first pixel row PL1. The (i−1)-th and (j−1)-th gate lines GLi−1 and GLj−1 are electrically connected to the first to sixth pixels P1, P2, . . . , P6 of the first pixel row PL1. An i-th gate line GLi is at the first side (upper side) of the second pixel row PL2 and a j-th gate line GLj is at the second side (lower side) of the second pixel row PL2. The i-th and j-th gate lines GLi and GLj are electrically connected to the seventh to twelfth pixels P7, P8, . . . , P12 of the second pixel row PL2.
Referring to the pixels P1, P2, . . . , P6 of the first pixel row PL1, all of the first and second pixels P1 and P2 are connected to the m-th data line DLm of the adjacent (m−1)-th and m-th data lines DLm−1 and DLm, all of the third and fourth pixels P3 and P4 are connected to the (m+1)-th data line DLm+1 of the adjacent m-th and (m+1)-th data lines DLm and DLm+1, and all of the fifth and sixth pixels P5 and P6 are connected to the (m+2)-th data line DLm+2 of the adjacent (m+1)-th and (m+2)-th data lines DLm+1 and DLm+2.
The first, third and sixth pixels P1, P3 and P6 are connected to the (i−1)-th gate line GLi−1 at the upper side, and the second, fourth and fifth pixels P2, P4 and P5 are connected to the (j−1)-th gate line GLj−1 at the lower side. Therefore, the pixels P1, P2, . . . , P6 of the first pixel row PL1 may be driven by the (i−1)-th stage SCi−1 of the first gate driving circuit 210 and the (j−1)-th stage SCj−1 of the second gate driving circuit 230.
Referring to the pixels P7, P8, . . . , P12 of the second pixel row PL2, all of the seventh and eighth pixels P7 and P8 are connected to the (m−1)-th data line DLm−1 of the adjacent (m−1)-th and m-th data lines DLm−1 and DLm, all of the ninth and tenth pixels P9 and P10 are connected to the m-th data line DLm of the adjacent m-th and (m+1)-th data lines DLm and DLm+1, and all of the eleventh and twelfth pixels P11 and P12 are connected to the (m+1)-th data line DLm+1 of the adjacent (m+1)-th and (m+2)-th data lines DLm+1 and DLm+2.
The seventh, ninth and twelfth pixels P7, P9 and P12 are connected to the i-th gate line GLi at the upper side, and the eighth, tenth and eleventh pixels P8, P10 and P11 are connected to the j-th gate line GLj at the lower side. Therefore, the pixels P7, P8, . . . , P12 of the second pixel row PL2 may be driven by the i-th stage SCi of the first gate driving circuit 210 and the j-th stage SCj of the second gate driving circuit 230.
In one exemplary embodiment, for example, when the display panel 100 includes red, green and blue pixels, the first and fourth pixels P1 and P4 may be the blue pixel, the second and fifth pixels P2 and P5 may be the red pixel, and third and sixth pixels P3 and P6 may be the green pixel, in the first pixel row PL1. In addition, the seventh and tenth pixels P7 and P10 are the blue pixel, the eighth and eleventh pixels P8 and P11 are the red pixel, and the ninth and twelfth pixels P9 and P12 are the green pixel, in the second pixel row PL2.
Therefore, the second, fifth, eighth and eleventh pixels P2, P5, P8 and P11 that are the red pixel, are electrically connected to the (j−1)-th and j-th gate lines GLj−1 and GLj so as to be driven by the second gate driving circuit 230. The third, sixth, ninth and twelfth pixels P3, P6, P9 and P12 that are green pixel, are electrically connected to the (i−1)-th and i-th gate lines GLi−1 and GLi so as to be driven by the first gate driving circuit 210. The first, fourth, seventh and tenth pixels P1, P4, P7 and P10 that are blue pixel, are electrically connected to the (i−1)-th, (j−1)-th, i-th and j-th gate lines GLi−1, GLj−1, GLi and GLj so as to be driven by the first and second gate driving circuits 210 and 230.
FIGS. 6A to 6C are schematic diagrams illustrating exemplary embodiments of an image quality according to driving each of color pixels included in the display panel of FIG. 1.
Referring to FIGS. 5 and 6A, the display panel 100 shown in FIG. 6A exemplifies that a plurality of red pixels R are driven. The red pixels R of the first pixel row PL1 are connected to the gate line at the lower side of the first pixel row PL1, and the red pixels R of the second pixel row PL2 are connected to the gate line at the lower side of the second pixel row PL2. Thus, the red pixels R are connected to the gate line at the lower side with respect to the pixel row. The red pixels R of the display panel 100 are driven by the second gate driving circuit 230 that provides the gate signal to the gate line at the lower side.
Therefore, the gate signal generated from the second gate driving circuit 230 is transmitted toward the first gate driving circuit 210 that is opposite to second gate driving circuit 230. By a resistance of the gate line, a delay difference between the gate signals applied to the red pixel R adjacent to the second gate driving circuit 230 and the red pixel R adjacent to the first gate driving circuit 210 may occur so that the red pixels R may have a charge difference gradually changed according to the delay difference. However, the charge difference uniformly occurs in all pixel rows PL1, PL2, PL3, . . . so that a red significant difference does not occur according to the charge difference in the display panel 100.
Referring to FIGS. 5 and 6B, the display panel 100 shown in FIG. 6B exemplifies that a plurality of green pixels G are driven. The green pixels G of the first pixel row PL1 are connected to the gate line at the upper side of the first pixel row PL1, and the green pixels G of the second pixel row PL2 are connected to the gate line at the upper side of the second pixel row PL2. Thus, the green pixels G are connected to the gate line at the upper side with respect to the pixel row. The green pixels G of the display panel 100 are driven by the first gate driving circuit 210 that provides the gate signal to the gate line at the upper side.
Therefore, the gate signal generated from the first gate driving circuit 210 is transmitted toward the second gate driving circuit 230 that is opposite to the first gate driving circuit 210. By a resistance of the gate line, a delay difference between the gate signals applied to the green pixel G adjacent to the first gate driving circuit 210 and the green pixel G adjacent to the second gate driving circuit 230 may occur so that the green pixels G may have a charge difference gradually changed according to the delay difference. However, the charge difference uniformly occurs in all pixel rows PL1, PL2, PL3, . . . so that a green significant difference does not occur according to the charge difference in the display panel 100.
Referring to FIGS. 5 and 6C, the display panel 100 shown in FIG. 6B exemplifies that a plurality of blue pixels B are driven. The blue pixels B of the first pixel row PL1 are connected to gate lines at both the upper and lower sides of the first pixel row PL1, and the blue pixels B of the second pixel row PL2 are connected to gate lines at both the upper and lower sides of the second pixel row PL2. Thus, the blue pixels B are collectively connected to all gate lines respectively at the upper and lower sides with respect to the pixel row. The blue pixels B of the display panel 100 are driven by the first and second gate driving circuits 210 and 230 that provide the gate signals to all gate lines at the upper and lower sides, respectively.
Therefore, by a resistance of the gate line, the charge difference between the blue pixel B adjacent to the first gate driving circuit 210 and the blue pixel B adjacent to the second gate driving circuit 230 may occur so that a defect such as a vertical line may occur according to the charge difference. However, the blue is hardly recognized compared to the red or the green so that a display quality is not decreased.
According to a pixel structure of the illustrated exemplary embodiment, one of the first and second gate driving circuits 210 and 230 provides the gate signal to the upper gate line of the pixel row, and the other provides the gate signal to the lower gate line of the pixel row. Thus, a significant difference of the display quality according to a delay difference of the gate signals does not occur.
FIGS. 7A to 7B are schematic diagrams illustrating exemplary embodiments of an appearance quality improvement according to the display apparatus of FIG. 1.
Referring to FIGS. 1 and 7A, two circuit stages are in a first peripheral area PA1 of a display panel 500, and the two circuit stages provide two gate signal to two gate lines at upper and lower sides of the a pixel row PLc, respectively.
In this case, the two circuit stages are in an area of the first peripheral area PA1 corresponding to a width W of the pixel row PLc. That is, a total width occupied by the two circuit stages is no more than the width W of the pixel row PLc, such that the two circuit stages are completely within the width W of the pixel row PLc. Thus, two circuit stages are in the area having the width W so that a width BW1 of a bezel corresponding to the peripheral area of the display panel 500 may be increased.
Referring to FIGS. 1 and 7B, two circuit stages are in the first and second peripheral areas PA1 and PA2 of a display panel 600, and provide two gate signal to two gate lines at upper and lower sides of the a pixel row Ple, respectively, according to the illustrated exemplary embodiment. The significant difference of the display quality according to the delay difference of two gate signals does not occur as described in FIGS. 6A to 6C. A first of the two circuit stages may be in the first peripheral area PA1 and a second of the two circuit stages may be in the second peripheral area PA2.
In this case, the first circuit stage may be in an area of the first peripheral area PA1 corresponding to a width W of the pixel row PLe, and the second circuit stage may be in an area of the second peripheral area PA2 corresponding to a width W of the pixel row PLe. A width BW2 of a bezel corresponding to the peripheral area of the display panel 600 may be smaller than the width BW1 described in FIG. 7A by at least about 50%.
Thus, in the display panel 600 having the pixel structure of the illustrated exemplary embodiment, the bezel width may be decreased so that the appearance quality of the display apparatus may be improved.
Hereinafter, the same reference numerals will be used to refer to the same or like parts as those described in the previous exemplary embodiment, and any repetitive detailed explanation will be omitted.
FIG. 8 is a schematic diagram illustrating another exemplary embodiment of a display panel according to the invention.
Referring to FIGS. 1, 3 and 8, the display panel 600 includes the first gate driving circuit 210, a first discharging circuit 241, the second gate driving circuit 230 and a second discharging circuit 242.
The first gate driving circuit 210 includes stages SCi−1 and SCi in a first peripheral area PA1, and each of the stages SCi−1 and SCi provides gate signals to gate lines GLi−1 and GLi at a first side of each pixel row. The first gate driving circuit 210 is electrically connected to a first end of the gate lines GLi−1 and GLi.
The first discharging circuit 241 is in a second peripheral area PA2. The first discharging circuit 241 is electrically connected to a second end of the gate lines GLi−1 and Gli opposite to the first end, and discharges a high voltage VON of the gate signal applied to each gate line GLi−1 or GLi to a low voltage VOFF. The first discharging circuit 241 includes a first discharging transistor TR1 and a voltage line VL transmitting the low voltage VOFF. As shown in FIG. 8, the first discharging transistor TR1 is in the second peripheral area PA2 between the stages SCj−1 and SCj−2 and is in the second peripheral area PA2 corresponding to (e.g., not exceeding) a width of the pixel row defined by a distance between the (i−1)-th and (j−1)-th gate lines GLi−1 and GLj−1.
The first discharging transistor TR1 includes a first control electrode, a first input electrode and a first output electrode. In one exemplary embodiment, for example, the first control electrode is connected to the i-th gate line GLi connected to the i-th stage SCi, the first input electrode is connected to the (i−1)-th gate line GLi−1, and the first output electrode is connected to the voltage line VL. When the high voltage VON is applied to the i-th gate line GLi, the first discharging transistor TR1 is turned on. The first discharging transistor TR1 discharges the high voltage VON applied to the (i−1)-th gate line GLi−1 to the low voltage VOFF.
The second gate driving circuit 230 includes the stages SCj−1 and SCj in the second peripheral area PA2, and each of the stages SCj−1 and SCj provides the gate signals to the gate lines GLj−1 and GLj at the second side of each pixel row. The second gate driving circuit 230 is electrically connected to the second end of the gate lines GLj−1 and GLj.
The second discharging circuit 242 is in the first peripheral area PA1. The second discharging circuit 242 is electrically connected to the first end of the gate lines GLj−1 and GLj, and discharges the high voltage VON of the gate signal applied to each gate lines GLj−1 or GLj to the low voltage VOFF. The second discharging circuit 242 includes a second discharging transistor TR2 and a voltage line VL transmitting the low voltage VOFF. As shown in FIG. 8, the second discharging transistor TR2 is in the first peripheral area PA1 between the stages SCi−1 and SCi, and is in the first peripheral area PA1 corresponding to (e.g., not exceeding) the width of the pixel row defined by a distance between the (i−1)-th and (j−1)-th gate lines GLi−1 and GLj−1.
The second discharging transistor TR2 includes a second control electrode, a second input electrode and a second output electrode. In one exemplary embodiment, for example, the second control electrode is connected to the j-th gate line GLj connected to the j-th stage SCj, the second input electrode is connected to the (j−1)-th gate line GLj−1, and the second output electrode is connected to the voltage line VL. When the high voltage VON is applied to the j-th gate line GLj, the second discharging transistor TR2 is turned on. The second discharging transistor TR2 discharges the high voltage VON applied to the (j−1)-th gate line GLj−1 to the low voltage VOFF.
FIG. 9 is a schematic diagram illustrating still another exemplary embodiment of a display panel according to the invention.
Referring to FIGS. 1, 2A, 2B and 9, the display panel 700 includes the plurality of data lines DLm−1, DLm and DLm+1, the plurality of gate lines GLi−1, GLj−1, GLi and GLj, and the plurality of pixels P1, P2, . . . , P12 electrically connected to the data lines DLm−1, DLm and DLm+1 and the gate lines GLi−1, GLj−1, GLi and GLj in the display area DA. The display panel 700 includes the first gate driving circuit 210 providing gate signals to the gate lines GLi−1 and GLi in the first peripheral area PA1 and the second gate driving circuit 230 providing to gate signals to the gate lines GLj−1 and GLj in the second peripheral area PA2.
In one exemplary embodiment, for example, the (m−1)-th data line DLm−1 is between the first pixel P1 and the second pixel P2 of the first pixel row PL1, and between the seventh pixel P7 and the eighth pixel P8 of the second pixel row PL2. The m-th data line DLm is between the third pixel P3 and the fourth pixel P4 of the first pixel row PL1, and between the ninth pixel P9 and the tenth pixel P10 of the second pixel row PL2. The (m+1)-th data line DLm+1 is between the fifth pixel P5 and the sixth pixel P6 of the first pixel row PL1, and between the eleventh pixel P11 and the twelfth pixel P12 of the second pixel row PL2. The first to sixth pixels P1, P2, . . . , P6 are sequentially arranged in the first pixel row PL1 and the seventh to twelfth pixels P7, P8, . . . , P12 are sequentially arranged in the second pixel row PL2 as shown in FIG. 9.
Each of the seventh to twelfth pixels P7, P8, . . . , P12 is arranged in a column direction with respect to each of the first to sixth pixels P1, P2, . . . , P6. As shown in FIG. 9, pixels of a pixel column are electrically connected to an upper gate line at the first side of the pixel row or a lower gate line at the second side of the pixel row. In one exemplary embodiment, for example, each the first and seventh pixels P1 and P7 of the first pixel column PC1 is electrically connected to the upper gate line, and each of the second and eighth pixels P2 and P8 of the second pixel column PC2 is electrically connected to the lower gate line.
An (i−1)-th gate line GLi−1 is at a first side (upper side) of the first pixel row PL1 and a (j−1)-th gate line GLj−1 is at a second side (lower side) of the first pixel row PL1. The (i−1)-th and (j−1)-th gate lines GLi−1 and GLj−1 are electrically connected to the first to sixth pixels P1, P2, . . . , P6 of the first pixel row PL1. An i-th gate line GLi is at the first side (upper side) of the second pixel row PL2 and a j-th gate line GLj is at the second side (lower side) of the second pixel row PL2. The i-th and j-th gate lines GLi and GLj are electrically connected to the seventh to twelfth pixels P7, P8, . . . , P12 of the second pixel row PL2.
Referring to the pixels P1, P2, . . . , P6 of the first pixel row PL1, all of the first and second pixels P1 and P2 are connected to the (m−1)-th data line DLm−1, all of the third and fourth pixels P3 and P4 are connected to the m-th data line DLm, and all of the fifth and sixth pixels P5 and P6 are connected to the (m+1)-th data line DLm+1.
The first, fourth and sixth pixels P1, P4 and P6 are connected to the (i−1)-th gate line GLi−1, and the second, third and fifth pixels P2, P3 and P5 are connected to the (j−1)-th gate line GLj−1. Therefore, the pixels P1, P2, . . . , P6 of the first pixel row PL1 may be driven by the (i−1)-th stage SCi−1 of the first gate driving circuit 210 and the (j−1)-th stage SCj−1 of the second gate driving circuit 230.
Referring to the pixels P7, P8, . . . , P12 of the second pixel row PL2, all of the seventh and eighth pixels P7 and P8 are connected to the (m−1)-th data line DLm−1, all of the ninth and tenth pixels P9 and P10 are connected to the m-th data line DLm, and all of the eleventh and twelfth pixels P11 and P12 are connected to the (m+1)-th data line DLm+1.
The seventh, tenth and twelfth pixels P7, P10 and P12 are connected to the i-th gate line GLi, and the eighth, ninth and eleventh pixels P8, P9 and P11 are connected to the j-th gate line GLj. Therefore, the pixels P7, P8, . . . , P12 of the second pixel row PL2 may be driven by the i-th stage SCi of the first gate driving circuit 210 and the j-th stage SCj of the second gate driving circuit 230.
In one exemplary embodiment, for example, when the display panel 700 includes red, green and blue pixels, the first and fourth pixels P1 and P4 may be the red pixel, the second and fifth pixels P2 and P5 may be the green pixel, and third and sixth pixels P3 and P6 may be the blue pixel in the first pixel row PL1. In addition, the seventh and tenth pixels P7 and P10 are the red pixel, the eighth and eleventh pixels P8 and P11 are the green pixel, and the ninth and twelfth pixels P9 and P12 are the blue pixel in the second pixel row PL2.
Therefore, the first, fourth, seventh and tenth pixels P1, P4, P7 and P10 that are the red pixel, are electrically connected to the (i−1)-th and i-th gate lines GLi−1 and GLi so as to be driven by the first gate driving circuit 210. The second, fifth, eighth and eleventh pixels P2, P5, P8 and P11 that are green pixel, are electrically connected to the (j−1)-th and j-th gate lines GLj−1 and GLj so as to be driven by the second gate driving circuit 230. The third, sixth, ninth and twelfth pixels P3, P6, P9 and P12 that are blue pixel, are electrically connected to the (i−1)-th, (j−1)-th, i-th and j-th gate lines GLi−1, GLj−1, GLi and GLj so as to be driven by both of the first and second gate driving circuits 210 and 230.
FIGS. 10A to 10C are schematic diagrams illustrating exemplary embodiments of an image quality according to driving each of color pixels included in the display panel of FIG. 9.
Referring to FIGS. 9 and 10A, the display panel 700 shown in FIG. 10A exemplifies that a plurality of red pixels R are driven. The red pixels R of the first pixel row PL1 are connected to the gate line at the upper side of the first pixel row PL1, and the red pixels R of the second pixel row PL2 are connected to the gate line at the upper side of the second pixel row PL2. Thus, the red pixels R are connected to the gate line at the upper side with respect to the pixel row. The red pixels R of the display panel 700 are driven by the first gate driving circuit 210 that provides the gate signal to the gate line at the upper side.
Therefore, the gate signal generated from the first gate driving circuit 210 is transmitted toward the second gate driving circuit 230 that is opposite to first gate driving circuit 210. By a resistance of the gate line, a delay difference between the gate signals applied to the red pixel R adjacent to the first gate driving circuit 210 and the red pixel R adjacent to the second gate driving circuit 230 may occur so that the red pixels R may have a charge difference gradually changed according to the delay difference. However, the charge difference uniformly occurs in all pixel rows PL1, PL2, PL3, . . . so that a red significant difference does not occur according to the charge difference in the display panel 700.
Referring to FIGS. 9 and 10B, the display panel 700 shown in FIG. 10B exemplifies that a plurality of green pixels G are driven. The green pixels G of the first pixel row PL1 are connected to the gate line at the lower side of the first pixel row PL1, and the green pixels G of the second pixel row PL2 are connected to the gate line at the lower side of the second pixel row PL2. Thus, the green pixels G are connected to the gate line at the lower side of the upper and lower sides with respect to the pixel row. The green pixels G of the display panel 700 are driven by the second gate driving circuit 230 that provides the gate signal to the gate line at the lower side.
Therefore, the gate signal generated from the second gate driving circuit 230 is transmitted toward the first gate driving circuit 210 that is opposite to the second gate driving circuit 230. By a resistance of the gate line, a delay difference between the gate signals applied to the green pixel G adjacent to the second gate driving circuit 230 and the green pixel G adjacent to the first gate driving circuit 210 may occur so that the green pixels G may have a charge difference gradually changed according to the delay difference. However, the charge difference uniformly occurs in all pixel rows PL1, PL2, PL3, . . . so that a green significant difference does not occur according to the charge difference in the display panel 700.
Referring to FIGS. 9 and 10C, the display panel 700 shown in FIG. 10C exemplifies that a plurality of blue pixels B are driven. The blue pixels B of the first pixel row PL1 are connected to gate lines at both the upper and lower sides of the first pixel row PL1, and the blue pixels B of the second pixel row PL2 are connected to gate lines at both the upper and lower sides of the second pixel row PL2. Thus, the blue pixels B are collectively connected to all gate lines respectively at the upper and lower sides with respect to the pixel row. The blue pixels B of the display panel 100 are driven by the first and second gate driving circuits 210 and 230 that provide the gate signals to all gate lines at the upper and lower sides, respectively.
FIG. 11 is a schematic diagram illustrating still another exemplary embodiment of a display panel according to the invention. The display panel 800 according to the illustrated exemplary embodiment further includes the first and second discharging circuits 241 and 242 as described in FIG. 8 in the display panel 700 as described in FIG. 9. Hereinafter, the same reference numerals will be used to refer to the same or like parts as those described in the previous exemplary embodiment, and any repetitive detailed explanation will be simplified.
Referring to FIGS. 9 and 11, the display panel 800 includes the first gate driving circuit 210, the first discharging circuit 241, the second gate driving circuit 230 and the second discharging circuit 242.
The first gate driving circuit 210 includes stages SCi−1 and SCi in a first peripheral area PA1, and each of the stages SCi−1 and SCi provides gate signals to the gate lines GLi−1 and GLi at a first side of each pixel row.
The first discharging circuit 241 is in a second peripheral area PA2. The first discharging circuit 241 includes the first discharging transistor TR1 and the voltage line VL transmitting the low voltage VOFF. As shown in FIG. 11, the first discharging transistor TR1 is in the second peripheral area PA2 between the stages SCj−1 and SCj−2 and is in the second peripheral area PA2 corresponding to a width of the pixel row defined by the distance between the (i−1)-th and (j−1)-th gate lines GLi−1 and GLj−1.
The first discharging transistor TR1 includes a first control electrode, a first input electrode and a first output electrode. In one exemplary embodiment, for example, the first control electrode is connected to the i-th gate line GLi connected to the i-th stage SCi, the first input electrode is connected to the (i−1)-th gate line GLi−1, and the first output electrode is connected to the voltage line VL.
The second gate driving circuit 230 includes stages SCj−1 and SCj in the second peripheral area PA2, and each of the stages SCj−1 and SCj provides gate signals to the gate lines GLj−1 and GLj at the second side of each pixel row.
The second discharging circuit 242 is in the first peripheral area PA1. The second discharging circuit 242 includes the second discharging transistor TR2 and the voltage line VL transmitting the low voltage VOFF. As shown in FIG. 11, the second discharging transistor TR2 is in the first peripheral area PA1 between the stages SCi−1 and SCi and is in the first peripheral area PA1 corresponding to a width of the pixel row defined by the distance between the (i−1)-th and (j−1)-th gate lines GLi−1 and GLj−1.
The second discharging transistor TR2 includes a second control electrode, a second input electrode and a second output electrode. In one exemplary embodiment, for example, the second control electrode is connected to the j-th gate line GLj connected to the j-th stage SCj, the second input electrode is connected to the (j−1)-th gate line GLj−1, and the second output electrode is connected to the voltage line VL.
According to the above-mentioned exemplary embodiments, one of the first and second gate driving circuits 210 and 230 provides the gate signal to the gate line at the first side of the pixel row, and the other provides the gate signal to the gate line at the second side of the pixel row opposite to the first side, so that the bezel width may be decreased and an electric power consumption may be decreased in a high resolution display apparatus. In addition, by the pixel structure of the above-mentioned exemplary embodiments, the significant difference according to the delay difference of the gate signals may be reduced or effectively prevented.
a peripheral area which surrounds the display area and includes a first peripheral area, and a second peripheral area opposite to the first peripheral area;
a plurality of pixels in the display area, and including a plurality of pixel rows and a plurality of pixel columns;
a plurality of data lines which extends in a column direction, wherein each data line corresponds to two pixel columns;
a first gate line which extends in a row direction, and is at a first side of each of the pixel rows;
a second gate line which extends in the row direction, and is at a second side of the each of the pixel rows opposite to the first side;
a first gate driving circuit in the first peripheral area, and including a first stage which provides a gate signal to the first gate line; and
a second gate driving circuit in the second peripheral area, and including a second stage which provides the gate signal to the second gate line.
a first clock line which transmits a first clock signal to the first gate driving circuit;
a third clock line which transmits a third clock signal to the second gate driving circuit, the third clock signal having a first delay difference with respect to the first clock signal;
a second clock line which transmits a second clock signal to the first gate driving circuit, the second clock signal having a second delay difference with respect to the first clock signal, the second delay difference being larger than the first delay difference; and
a fourth clock line which transmits a fourth clock signal to the second gate driving circuit, the fourth clock signal having a third delay difference with respect to the first clock signal, the third delay difference being larger than the second delay difference.
3. The display panel of claim 1, wherein
the first stage is in the first peripheral area and has a width smaller than or equal to a pixel row width defined by a distance between the first and second gate lines, and
the second stage is in the second peripheral area and has a width smaller than or equal to the pixel row width.
a first discharging circuit adjacent to the second stage, and including a first discharging transistor which discharges a high voltage applied to the first gate line to a low voltage; and
a second discharging circuit adjacent to the first stage, and including a second discharging transistor which discharges a high voltage applied to the second gate line to a low voltage.
5. The display panel of claim 4, wherein
the first stage and the second discharging transistor are in the first peripheral area and have a width smaller than or equal to a pixel row width defined by a distance between the first and second gate lines, and
the second stage and the first discharging transistor are in the second peripheral area and have a width smaller than or equal to the pixel row width
6. The display panel of claim 1, wherein
the pixels includes a plurality of red pixels, a plurality of green pixels and a plurality of blue pixels,
one of the first and second gate lines is electrically connected to each of the red pixels and the other of the first and second gate lines is electrically connected to each of the green pixels, and
each of the first and second gate lines is electrically connected to the blue pixels.
first and second pixels in a single pixel row and between two data lines adjacent to each other are electrically connected to the same one data line of the two adjacent data lines, and
one of the first and second gate lines is electrically connected to the first pixel and the other of the first and second gate lines is electrically connected to the second pixel.
an (m−1)-th data line, an m-th data line, an (m+1)-th data line and an (m+2)-th data lines which are sequential (wherein, m is a natural number),
first and second pixels included in a first pixel row between the (m−1)-th data line and the m-th data line are electrically connected to the m-th data line,
third and fourth pixels included in the first pixel row between the m-th data line and the (m+1)-th data line are electrically connected to the (m+1)-th data line, and
fifth and sixth pixels included in the first pixel row between the (m+1)-th data line and the (m+2)-th data line are electrically connected to the (m+2)-th data line.
the first, third and sixth pixels of the first pixel row are electrically connected to the first gate line at the first side of the first pixel row, and
the second, fourth and fifth pixels of the first pixel row are electrically connected to the second gate line at the second side of the first pixel row.
11. The display panel of claim 10, wherein
seventh and eighth pixels included in a second pixel row between the (m−1)-th data line and the m-th data line are electrically connected to the (m−1)-th data line,
ninth and tenth pixels included in the second pixel row between the m-th data line and the (m+1)-th data line are electrically connected to the m-th data line, and
eleventh and twelfth pixels included in the second pixel row between the (m+1)-th data line and the (m+2)-th data line are electrically connected to the (m+1)-th data line.
12. The display panel of claim 11, wherein
the seventh, ninth and twelfth pixels of the second pixel row are electrically connected to the first gate line at the first side of the second pixel row, and
the eighth, tenth and eleventh pixels of the second pixel row are electrically connected to the second gate line at the second side of the second pixel row.
13. The display panel of claim 7, wherein
the each data line is electrically connected to each of first and second pixels adjacent to each other in a single first pixel row, and is between the first and second pixels, and
one of the first and second gate lines is electrically connected to the first pixel of the first pixel row and the other of the first and second gate lines is electrically connected to the second pixel of the first pixel row.
14. The display panel of claim 7, further comprising:
an (m−1)-th data line, an m-th data line and an (m+1)-th data lines which are sequential (wherein, m is a natural number),
the (m−1)-th data line is electrically connected to each of first and second pixels of a first pixel row at opposing sides of the (m−1)-th data line,
the m-th data line is electrically connected to each of third and fourth pixels of the first pixel row at opposing sides of the m-th data line, and
the (m+1)-th data line is electrically connected to each of fifth and sixth pixels of the first pixel row at opposing sides of the (m+1)-th data line.
the first, fourth and sixth pixels of the first pixel row are electrically connected to the first gate line at the first side of the first pixel row, and
the second, third and fifth pixels of the first pixel row are electrically connected to the second gate line at the second side of the first pixel row.
16. The display panel of claim 15, wherein
the (m−1)-th data line is electrically connected to seventh and eighth pixels of a second pixel row at opposing sides of the (m−1)-th data line,
the m-th data line is electrically connected to ninth and tenth pixels of the second pixel row at opposing sides of the m-th data line, and
the (m+1)-th data line is electrically connected to eleventh and twelfth pixels of the second pixel row at opposing sides of the (m+1)-th data line.
the seventh, tenth and twelfth pixels of the second pixel row are electrically connected to the first gate line at the first side of the second pixel row, and
the eighth, ninth and eleventh pixels of the second pixel row are electrically connected to the second gate line at the second side of the second pixel row.
a plurality of pixels in the display area and including a plurality of pixel rows and a plurality of pixel columns,
a plurality of data lines which extend in a column direction, wherein each data line corresponds to two pixel columns,
a first gate line which extends in a row direction and is at a first side of each of the pixel rows,
a second gate line which extends in the row direction and is at a second side of each of the pixel rows opposite to the first side,
first gate driving circuit in the peripheral area and including a first stage which provides a gate signal to the first gate line, and
second gate driving circuit in the second peripheral area and including a second stage which provides the gate signal to the second gate line; and
a printed circuit board which is electrically connected to the display panel, and has a main driving circuit mounted on the printed circuit board, wherein the main driving circuit generates a first clock signal, a second clock signal, a third clock signal and a fourth clock signal which are provided to the first and second gate driving circuits.
19. The display apparatus of claim 18, wherein the printed circuit board comprises:
a plurality of first signal lines which transmits the first and second clock signals to the first gate driving circuit;
a plurality of second signal lines which transmits the third and fourth clock signals to the second gate driving circuit; and
a resistor-capacitor control part controlling a resistor-capacitor time constant of the first and second signal lines.
20. The display apparatus of claim 18, wherein
the pixels includes a plurality of red pixels, a plurality of green pixels and a plurality of blue pixels, and
one of the first and second gate lines is electrically connected to each of the red pixels, the other of the first and second gate lines is electrically connected to each of the green pixels, and each of the first and second gate lines is electrically connected to the blue pixels.
US13242379 2011-02-23 2011-09-23 Display panel and display apparatus having the same Active 2032-08-18 US9082362B2 (en)
KR2011-0015965 2011-02-23
KR20110015965A KR101778650B1 (en) 2011-02-23 2011-02-23 Display panel and display apparatus having the same
KR10-2011-0015965 2011-02-23
US20120212401A1 true true US20120212401A1 (en) 2012-08-23
US9082362B2 US9082362B2 (en) 2015-07-14
ID=45002759
US13242379 Active 2032-08-18 US9082362B2 (en) 2011-02-23 2011-09-23 Display panel and display apparatus having the same
US (1) US9082362B2 (en)
EP (3) EP2492908A3 (en)
JP (2) JP2012173742A (en)
KR (1) KR101778650B1 (en)
US20140132651A1 (en) * 2012-11-14 2014-05-15 Au Optronics Corp. Display and method of generating an image with uniform brightness
US20160012764A1 (en) * 2013-09-06 2016-01-14 Boe Technology Group Co., Ltd. Gate driving unit, gate driving circuit, and display device
US20160027374A1 (en) * 2014-01-27 2016-01-28 Boe Technology Group Co., Ltd. Array substrate, its driving method, and display device
EP3133584A1 (en) * 2015-08-17 2017-02-22 Samsung Display Co., Ltd. Display apparatus
US9756325B1 (en) * 2016-04-20 2017-09-05 Wuhan China Star Optoelectronics Technology Co., Ltd. Noise detection device of display module and noise detection method
US20100177082A1 (en) * 2009-01-13 2010-07-15 Soong-Yong Joo Gate driving circuit and display apparatus having the same
JP3972270B2 (en) 1998-04-07 2007-09-05 ソニー株式会社 Pixel drive circuit and the drive circuit-integrated pixel integrated device
KR100767362B1 (en) 2001-03-12 2007-10-17 삼성전자주식회사 Liquid crystal display
US7675501B2 (en) 2003-12-17 2010-03-09 Samsung Electronics Co., Ltd. Liquid crystal display apparatus with light sensor
US7639244B2 (en) 2005-06-15 2009-12-29 Chi Mei Optoelectronics Corporation Flat panel display using data drivers with low electromagnetic interference
US7586476B2 (en) 2005-06-15 2009-09-08 Lg. Display Co., Ltd. Apparatus and method for driving liquid crystal display device
JP2007121641A (en) 2005-10-27 2007-05-17 Toshiba Matsushita Display Technology Co Ltd Drive unit
JP5191639B2 (en) 2006-09-15 2013-05-08 株式会社ジャパンディスプレイイースト The liquid crystal display device
US20080211760A1 (en) 2006-12-11 2008-09-04 Seung-Soo Baek Liquid Crystal Display and Gate Driving Circuit Thereof
KR101375863B1 (en) 2007-03-08 2014-03-17 삼성디스플레이 주식회사 Display apparatus and method of driving the same
JP4968681B2 (en) 2007-07-17 2012-07-04 Ｎｌｔテクノロジー株式会社 A semiconductor circuit and a display apparatus and driving method thereof using the same
JP5100450B2 (en) 2007-11-29 2012-12-19 三菱電機株式会社 An image display device and a driving method thereof
KR20100006063A (en) 2008-07-08 2010-01-18 삼성전자주식회사 Gate driver and display device having the same
JP2010102189A (en) 2008-10-24 2010-05-06 Nec Electronics Corp Liquid crystal display device and driving method therefor
KR101542511B1 (en) 2008-12-24 2015-08-07 삼성디스플레이 주식회사 Display
KR101332479B1 (en) 2009-08-14 2013-11-26 엘지디스플레이 주식회사 Liquid crystal display and method of controlling a dot inversion
US9330622B2 (en) * 2012-11-14 2016-05-03 Au Optronics Corp. Display and method of generating an image with uniform brightness
US9721510B2 (en) * 2013-09-06 2017-08-01 Boe Technology Group Co., Ltd. Gate driving unit for outputting gate driving signals of two rows of pixel units, gate driving circuit thereof, and display device thereof
US9875684B2 (en) * 2014-01-27 2018-01-23 Boe Technology Group Co., Ltd. Array substrate, its driving method, and display device
US20170053617A1 (en) * 2015-08-17 2017-02-23 Samsung Display Co., Ltd. Display apparatus
US9984650B2 (en) * 2015-08-17 2018-05-29 Samsung Display Co., Ltd. Display apparatus
EP2492908A2 (en) 2012-08-29 application
KR101778650B1 (en) 2017-09-15 grant
EP2851893A1 (en) 2015-03-25 application
CN102651206A (en) 2012-08-29 application
EP2851893B1 (en) 2017-07-19 grant
JP2017072858A (en) 2017-04-13 application
US9082362B2 (en) 2015-07-14 grant
JP2012173742A (en) 2012-09-10 application
KR20120096710A (en) 2012-08-31 application
EP2728573A1 (en) 2014-05-07 application
EP2492908A3 (en) 2012-11-07 application
EP2728573B1 (en) 2016-02-03 grant
US20130088479A1 (en) 2013-04-11 Display device
US20120162165A1 (en) 2012-06-28 Array substrate, display device including the same and method of operating the display device
US20110102389A1 (en) 2011-05-05 Display apparatus
CN1941063A (en) 2007-04-04 Shift register and display device having same
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BAE, YU-HAN;LEE, JAE-HOON;MOON, SEUNG-HWAN;REEL/FRAME:026959/0186