Source: http://www.google.com/patents/US8028186?dq=7,447,516
Timestamp: 2016-05-04 17:27:55
Document Index: 475012993

Matched Legal Cases: ['Application No. 10', 'application No. 07', 'application No. 07', 'application No. 08836238', 'application No. 07', 'application No. 07', 'Application No. 10', 'Application No. 2006800130653']

Patent US8028186 - Skew management in an interconnection system - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsAn interconnection system is described where data lanes may be exchanged between lines at intervals along a transmission path so that the differential time delay between bits on a plurality of the lines is reduced when determined at a receiving location. The data lanes may be bound to the lines through...http://www.google.com/patents/US8028186?utm_source=gb-gplus-sharePatent US8028186 - Skew management in an interconnection systemAdvanced Patent SearchPublication numberUS8028186 B2Publication typeGrantApplication numberUS 11/975,269Publication dateSep 27, 2011Priority dateOct 23, 2006Fee statusPaidAlso published asCN101611452A, EP2076903A1, EP2076903B1, EP2498257A1, EP2498257B1, US8090973, US8806262, US20090043933, US20110060857, US20120079163, WO2008051467A1Publication number11975269, 975269, US 8028186 B2, US 8028186B2, US-B2-8028186, US8028186 B2, US8028186B2InventorsJon C. R. BennettOriginal AssigneeViolin Memory, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (185), Non-Patent Citations (67), Referenced by (3), Classifications (19), Legal Events (8) External Links: USPTO, USPTO Assignment, EspacenetSkew management in an interconnection system
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3728679 *Oct 21, 1971Apr 17, 1973Weston Instruments IncSkew deviceUS3970798Apr 21, 1975Jul 20, 1976International Business Machines CorporationTime division multiplex data transmission systemUS4128882Aug 19, 1976Dec 5, 1978Massachusetts Institute Of TechnologyPacket memory system with hierarchical structureUS4240143Dec 22, 1978Dec 16, 1980Burroughs CorporationHierarchical multi-processor network for memory sharingUS4263651 *May 21, 1979Apr 21, 1981International Business Machines CorporationMethod for determining the characteristics of a logic block graph diagram to provide an indication of path delays between the blocksUS4322849Apr 14, 1980Mar 30, 1982Calabrese Frank AData relay systemUS4323849Jan 11, 1980Apr 6, 1982Hybricon, Inc.CoulometerUS4363094Jun 4, 1980Dec 7, 1982M/A-COM DDC, Inc.Communications processorUS4383314Jan 12, 1981May 10, 1983Burroughs CorporationCircular access linkage loop configuration for system communicationUS4386323Jan 23, 1981May 31, 1983U.S. Philips CorporationArrangement for synchronizing the phase of a local clock signal with an input signalUS4543630Apr 19, 1984Sep 24, 1985Teradata CorporationData processing systems and methodsUS4558455Sep 23, 1983Dec 10, 1985International Business Machines CorporationData transmission systemUS4701756Sep 10, 1985Oct 20, 1987Burr William EFault-tolerant hierarchical networkUS4703451Aug 6, 1986Oct 27, 1987Calabrese Frank AData relay systemUS4756011Dec 24, 1986Jul 5, 1988Bell Communications Research, Inc.Digital phase alignerUS4805195 *Dec 10, 1986Feb 14, 1989Amdahl CorporationSelectable timing delay circuitUS4820944 *Oct 28, 1986Apr 11, 1989Schlumberger Systems & Services, Inc.Method and apparatus for dynamically controlling the timing of signals in automatic test systemsUS4845709May 13, 1987Jul 4, 1989Mitsubishi Denki K.K.Data transfer control systemUS4860201Sep 2, 1986Aug 22, 1989The Trustees Of Columbia University In The City Of New YorkBinary tree parallel processorUS4881165Apr 1, 1988Nov 14, 1989Digital Equipment CorporationMethod and apparatus for high speed data transmission between two systems operating under the same clock with unknown and non constant skew in the clock between the two systemsUS4910669Apr 3, 1987Mar 20, 1990At&T Bell LaboratoriesBinary tree multiprocessorUS4922409Oct 22, 1987May 1, 1990Bull S.A.Bus control device comprising a plurality of isolatable segmentsUS5041964Sep 28, 1989Aug 20, 1991Grid Systems CorporationLow-power, standby mode computerUS5053942Nov 1, 1988Oct 1, 1991The Regents Of The University Of CaliforniaBit-sliced cross-connect chip having a tree topology of arbitration cells for connecting memory modules to processors in a multiprocessor systemUS5175640 *Apr 25, 1990Dec 29, 1992At&T Bell LaboratoriesInterleaved receiversUS5200746 *Aug 5, 1991Apr 6, 1993Nec CorporationSwitching module for digital cross-connect systemsUS5283877Jul 17, 1990Feb 1, 1994Sun Microsystems, Inc.Single in-line DRAM memory module including a memory controller and cross bar switchesUS5285441 *Mar 17, 1992Feb 8, 1994At&T Bell LaboratoriesErrorless line protection switching in asynchronous transer mode (ATM) communications systemsUS5313501 *Jun 15, 1992May 17, 1994Digital Equipment CorporationMethod and apparatus for deskewing digital dataUS5365487Mar 24, 1992Nov 15, 1994Texas Instruments IncorporatedDRAM power management with self-refreshUS5379262Jul 1, 1993Jan 3, 1995Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS5467040Jul 28, 1993Nov 14, 1995Cray Research, Inc.Method for adjusting clock skewUS5507029 *Jan 11, 1995Apr 9, 1996International Business Machines CorporationMethod for minimizing the time skew of electrical signals in very large scale integrated circuitsUS5513377 *Jun 17, 1994Apr 30, 1996International Business Machines CorporationInput-output element has self timed interface using a received clock signal to individually phase aligned bits received from a parallel busUS5621774 *Nov 28, 1994Apr 15, 1997Hitachi, Ltd.Method and apparatus for synchronizing parallel data transferUS5828253Mar 25, 1997Oct 27, 1998Nec CorporationPhase synchronization system which reduces power consumption and high frequency noiseUS5872959 *Sep 10, 1996Feb 16, 1999Lsi Logic CorporationMethod and apparatus for parallel high speed data transferUS5889714Nov 3, 1997Mar 30, 1999Digital Equipment CorporationAdaptive precharge management for synchronous DRAMUS5920704 *Sep 17, 1992Jul 6, 1999International Business Machines CorporationDynamic routing switch apparatus with clocked signal regenerationUS5923830May 7, 1997Jul 13, 1999General Dynamics Information Systems, Inc.Non-interrupting power control for fault tolerant computer systemsUS5960034Dec 1, 1995Sep 28, 1999Advanced Micro Devices, Inc.Expandable repeater with built-in tree structure arbitration logicUS5974503May 5, 1997Oct 26, 1999Emc CorporationStorage and access of continuous media files indexed as lists of raid stripe sets associated with file namesUS6009547Dec 3, 1997Dec 28, 1999International Business Machines CorporationECC in memory arrays having subsequent insertion of contentUS6031847 *Jul 1, 1997Feb 29, 2000Silicon Graphics, IncMethod and system for deskewing parallel bus channelsUS6105144 *Mar 2, 1998Aug 15, 2000International Business Machines CorporationSystem and method for alleviating skew in a busUS6134167Jun 4, 1998Oct 17, 2000Compaq Computer CorporationReducing power consumption in computer memoryUS6138185 *Oct 29, 1998Oct 24, 2000Mcdata CorporationHigh performance crossbar switchUS6157229 *Sep 25, 1998Dec 5, 2000Matsushita Electric Industrial Co., Ltd.Skew compensation deviceUS6185654Jul 17, 1998Feb 6, 2001Compaq Computer CorporationPhantom resource memory address mapping systemUS6208667 *May 18, 1999Mar 27, 2001Fujitsu Network CommunicationsConstant phase crossbar switchUS6237052Oct 1, 1999May 22, 2001Netcell CorporationOn-the-fly redundancy operation for forming redundant drive data and reconstructing missing data as data transferred between buffer memory and disk drives during write and read operation respectivelyUS6301244 *Dec 11, 1998Oct 9, 2001Nortel Networks LimitedQoS-oriented one-to-all route selection method for communication networksUS6310814Aug 8, 2000Oct 30, 2001Rambus, Inc.Rambus DRAM (RDRAM) apparatus and method for performing refresh operationsUS6317352Sep 18, 2000Nov 13, 2001Intel CorporationApparatus for implementing a buffered daisy chain connection between a memory controller and memory modulesUS6334167Aug 31, 1998Dec 25, 2001International Business Machines CorporationSystem and method for memory self-timed refresh for reduced power consumptionUS6335647 *Mar 23, 2001Jan 1, 2002Mitsubishi Denki Kabushiki KaishaSkew adjusting circuitUS6335930 *May 26, 1998Jan 1, 2002Samsung Electronics Co., Ltd.Multi-stage interconnection network for high speed packet switchingUS6345321May 24, 2000Feb 5, 2002Busless Computers SarlMultiple-mode memory componentUS6356610Jun 23, 1998Mar 12, 2002Vlsi Technology, Inc.System to avoid unstable data transfer between digital systemsUS6359815 *Mar 12, 1998Mar 19, 2002Hitachi, Ltd.Data transmitterUS6369605Sep 18, 2000Apr 9, 2002Intel CorporationSelf-terminated driver to prevent signal reflections of transmissions between electronic devicesUS6370200 *Aug 3, 1998Apr 9, 2002Matsushita Electric Industrial Co., Ltd.Delay adjusting device and method for plural transmission linesUS6417713 *Dec 30, 1999Jul 9, 2002Silicon Graphics, Inc.Programmable differential delay circuit with fine delay adjustmentUS6425114 *Jan 31, 2000Jul 23, 2002Lsi Logic CorporationSystematic skew reduction through buffer resizingUS6442644Aug 10, 1998Aug 27, 2002Advanced Memory International, Inc.Memory system having synchronous-link DRAM (SLDRAM) devices and controllerUS6445719Aug 27, 1999Sep 3, 2002Adtran Inc.Method, system and apparatus for reducing synchronization and resynchronization times for systems with pulse stuffingUS6446174Jul 11, 2000Sep 3, 2002Intel CorporationComputer system with dram busUS6449667Jul 16, 1999Sep 10, 2002T. M. Patents, L.P.Tree network including arrangement for establishing sub-tree having a logical root below the network's physical rootUS6473827 *Dec 22, 1998Oct 29, 2002Ncr CorporationDistributed multi-fabric interconnectUS6493205Apr 25, 2001Dec 10, 2002Institute Franco-Allemand De Recherches De Saint-LouisProcess for polarizing a ferroelectric material in the shape of a cylinderUS6493250Dec 28, 2000Dec 10, 2002Intel CorporationMulti-tier point-to-point buffered memory interfaceUS6502161Jan 5, 2000Dec 31, 2002Rambus Inc.Memory system including a point-to-point linked memory subsystemUS6518812 *Jul 20, 2000Feb 11, 2003Silicon Graphics, Inc.Discrete delay line system and methodUS6553450Sep 18, 2000Apr 22, 2003Intel CorporationBuffer to multiply memory interfaceUS6557110 *Nov 9, 2001Apr 29, 2003Nippon Telegraph And Telephone CorporationChannel-to-channel skew compensation apparatusUS6591339Sep 8, 1999Jul 8, 20033Ware, Inc.Methods and systems for selecting block sizes for use with disk arraysUS6611518 *Sep 18, 1998Aug 26, 2003Samsung Electronics Co., Ltd.Methods and apparatus for flexible device interface port assignment in a data communications switching systemUS6625687Sep 18, 2000Sep 23, 2003Intel CorporationMemory module employing a junction circuit for point-to-point connection isolation, voltage translation, data synchronization, and multiplexing/demultiplexingUS6636932 *May 27, 1999Oct 21, 2003Micron Technology, Inc.Crossbar switch and control for data networks switchingUS6636993 *Feb 12, 1999Oct 21, 2003Fujitsu LimitedSystem and method for automatic deskew across a high speed, parallel interconnectionUS6647027 *Nov 10, 1999Nov 11, 2003Lsi Logic CorporationMethod and apparatus for multi-channel data delay equalizationUS6658509Oct 3, 2000Dec 2, 2003Intel CorporationMulti-tier point-to-point ring memory interfaceUS6667927May 1, 2002Dec 23, 2003United Memories, Inc.Refresh initiated precharge technique for dynamic random access memory arrays using look-ahead refreshUS6678783 *Dec 1, 2000Jan 13, 2004Sony CorporationInter-device couplerUS6681338Jun 21, 2000Jan 20, 2004Rambus, Inc.Method and system for reducing signal skew by switching between multiple signal routing layersUS6697974 *Mar 14, 2001Feb 24, 2004International Business Machines CorporationMethod and apparatus for adaptively compensating skews during data transmission on a busUS6735397 *Mar 14, 2001May 11, 2004Blaze Network Products, Inc.Skew discovery and compensation for WDM fiber communications systems using 8b10b encodingUS6799235Jan 2, 2002Sep 28, 2004Intel CorporationDaisy chain latency reductionUS6803872 *May 9, 2002Oct 12, 2004Silicon Graphics, Inc.Programmable differential delay circuit with fine delay adjustmentUS6807377 *Aug 5, 1998Oct 19, 2004Fujitsu LimitedParallel optical transmission/reception moduleUS6833618Sep 28, 2001Dec 21, 2004Renesas Technology Corp.Memory system with a socket having socket pins for mounting memory modulesUS6871253Jun 29, 2001Mar 22, 2005Micron Technology, Inc.Data transmission circuit for memory subsystem, has switching circuit that selectively connects or disconnects two data bus segments to respectively enable data transmission or I/O circuit connectionUS6874097 *Jun 1, 2001Mar 29, 2005Maxtor CorporationTiming skew compensation technique for parallel data channelsUS6882082Mar 13, 2001Apr 19, 2005Micron Technology, Inc.Memory repeaterUS6898742 *Nov 19, 2002May 24, 2005Fujitsu LimitedSystem and method for automatic deskew across a high speed, parallel interconnectionUS6904050Dec 9, 2002Jun 7, 2005Interdigital Technology CorporationUser equipment with binary-tree multiplexing schedulingUS6928571Sep 15, 2000Aug 9, 2005Intel CorporationDigital system of adjusting delays on circuit boardsUS6937681 *Mar 14, 2001Aug 30, 2005Fujitsu LimitedSkew correction apparatusUS6961347Jun 20, 2000Nov 1, 2005Hewlett-Packard Development Company, L.P.High-speed interconnection link having automated lane reorderingUS6983354May 24, 2002Jan 3, 2006Micron Technology, Inc.Memory device sequencer and method supporting multiple memory device clock speedsUS6998892 *Feb 13, 2002Feb 14, 2006Rambus Inc.Method and apparatus for accommodating delay variations among multiple signalsUS7012811May 10, 2000Mar 14, 2006Micron Technology, Inc.Method of tuning a multi-path circuitUS7013361 *Oct 12, 2001Mar 14, 2006Grass Valley Group Inc.Routing switcher with variable input/output architectureUS7064992May 5, 2005Jun 20, 2006Micron Technology, Inc.Method and apparatus for saving current in a memory deviceUS7065101Nov 15, 2001Jun 20, 2006International Business Machines CorporationModification of bus protocol packet for serial data synchronizationUS7085950 *Sep 28, 2001Aug 1, 2006Koninklijke Philips Electronics N.V.Parallel data communication realignment of data sent in multiple groupsUS7113012 *Dec 20, 2001Sep 26, 2006Bhavik AminSkew delay compensatorUS7123660 *Feb 27, 2002Oct 17, 2006Jazio, Inc.Method and system for deskewing parallel bus channels to increase data transfer ratesUS7130317 *Nov 19, 2001Oct 31, 2006Annadurai Andy PMethod and circuit for de-skewing data in a communication systemUS7139347 *Oct 30, 2001Nov 21, 2006Fujitsu LimitedParallel signal automatic phase adjusting circuitUS7193429 *Jan 29, 2004Mar 20, 2007Kabushiki Kaisha ToshibaSerial data communication system having plurality of data transmission pathsUS7200790Jul 8, 2003Apr 3, 2007Sun Microsystems, Inc.Switch level reliable transmissionUS7205803 *Jun 29, 2004Apr 17, 2007Lsi Logic CorporationHigh speed fully scaleable, programmable and linear digital delay circuitUS7280538 *Jun 15, 2001Oct 9, 2007Industrial Technology Research InstituteMulticast concentratorsUS7304520 *Jan 17, 2006Dec 4, 2007Samsung Electronics Co., Ltd.Delay circuit and semiconductor device including sameUS7328362 *Dec 12, 2006Feb 5, 2008Broadcom CorporationMethod and apparatus for selectively deskewing data traveling through a busUS7401246 *Jun 30, 2005Jul 15, 2008Intel CorporationNibble de-skew method, apparatus, and systemUS7430728 *Aug 10, 2005Sep 30, 2008Xilinx, Inc.Method and apparatus for selecting programmable interconnects to reduce clock skewUS7433441 *Apr 17, 2006Oct 7, 2008Silicon Graphics, Inc.System and method for adaptively deskewing parallel data signals relative to a clockUS7490189 *Jun 14, 2006Feb 10, 2009Sun Microsystems, Inc.Multi-chip switch based on proximity communicationUS7525356 *Sep 14, 2006Apr 28, 2009Lsi CorporationLow-power, programmable multi-stage delay cellUS7551640Sep 20, 2002Jun 23, 2009Cisco Technology, Inc.Method and apparatus for errorless frame timing adjustmentUS7609695 *Oct 27, 2009Industrial Technology Research InstituteOptimizing switching element for minimal latencyUS7643517 *Aug 30, 2006Jan 5, 2010Annadurai Andy PMethod and circuit for de-skewing data in a communication systemUS7653776 *Dec 14, 2005Jan 26, 2010Apple Inc.Method and apparatus for selectively switching IC ports to card slots through the use of three switches per switch groupUS7668271Sep 30, 2003Feb 23, 2010Rambus Inc.Clock-data recovery (“CDR”) circuit, apparatus and method for variable frequency dataUS7668272Feb 23, 2010National Semiconductor CorporationMethod and apparatus for data transfer between mesochronous clock domainsUS7751713 *Jul 23, 2007Jul 6, 2010Infinera CorporationCommunication network with skew path monitoring and adjustmentUS7817767Oct 19, 2010Rambus Inc.Processor-controlled clock-data recoveryUS20010039601Jul 10, 2001Nov 8, 2001Leung Wing YuMemory with large number of memory modulesUS20020009169 *Mar 14, 2001Jan 24, 2002Takayuki WatanabeSkew correction apparatusUS20020084458Dec 28, 2000Jul 4, 2002Halbert John B.Multi-tier point-to-point buffered memory interfaceUS20020112119Mar 13, 2002Aug 15, 2002Intel CorporationDual-port buffer-to-memory interfaceUS20020124153Dec 20, 2001Sep 5, 2002Daniel LitaizeMemory component with multiple transfer formatsUS20030001880Aug 1, 2002Jan 2, 2003Parkervision, Inc.Method, system, and computer program product for producing and distributing enhanced mediaUS20030018880Aug 7, 2002Jan 23, 2003Daniel LitaizeMultiple-mode memory systemUS20030019327Jul 26, 2002Jan 30, 2003Hiroshi FujimotoUltrafine particles and method and apparatus for producing the sameUS20030046489Feb 15, 2002Mar 6, 2003Hitachi, Ltd.Disk memory deviceUS20030058021Jan 30, 2002Mar 27, 2003Chih-Sheng LeePower-off protection deviceUS20030061447Oct 15, 2002Mar 27, 2003Perego Richard E.Memory system including a point-to-point linked memory subsystemUS20030095575 *Nov 19, 2001May 22, 2003Syntera CorporationMethod and circuit for de-skewing data in a communication systemUS20030105928Dec 4, 2001Jun 5, 2003International Business Machines CorporationMethod, system, and program for destaging data in cacheUS20030117172Dec 21, 2001Jun 26, 2003Wu Chung-Hsiao R.Bi-directional output bufferUS20030120895Feb 10, 2003Jun 26, 2003Daniel LitaizeMemory controller for synchronous burst transfersUS20030163606Jun 20, 2001Aug 28, 2003Mueo FukaishiHigh-speed memory systemUS20030193927Apr 10, 2002Oct 16, 2003Stanley HronikRandom access memory architecture and serial interface with continuous packet handling capabilityUS20030208511Apr 30, 2003Nov 6, 2003Earl Leroy D.Database replication systemUS20030236939May 16, 2003Dec 25, 2003Bendik KlevelandHigh-speed chip-to-chip communication interfaceUS20040004897May 15, 2003Jan 8, 2004Kyung-Woo KangLayout structures of data input/output pads and peripheral circuits of integrated circuit memory devicesUS20040117569Jan 21, 2003Jun 17, 2004Kye-Hyun KyungMemory system having two-way ring topology and memory device and memory module for ring-topology memory systemUS20040122985Oct 6, 2003Jun 24, 2004Nec Infrontia CorporationCommunication device using a plurality of communication interfaces, and wireless LAN access pointUS20040153817Jul 29, 2003Aug 5, 2004Micron Technologies, Inc.Apparatus and method for detecting over-programming condition in multistate memory deviceUS20040230718May 10, 2004Nov 18, 2004Advanced Micro Devices, Inc.System including a host connected to a plurality of memory modules via a serial memory interconnetUS20040243769May 30, 2003Dec 2, 2004Frame David W.Tree based memory structureUS20040256638May 18, 2004Dec 23, 2004Richard PeregoConfigurable width buffered module having a bypass circuitUS20050005184Mar 24, 2004Jan 6, 2005Lindt Paul GeorgMethod for measuring and compensating skews of data transmission linesUS20050007805Jul 13, 2004Jan 13, 2005Fred WareConfigurable width buffered module having flyby elementsUS20050010737Jul 13, 2004Jan 13, 2005Fred WareConfigurable width buffered module having splitter elementsUS20050060483Nov 24, 2003Mar 17, 2005Kabushiki Kaisha ToshibaMicroprocessor and video/sound processing systemUS20050071693Sep 26, 2003Mar 31, 2005Chun Christopher K. Y.Method and circuitry for controlling supply voltage in a data processing systemUS20050078506Oct 8, 2004Apr 14, 2005Ocz TechnologyPosted precharge and multiple open-page ram architectureUS20050086549Oct 15, 2003Apr 21, 2005Solomon Gary A.Power management over switching fabricsUS20050246362May 3, 2004Nov 3, 2005Borland Devin PSystem and method for dynamci log compression in a file systemUS20050259692May 19, 2004Nov 24, 2005Zerbe Jared LCrosstalk minimization in serial link systemsUS20060136767Jan 5, 2006Jun 22, 2006Kenneth MaMethod and apparatus for adaptive power management of memoryUS20060143372Apr 27, 2005Jun 29, 2006Walker Robert MDirected auto-refresh synchronizationUS20060179334Feb 9, 2005Aug 10, 2006International Business Machines CorporationDynamic power management via DIMM read operation limiterUS20060187715Jan 20, 2006Aug 24, 2006Raza Microelectronics, Inc.System and method for performing concatentation of diversely routed channelsUS20060253721May 9, 2005Nov 9, 2006Micron Technology, Inc.Adjustable byte lane offset for memory module to reduce skewUS20060277310 *Jun 1, 2005Dec 7, 2006Kalos Matthew JApparatus, system, and method for accessing a preferred path through a storage controllerUS20060288241Jun 16, 2005Dec 21, 2006Felter Wesley MPerformance conserving method for reducing power consumption in a server systemUS20070002663Sep 7, 2006Jan 4, 2007Micron Technology, Inc.Power savings in active standby modeUS20070079219Sep 14, 2006Apr 5, 2007Takeshi NagaiSemiconductor memory device having data holding mode using ecc functionUS20070088754Oct 17, 2005Apr 19, 2007International Business Machines CorporationMethod and system to guarantee data and metadata referential integrity in content management archival solutionsUS20070101075Nov 28, 2006May 3, 2007Jeddeloh Joseph MOut of order DRAM sequencerUS20070113029Nov 14, 2005May 17, 2007Sandisk CorporationStructures for the management of erase operations in non-volatile memoriesUS20070124532Apr 17, 2006May 31, 2007Bennett Jon CInterconnection systemUS20070162516Dec 30, 2005Jul 12, 2007Microsoft CorporationComputing asynchronous transaction log replication progress based on file change notificationsUS20080168304Dec 6, 2007Jul 10, 2008David FlynnApparatus, system, and method for data storage using progressive raidUS20080175586 *Oct 12, 2007Jul 24, 2008Perkins Drew DCommunication Network with Skew CompensationUS20080175589 *Sep 17, 2007Jul 24, 2008Perkins Drew DCommunication Network with Skew DeterminationUS20080183953Dec 6, 2007Jul 31, 2008David FlynnApparatus, system, and method for storage space recovery in solid-state storageUS20090052892 *Sep 6, 2007Feb 26, 2009Perkins Drew DCommunication Network with Co-Routed Multi-Channel TrafficUS20090324220 *Dec 31, 2009Infinera CorporationCommunication network with node bypassed co-routed multi-channel trafficEP1369767A2Jun 4, 2003Dec 10, 2003Broadcom CorporationMethod and apparatus for adaptive power management of memory* Cited by examinerNon-Patent CitationsReference1"A Graph for Interconnecting Processors in Parallel Computing", by Hong Xie; Murdock University, Murdoch, W.A, 6150 Australia; Proc. ICCI'94, p. 885-901; 1994 Int. Conf. on Computing and Information.2"A High-Speed Channel Controller for the Chaos Router", by Robert Wille; p. 1-21; Dec. 8, 1992.3"Communication in X-Tree, a Modular Multiprocessor System", by C.H. Sequin, A.M.Despain, D.A. Patterson; University of California, Computer Science Division, Electrical Engineering & Computer Sciences; Berkeley, CA, p. 194-203; 1978.4"Cycletrees: Flexible Interconnection Graphs for Parallel Computing", by Margus Veanes & Jonas Barklund, 36 p., UPMAIL Technical Report No. 97, Uppsala, Sweden, Feb. 21, 1995.5"Mainstream Computer Components," Lec #10 Spring 2006 May 8, 2006, pp. 1-31.6"Performance Evaluation of Switch-Based Wormhole Networks", by Lionel M. Ni, Yadong Gui, Sherry Moore; 1045-9219/97-1997 IEEE; p. 462-474.7"Performance Evaluation of Switch-Based Wormhole Networks", by Lionel M. Ni, Yadong Gui, Sherry Moore; 1045-9219/97—1997 IEEE; p. 462-474.8"The Alewife CMMU: Addressing the Multiprocessor Communications Gap", by J. Kubiatowicz, D. Chaiken, A. Agarwal; Massachusetts Institute of Technology, Laboratory for Computer Science, Cambridge, MA; p. 1-3.9"X-Tree: A Tree Structured Multi-Proce3ssor Computer Architecture", by Alvin M. Despain and David A. Patterson; University of California/Computer Science Division, Berkeley, CA, p. 144-151.10AbouGhazeleh, N., et al., "Energy Conservation in Memory Hierarchies using Power-Aware Cashed-DRAM," Department of Computer Science, University of Pittsburgh, Technical Report: TR-05-123, pp. 1-23.11Argument and Amendment filed on Mar. 21, 2011 in the Korean Intellectual Property Office (KIPO) for Korean Patent Application No. 10-2009-7008236, 9 pages.12Bhalodia, V., "Scale DRAM Subsystem Power Analysis," Massachusetts Institute of Technology, Sep. 2005, pp. 1-51.13 *Chakraborty et al. Dynamic Thermal Clock Skew Compensation using Tunable Delay Buffers. ACM. 2006.14Despaux, O., "DDR SDRAM Controller Using Virtex-4 FPGA Devices," � 2004 Xilinx, Inc., XAPP709 (v1.0) Sep. 10, 2004, pp. 1-9.15Elpida, "Low Power Function of Mobile RAM(TM) Deep Power Down (DPD)," Elpida Memory, Inc. 2005-2006, Date Published May 2006 (K) Japan, URL: http://www.elpida.com, pp. 1-4.16Elpida, "Low Power Function of Mobile RAM™ Deep Power Down (DPD)," Elpida Memory, Inc. 2005-2006, Date Published May 2006 (K) Japan, URL: http://www.elpida.com, pp. 1-4.17Elpida, ‘Low Power Function of Mobile RAMTM Deep Power Down (DPD),’ Elpida Memory, Inc. 2005-2006, Date Published May 2006 (K) Japan, URL: http:// www.elpida.com, pp. 1-4.18Elpida, 'Low Power Function of Mobile RAMTM Deep Power Down (DPD),' Elpida Memory, Inc. 2005-2006, Date Published May 2006 (K) Japan, URL: http:// www.elpida.com, pp. 1-4.19European Patent Office Communication from EPO application No. 07 861 460.9-2212 dated Mar. 23, 2010 (3 pages).20European Patent Office Communication from EPO application No. 07 861 460.9-2212 dated Oct. 15, 2010 (5 pages).21European Search Report from EPO application No. 08836238.92212/2201463 dated Sep. 14, 2010 (7 pages).22Fan, X., et al., "Memory Controller Policies for DRAM Power Management," ISPLED'01, Aug. 6-7, 2001, Huntington Beach, California, USA, Copyright 2001 ACM 1-58113-371-5/01/0008, 6 pages.23Fan, X., et al., "Modeling of DRAM Power Control Policies Using Deterministic and Stochastic Petri Nets," Department of Computer Science, Duke University, Durham, NC 27708, USA, 11 pages.24Feb. 23, 2010 Non-Final Office Action, U.S. Appl. No. 11/405,083 (19 pages).25Graefe, G., "Write-Optimized B-Trees," Proceedings of the 30th VLDB Conference, Toronto, Canada, 2004, pp. 672-683.26Hans-Peter Messer: "PC-Hardwarebuch" 1995, Addison-Wesley, Bonn XP002412835 pp. 31-36, pp. 580-583.27Hans-Peter Messer: "PC—Hardwarebuch" 1995, Addison-Wesley, Bonn XP002412835 pp. 31-36, pp. 580-583.28 *Hu et al. Inter-Signal Timing Skew Compensation of Parallel Links with Voltage-Mode Incremental Signaling. IEEE. 2008.29Intel�, "Understanding the Flash Translation Layer (FTL) Specification," Dec. 1998, Order No. 297816-002, Copyright � Intel Corporation 1997, 1998, pp. 1-20.30International Search Report for International Application No. PCT US2007/022316, dated Mar. 28, 2008, 3 pages.31International Search Report for International Application No. PCT/US2007/022316, dated Mar. 28, 2008, 3 pages.32International Search Report for International Application No. PCT/US2008/074628, dated Mar. 24, 2009, 3 pages.33International Search Report for International Application No. PCT/US2008/078752, dated Mar. 31, 2009, 3 pages.34International Search Report for International Application No. PCT/US2008/083969, dated Apr. 30, 2009, 3 pages.35International Search Report from PCT application No. PCT US2006/014527 dated Apr. 10, 2007 (7 pages).36International Search Report from PCT application No. PCT/US2006/014527 dated Apr. 10, 2007 (7 pages).37Jan. 21, 2011 Non-Final Office Action, U.S. Appl. No. 12/245,349 (20 pages).38Jeffery, C.A., "Performance Analysis of Dynamic Sparing and Error Correction Techniques for Fault Tolerance in Nanoscale Memory Structures," Thesis Presentation to the University of Florida, 2004, 104 pages.39Jul. 21, 2009 Non-Final Office Action, U.S. Appl. No. 11/405,083.40Jul. 21, 2010 Final Office Action, U.S. Appl. No. 11/405,083 (20 pages).41Juonolainen, M. K., "Cand Scient Thesis," University of Oslo, Jan. 2, 1999, 129 pages.42 *Lee et al. Inter-Pin Skew Compensation Scheme for 3.2-Gb/s/pin Parallel Interface. Journal of Semiconductor Technology and Science. vol. 10. No. 1. Mar. 2010.43Mar. 14, 2011 Response to European Patent Office Communication from EPO application No. 07 861 460.9-2212 dated Oct. 15, 2010 (13 pages).44May 28, 2010 Response to European Patent Office Communication from EPO application No. 07 861460.9-2212 dated Mar. 23, 2010 (17 pages).45Micron, "Calculating Memory System Power for DDR," � 2001 Micron Technology, Inc., pp. 1-26.46Micron, "DDR2 (Point-to-Point) Features and Functionality," � 2003 Micron Technology, Inc., pp. 1-14.47Micron, "DDR2 tCKE Power-Down Requirement," � 2003 Micron Technology, Inc., pp. 1-3.48Micron, "Designing for High-Density DDR2 Memory," � 2005 Micron Technology, Inc., pp. 1-9.49Micron, "Mobile DRAM Power-Saving Features and Power Calculations," � 2005 Micron Technology, Inc., pp. 1-9.50Micron, "Mobile SDRAM Power-Saving Features," � 2002 Micron Technology, Inc., pp. 1-3.51Norvag, K., et al., "Log-Only Temporal Object Storage," Copyright 1997 IEEE, published in the Proceedings of DEXA'97, Sep. 1-2, 1997, Toulouse, France, 6 pages.52Notice of Preliminary Rejection dated Jan. 24, 2011 from the Korean Intellectual Property Office (KIPO) for Korean Patent Application No. 10-2009-7008236, 2 pages.53Notification of the First Office Action dated Dec. 26, 2008 from the Patent Office of People's Republic of China for Chinese Patent Application No. 2006800130653, 7 pages.54Park, J., et al., "Coarse-Grained DRAM Power Management," Department of Computer Science, Department of Electrical Engineering and Computer Engineering, State University of New York at New Paltz, New Paltz., NY 12561, U.S.A., 7 pages.55Pharris, B., "The SCALE DRAM Subsystem," Massachusetts Institute of Technology, May 2004, pp. 1-79.56Rajamani, K., et al., "Evaluating Power Management Strategies for High Performance Memory (DRAM): A Case Study for Achieving Effective Analysis by Combining Simulation Platforms and Real Hardware Performance Monitoring," IBM Austin Research Lab, 10 pages.57Response to Feb. 23, 2010 Non-Final Office Action, U.S. Appl. No. 11/405,083, filed in the PTO on May 12, 2010 (30 pages).58Response to Jul. 21, 2009 Non-Final Office Action, U.S. Appl. No. 11/405,083, filed in the PTO on Oct. 7, 2009.59Response to Jul. 21, 2010 Non-Final Office Action, U.S. Appl. No. 11/405,083, filed in the PTO on Nov. 17, 2010 (16 pages).60Response to May 19, 2010 Non-Final Office Action, U.S. Appl. No. 11/975,269, filed in the PTO on Nov. 9, 2010, 7 pages.61Sanders, D.A., et al., "Terabyte IDE RAID-5 Disk Arrays," 2003 Conference for Computing in High Energy and Nuclear Physics, LaJolla, California, Mar. 24-28, 2003, pp. 1-8.62Shirriff, K.W., "Sawmill: A Logging File System for a High-Performance RAID Disk Array," Dissertation Presentation, University of California, 1995, pp. 164.63US 6,832,284, 12/2004, Perego et al. (withdrawn)64Written Opinion of the International Searching Authority from the International Search Report from PCT application No. PCT/US2006/014527 dated Apr. 10, 2007 (9 pages).65Written Opinion of the International Searching Authority from the International Search Report from PCT application No. PCT/US2008/074628 dated Mar. 24, 2009, 5 pages.66Written Opinion of the International Searching Authority from the International Search Report from PCT application No. PCT/US2008/078752 dated Mar. 31, 2009, 5 pages.67Written Opinion of the International Searching Authority from the International Search Report from PCT application No. PCT/US2008/083969 dated Apr. 30, 2009, 5 pages.* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS9148345Jan 16, 2012Sep 29, 2015Ciena CorporationLink management systems and methods for multi-stage, high-speed systemsUS9164534 *Jul 18, 2013Oct 20, 2015Socionext Inc.Circuit for skew reduction has swap circuit swapping and connecting first signal lines to second signal linesUS20140021998 *Jul 18, 2013Jan 23, 2014Fujitsu Semiconductor LimitedSkew reduction circuit* Cited by examinerClassifications U.S. Classification713/503, 710/38, 327/152, 327/149, 327/153, 327/270, 710/317, 714/700, 710/316, 327/271International ClassificationG06F1/04Cooperative ClassificationG11C5/06, G06F13/4243, H03K19/17736, H03K19/17764European ClassificationG11C5/06, H03K19/177F, G06F13/42C3S, H03K19/177H4Legal EventsDateCodeEventDescriptionOct 28, 2008ASAssignmentOwner name: VIOLIN MEMORY, INC., NEW JERSEYFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BENNETT, JON C. R.;REEL/FRAME:021748/0539Effective date: 20081003May 16, 2013ASAssignmentOwner name: TRIPLEPOINT CAPITAL LLC, CALIFORNIAFree format text: SECURITY AGREEMENT;ASSIGNOR:VIOLIN MEMORY, INC.;REEL/FRAME:030426/0821Effective date: 20130513Jul 19, 2013ASAssignmentOwner name: COMERICA BANK, A TEXAS BANKING ASSOCIATION, MICHIGFree format text: SECURITY AGREEMENT;ASSIGNOR:VIOLIN MEMORY, INC.;REEL/FRAME:030833/0440Effective date: 20130718Aug 5, 2014ASAssignmentOwner name: VIOLIN MEMORY INC, ILLINOISFree format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:TRIPLEPOINT CAPITAL LLC;REEL/FRAME:033474/0454Effective date: 20140507Aug 22, 2014ASAssignmentOwner name: VIOLIN MEMORY, INC., CALIFORNIAFree format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:TRIPLEPOINT CAPITAL LLC;REEL/FRAME:033591/0759Effective date: 20140507Aug 26, 2014ASAssignmentOwner name: VIOLIN MEMORY, INC., CALIFORNIAFree format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:COMERICA BANK;REEL/FRAME:033617/0360Effective date: 20140825Aug 27, 2014ASAssignmentOwner name: SILICON VALLEY BANK, CALIFORNIAFree format text: SECURITY INTEREST;ASSIGNOR:VIOLIN MEMORY, INC.;REEL/FRAME:033645/0834Effective date: 20140827Jan 23, 2015FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services