Source: https://patents.google.com/patent/US8440916B2/en
Timestamp: 2020-05-26 22:12:06
Document Index: 336870515

Matched Legal Cases: ['Application No. 200880022291', 'Application No. 2010', 'Application No. 2010', 'Application No. 10', 'Application No. 2009', 'Application No. 2010', 'Application No. 097123727', 'Application No. 097123929', 'Application No. 2010', 'Application No. 097123727']

US8440916B2 - Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method - Google Patents
Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method Download PDF
US8440916B2
US8440916B2 US11/769,900 US76990007A US8440916B2 US 8440916 B2 US8440916 B2 US 8440916B2 US 76990007 A US76990007 A US 76990007A US 8440916 B2 US8440916 B2 US 8440916B2
US11/769,900
US20090002958A1 (en
2007-06-28 Priority to US11/769,900 priority Critical patent/US8440916B2/en
2009-01-01 Publication of US20090002958A1 publication Critical patent/US20090002958A1/en
2013-04-09 Assigned to INTEL CORPORATION reassignment INTEL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AZIMI, HAMID, GURUMURTHY, CHARAN, LI, YONGGANG, SALAMA, ISLAM
2013-05-14 Publication of US8440916B2 publication Critical patent/US8440916B2/en
239000010410 layers Substances 0 title claims abstract description 305
239000011162 core materials Substances 0 title claims abstract description 61
230000000153 supplemental Effects 0 claims abstract description 133
RYGMFSIKBFXOCR-UHFFFAOYSA-N copper Chemical compound data:image/svg+xml;base64,PD94bWwgdmVyc2lvbj0nMS4wJyBlbmNvZGluZz0naXNvLTg4NTktMSc/Pgo8c3ZnIHZlcnNpb249JzEuMScgYmFzZVByb2ZpbGU9J2Z1bGwnCiAgICAgICAgICAgICAgeG1sbnM9J2h0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnJwogICAgICAgICAgICAgICAgICAgICAgeG1sbnM6cmRraXQ9J2h0dHA6Ly93d3cucmRraXQub3JnL3htbCcKICAgICAgICAgICAgICAgICAgICAgIHhtbG5zOnhsaW5rPSdodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rJwogICAgICAgICAgICAgICAgICB4bWw6c3BhY2U9J3ByZXNlcnZlJwp3aWR0aD0nMzAwcHgnIGhlaWdodD0nMzAwcHgnIHZpZXdCb3g9JzAgMCAzMDAgMzAwJz4KPCEtLSBFTkQgT0YgSEVBREVSIC0tPgo8cmVjdCBzdHlsZT0nb3BhY2l0eToxLjA7ZmlsbDojRkZGRkZGO3N0cm9rZTpub25lJyB3aWR0aD0nMzAwJyBoZWlnaHQ9JzMwMCcgeD0nMCcgeT0nMCc+IDwvcmVjdD4KPHRleHQgeD0nMTM4LjQ5MycgeT0nMTU3LjUnIHN0eWxlPSdmb250LXNpemU6MTVweDtmb250LXN0eWxlOm5vcm1hbDtmb250LXdlaWdodDpub3JtYWw7ZmlsbC1vcGFjaXR5OjE7c3Ryb2tlOm5vbmU7Zm9udC1mYW1pbHk6c2Fucy1zZXJpZjt0ZXh0LWFuY2hvcjpzdGFydDtmaWxsOiMzQjQxNDMnID48dHNwYW4+Q3U8L3RzcGFuPjwvdGV4dD4KPC9zdmc+Cg== data:image/svg+xml;base64,PD94bWwgdmVyc2lvbj0nMS4wJyBlbmNvZGluZz0naXNvLTg4NTktMSc/Pgo8c3ZnIHZlcnNpb249JzEuMScgYmFzZVByb2ZpbGU9J2Z1bGwnCiAgICAgICAgICAgICAgeG1sbnM9J2h0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnJwogICAgICAgICAgICAgICAgICAgICAgeG1sbnM6cmRraXQ9J2h0dHA6Ly93d3cucmRraXQub3JnL3htbCcKICAgICAgICAgICAgICAgICAgICAgIHhtbG5zOnhsaW5rPSdodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rJwogICAgICAgICAgICAgICAgICB4bWw6c3BhY2U9J3ByZXNlcnZlJwp3aWR0aD0nODVweCcgaGVpZ2h0PSc4NXB4JyB2aWV3Qm94PScwIDAgODUgODUnPgo8IS0tIEVORCBPRiBIRUFERVIgLS0+CjxyZWN0IHN0eWxlPSdvcGFjaXR5OjEuMDtmaWxsOiNGRkZGRkY7c3Ryb2tlOm5vbmUnIHdpZHRoPSc4NScgaGVpZ2h0PSc4NScgeD0nMCcgeT0nMCc+IDwvcmVjdD4KPHRleHQgeD0nMzAuNDkzNCcgeT0nNDkuNScgc3R5bGU9J2ZvbnQtc2l6ZToxNHB4O2ZvbnQtc3R5bGU6bm9ybWFsO2ZvbnQtd2VpZ2h0Om5vcm1hbDtmaWxsLW9wYWNpdHk6MTtzdHJva2U6bm9uZTtmb250LWZhbWlseTpzYW5zLXNlcmlmO3RleHQtYW5jaG9yOnN0YXJ0O2ZpbGw6IzNCNDE0MycgPjx0c3Bhbj5DdTwvdHNwYW4+PC90ZXh0Pgo8L3N2Zz4K [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0 claims description 28
A method of fabricating a substrate core structure comprises: providing first and second patterned conductive layers defining openings therein on each side of a starting insulating layer; providing a first and a second supplemental insulating layers onto respective ones of a first and a second patterned conductive layer; laser drilling a set of via openings extending through at least some of the conductive layer openings of the first and second patterned conductive layers; filling the set of via openings with a conductive material to provide a set of conductive vias; and providing a first and a second supplemental patterned conductive layer onto respective ones of the first and the second supplemental insulating layers, the set of conductive vias contacting the first supplemental patterned conductive layer at one side thereof and the second supplemental patterned conductive layer at another side thereof.
A multilayer substrate core structure may be conventionally fabricated by first providing a copper clad core. The copper clad core (CCL) may be a laminate that is copper clad on one or two sides depending on application needs. An example of such a fabrication process is shown in FIGS. 1-8. As seen in FIG. 1, a two sided CCL 101 is first provided including an insulating laminate 12 and top and bottom copper films 140 and 160, respectively. As seen in FIG. 2, the top and bottom copper films 140 and 160 are pre-patterned according to pre-determined interconnect patterns to be provided onto the laminate 120, such as by way of etching, to provide patterned copper films 150 and 170. Thereafter, as seen in FIG. 3, dielectric layer, such as ABF layers 190 and 210 (Ajinomoto Build-Up Film), are laminated onto the patterned copper films 150 and 160, and, as seen in FIG. 4 to provide a first intermediate laminate 180. As seen in FIG. 4, the first intermediate laminate 180 is then provided with through holes 201 by way of mechanical drilling and des-mearing to provide a second intermediate laminate 220. The de-smearing involves using a desmear solution to process the board to dissolve and remove any smears caused by drilling. As seen in FIG. 5, the through-holes 201 and the top and bottom surfaces of the intermediate laminate 220 are then plated, such as by way of plating to provide a plated intermediate laminate 240 with plated through holes 260. As seen in FIG. 6, the plated intermediate laminate 240 may be subjected thereafter to PTH plugging with a conductive material 250 such as copper to yield a plugged intermediate laminate 280. In a next stage, as shown in FIG. 7, the plugged intermediate laminate 280 may be lid plated with a conductive material such as copper to provide lids 270 and 290 on a top and bottom surface thereof the plating occurring on the top and bottom plating existing on laminate 280 of FIG. 6 to yield a lid plated intermediate laminate 300. Thereafter, the copper existing at the top and bottom surfaces of lid plated intermediate laminate 30 is patterned, such as by way of etching, to yield the wiring board 320 as shown in FIG. 8.
Prior art substrates are typically built on the base of a thick core (for example one having a thickness of about 0.7 mm (not including any build-up or conductive layers). The prior art core build up process can be lengthy. Taking a four layer core as an example, the macro process stages of a prior art fabrication process may include all of: core baking and cleaning, core copper patterning, copper roughening, ABF lamination, plated through hole drilling, desmear, copper plating, copper roughening, plated through hole plugging, surface flattening, copper plating, and finally, copper patterning. However, mechanical plated through hole drilling can be the most expensive single process in the fabrication of a prior art multilayer substrate core structure. The need for plugging as explained above can add more to the manufacturing costs according to the prior art.
Disadvantageously, substrate core structures for substrate core structures according to the prior art can be costly, and can carry high manufacturing costs as a result of the use of mechanical drilling technology. These costs can skyrocket where the substrate core structures are miniaturized and scaled for future applications. In addition, mechanical drilling is not suitable for producing holes smaller than about 150 microns.
FIGS. 9 a-9 f show stages of forming a multilayer substrate core structure according to a first embodiment;
FIGS. 10 a-10 f show stages of forming a multilayer substrate core structure according to a second embodiment;
FIGS. 11 a-11 g show stages of forming a multilayer substrate core structure according to a third embodiment.
FIG. 12 is a schematic view of an embodiment of a system incorporating a multilayer substrate core structure as shown in either of FIGS. 9 f, 10 f, or 11 g.
The terms on, onto above, below, and adjacent as used herein refer to the position of one element relative to other elements. As such, a first element disposed on, onto, above, or below a second element may be directly in contact with the second element or it may include one or more intervening elements. In addition, a first element disposed next to or adjacent a second element may be directly in contact with the second element or it may include one or more intervening elements. In addition, in the instant description, figures and/or elements may be referred to in the alternative. In such a case, for example where the description refers to FIGS. X/Y showing an element A/B, what is meant is that FIG. X shows element A and FIG. Y shows element B. In addition, a “layer” as used herein may refer to a layer made of a single material, a layer made of a mixture of different components, a layer made of various sub-layers, each sub-layer also having the same definition of layer as set forth above.
Aspects of this and other embodiments will be discussed herein with respect to FIGS. 9 a-12 below. FIGS. 9 a-9 f show stages for the fabrication of a multilayer substrate core structure according to a first method embodiment involving the lamination of a single sided copper clad core onto a patterned starting insulating layer followed by laser through-via drilling and subtractive patterning. FIGS. 10 a-10 f show stages for the fabrication of a multilayer substrate core structure according to a second method embodiment involving the lamination of two single sided copper clad cores onto a patterned starting insulating layer followed by laser through via drilling and subtractive patterning. FIGS. 11 a-11 g show stages for the fabrication of a multilayer substrate core structure according to a third embodiment involving the use of via plugging and semi-additive patterning. FIG. 12 shows a system incorporating a multilayer substrate core structure according to an embodiment. The figures, however, should not be taken to be limiting as are intended for the purpose of explanation and understanding.
Referring to FIGS. 9 a, 10 a and 11 a, method embodiments include providing a starting insulating layer 10. The starting insulating layer may include any one of well known core insulating/dielectric materials, such as, for example, glass epoxy resin or bismaleimide-triazine (BT), or ABF. Preferably, the starting insulating layer comprises a fiber reinforced glass epoxy resin. According to one embodiment, as shown in FIGS. 9 a, 10 a, and 11 a, the starting insulating layer 10 may include initial conductive layers 12 and 13 thereon such as conductive layers made of copper. In the shown embodiments of FIGS. 9 a, 10 a, and 11 a, the starting insulating layer 10 may be part of a conventional copper clad core or CCL 14.
Referring next to FIGS. 9 b, 10 b and 11 b, method embodiments include providing a first patterned conductive layer 19 on one side of the starting insulating layer 100 and a second patterned conductive layer 20 on another side of the starting insulating layer 10. For all three embodiments shown, providing the first/second patterned conductive layer may include patterning the initial conductive layer 12/13 by way of etching. Embodiments, however, are not limited to the provision of first/second patterned conductive layers by way of subtractive patterning, and include within their scope the provision of patterned conductive layers in any one of well known manners, such as, for example, by way of semi-additive patterning. According to embodiments each of the first patterned conductive layer 19 and the second patterned conductive layer 20 define conductive layer openings 38 therein as a result of the patterning process.
Referring next to FIGS. 9 c, 10 c and 11 c, method embodiments include providing a first supplemental insulating layer 26 onto the first patterned conductive layer 19, and a second supplemental insulating layer 28 onto the second patterned conductive layer 20 as shown. A supplemental insulating layer according to embodiments may include the same material as the one used for the starting insulating layer as noted above. According to an embodiment provision of a supplemental insulating layer may include laminating the supplemental insulating layer onto a corresponding patterned conductive layer. In the embodiment of FIG. 9 c, the first supplemental insulating layer 26 may be laminated onto the first patterned conductive layer 19 along with a first supplemental conductive layer 40 disposed on one side of the first supplemental insulating layer 26. For example, according to the first embodiment, a combination of the first supplemental insulating layer 26 and the first supplemental conductive layer 40 may comprise a single sided copper clad core 42. The single sided copper clad core 42 is shown in the embodiment of FIG. 9 c as being provided onto the first patterned conductive layer 19 such that the supplemental insulating layer 26 is disposed between the first patterned conductive layer 19 and the first supplemental conductive layer 40 as shown. A thickness range of the conductive layer 40 may be between about 10 microns and about 50 microns. In the embodiment of FIG. 10 c, the first/second supplemental insulating layer 26/28 may be laminated onto the first/second patterned conductive layer 19/20 along with a first/second supplemental conductive layer 40/44 disposed on one side of the first/second supplemental insulating layer 26/28. The first/second supplemental insulating layers 26128 are shown in the embodiment of FIG. 10 c as being provided onto the first patterned conductive layer 19/20 such that the supplemental insulating layer 26/28 is disposed between the first/second patterned conductive layer 19/20 and the first/second supplemental conductive layer 40144 as shown. The first/second supplemental conductive layers 40/44 may include thin conductive layers such as thin copper (having a thickness of less than about 10 microns, and preferably less than about 5 microns. In the embodiment of FIG. 11 c, on the other hand, the first and second supplemental insulating layers 26 and 28 are shown as having been provided onto the starting layer 14 without any conductive layers being provided thereon.
Referring next to FIGS. 9 d, 10 d and 11 d, embodiments include laser drilling a set of through via openings 46 extending from a side of the second supplemental insulating layer 28 farthest from the second patterned conductive layer 20, up to a side of the first supplemental insulating layer 26 farthest from the first patterned conductive layer 19, such that the via openings 46 extend through at least some of the conductive layer openings 38 of the first patterned conductive layer 19 and of the second patterned conductive layer 20. It is clear from FIGS. 9 d, 10 d and 11 d that, by pre-patterning the first and second conductive layers 12 and 13 (FIGS. 9 a, 10 a and 11 a) prior to laser drilling, the necessity to drill through layers of conductive material while providing the through via openings 46 is advantageously obviated. Although laser drilling of some of the material of the patterned conductive layers 19 and 20 may take place during laser drilling of the via openings, especially at the edges of some of the openings 38, in order to accommodate a possibly larger size of the via openings 46 than a size of the conductive layer openings 38 accommodating the via openings 46, such drilling would be minimal compared to a laser drilling that would have to take place if the conductive layers 12 and 13 (FIGS. 9 a, 10 a and 11 a) were not pre-patterned. For laser drilling, a carbon dioxide gas laser beam, an ultraviolet laser beam or an excimer laser beam may be used. Referring now still to FIG. 9 d, the shown method embodiment involves laser drilling the via openings such that the openings extend to the first supplemental conductive layer 40. Referring next to FIG. 10 d, the shown method embodiment involves laser drilling the via openings such that the openings extend through the second supplemental conductive layer 44 to the first supplemental conductive layer 40. Referring finally to FIG. 11 d, the shown method embodiment involves laser drilling the via openings such that the openings extend through the second supplemental insulating layer 26: the conductive layer openings 38, the starting insulating layer 10, and the first supplemental insulating layer 28 as shown. According to embodiments, the laser drilling of via openings results in laser drilled via openings which may exhibit: as shown in FIGS. 9 f, 10 f and 11 g a conical configuration.
Referring next to FIGS. 9 e, 10 e and 11 e, embodiments include filling the set of via openings 46 with a conductive material 16 to provide a set of conductive vias 18 as shown. Preferably, the conductive material 16 includes copper, but it may also include other conductive materials as would be within the knowledge of one skilled in the art. In the embodiments of FIGS. 9 e and 10 e, filling the conductive vias may include plating: such as copper plating. For the embodiment of FIG. 9 e, after filling of the via openings 46: for example by way of plating, filling the via openings 46 may involve providing a second supplemental conductive layer 48 on one side of the second supplemental insulating layer 28. For the embodiment of FIG. 10 e after filling the via openings 46: for example by way of plating, filling the via openings 46 may involve plating first and second extra conductive layers 50 and 52 onto respective ones of the first and second supplemental conductive layer 40 and 44. The additional plated conductive layers 48 in FIGS. 9 e and 50 and 52 in FIG. 10 e may later be patterned as will be described in further detail in relation to FIGS. 9 f and 10 f, respectively. Referring next to the embodiment of FIG. 11 e, filling the via openings 46 may involve first plating the via openings 46 and the exposed surfaces of the first and second supplemental insulating layers 26 and 28 to achieve plating layers 54 on the walls of the via openings 46 and on the exposed surfaces of the first and second supplemental insulating layers 26 and 28 as shown. Referring still to the embodiment of FIG. 11 e, filing the set of via openings 46 may further include plugging the via openings with a plugging material 60 in a well known manner after providing the plating layers 54 to provide plated plugged conductive vias 18 as shown.
Referring next to FIGS. 9 f, 10 f and 11 f-g, embodiments include providing a first supplemental patterned conductive layer 56 onto the first supplemental insulating layer 26, and a second supplemental patterned conductive layer 58 onto the second supplemental insulating layer 28 such that the set of conductive vias 18 contacts the first supplemental patterned conductive layer 56 at one side thereof, and the second supplemental patterned conductive layer 58 at another side thereof. According to the embodiment of FIG. 9 f, the shown method may involve patterning the first supplemental conductive layer 40 and the second supplemental conductive layer 44 of FIG. 9 e, such as, for example, by way of subtractive patterning involving for example, etching, to yield the first supplemental patterned conductive layer 56 and the second supplemental patterned conductive layer 58. According to the embodiment of FIG. 10 f, the shown method may involve patterning a combination of the first supplemental conductive layer 40 and the first extra conductive layer 50 by way of subtractive patterning involving, for example, etching, to yield the first supplemental patterned conductive layer 56. The embodiment of FIG. 10 f may further involve patterning a combination of the second supplemental conductive layer 44 and the second extra conductive layer 52 by way of subtractive patterning involving, for example, etching, to yield the second supplemental patterned conductive layer 58. For the embodiment of FIGS. 11 f-g, on the other hand, providing the first and second supplemental patterned conductive layers 56 and 58 may include using semi-additive patterning onto the plating layers 54 present on respective ones of the first and second supplemental insulating layers. A semi-additive process is a well known process according to which, for example, a photoresist may be deposited on the plating layer 54, which photoresist may then be exposed to light and developed, whereby a resist pattern may be formed while leaving, on the plating layers 54, a non-mask region corresponding to the pattern of the first and/or second supplemental patterned conductive layer. By means of electroplating, the plating layer may be used as a seed layer to stack an electroplated film in the non-mask regions. The resist pattern may then be removed by etching, and thereafter the electroless plating film which was till then covered with the resist pattern, may be removed by etching. In this way, the first and second supplemental patterned conductive layers 56 and 58 may be formed according to the third embodiment as shown in FIG. 11 g.
Embodiments as shown by way of example with respect to FIGS. 9 a-9 f, 10 a-10 f or 11 a-11 g, may respectively yield a multilayer substrate core structure 100 as shown in FIG. 9 f, a multilayer substrate core structure 200 as shown in FIG. 10 f, and a multilayer substrate core structure 300 as shown in FIG. 11 g. Boards 100/200/300 each include the starting insulating layer 10, first patterned conductive layer 19 on one side of the starting insulating layer 10, and second patterned conductive layer on another side of the starting insulating layer 10. The boards 100/200/300 additionally include: first and second supplemental insulating layers 26 and 28 disposed, respectively, on the first and second patterned conductive layer 19 and 20; first and second supplemental patterned conductive layers 56 and 58 disposed, respectively, on the first and second supplemental insulating layers 26 and 28′ and a set of conductive through vias 18 provided in corresponding laser-drilled via openings extending from the second supplemental patterned conductive layer 58 to the first supplemental patterned conductive layer 56, the via openings extending through the first patterned conductive layer 19 and the second patterned conductive layer 20 as shown. According to some embodiments, the set of conductive vias 18 may include a plated conductive material therein. According to one embodiment as shown in FIG. 11 g, the set of conductive vias 18 may include a plugging material 60 therein. According to some embodiments, the set of conductive vias may include a skip via, such as skip via 64 of FIGS. 9 f/10 f/11 g, and/or a padless via (not shown).
Although the substrate core structure structures shown in FIGS. 9 f, 10 f and 11 g, respectively, show only two supplemental insulating layers, two conductive vias and four sets of patterned conductive layers, embodiments are not so limited, and include within their ambit the provision of as many supplemental insulating layers, conductive vias, and patterned conductive layers as necessary in order to arrive at a desired substrate core structure structure. The provision of the various additional elements noted above, including the supplemental insulating layers, conductive vias, and sets of patterned conductive layers may be effected as noted above either with respect to the first embodiment as shown in FIGS. 9 a-9, with respect to the second embodiment as shown in FIGS. 10 a-10 f, or with respect to the third embodiment as shown in FIGS. 11 a-11 g.
Advantageously, embodiments provide a method to enable building multilayer substrate core structures by way of laser drilled through via openings using pre-patterned conductive build-up layers on the starting insulating layer of the board. Embodiments address a new multilayer substrate core structures and a method of building the same in which the costly plated through hole structure is replaced with the low cost laser drilled microvias. Embodiments effectively address among other things the problems of, (1) high cost prior art substrate core structures which use mechanical drilling technology by replacing the costly mechanically drilled plated through holes with low cost laser drilled microvias, (2) the need to laser drill through conductive layers such as copper by achieving low cost, shorter processing times, and high reliability of a laser drilled via core structure that obviates the need to laser drill through a thickness of the conductive layers. An embodiment provides a lower cost method of fabrication than prior art methods by not only replacing the prior art plated through hole regime with laser drilled through microvias, but also by reducing the core dielectric material thickness (by virtue of the generally reduced via dimensions and line and space features possible according to embodiments). In addition, laser drilling according to embodiments allows for higher starting insulating layer connection density as compared with prior art structures, owing to small via sizes and pitches, thus allowing for smaller sized vias and smaller pitches, in this way leading to an improved design and to scalable miniaturization at low cost. Laser drilling according to embodiments features high alignment accuracy and through-put (up to about 1000 vias/sec), a wide range of possible via sizes, and low cost (about 2 cents per about 60 to about 100 vias). The combination of high alignment accuracy and small via size make possible, for example for a four layer core structure, via diameters of about 50 microns at the bottom and of about 140 microns at the top, pad sizes of about 170 microns at the top and about 100 microns at the bottom, which sizes are much less than typical plated through hole sizes including diameters of about 250 microns and pad sizes of about 400 microns. Pitches according to embodiments may further be much less than typical through hole pitches of about 475 microns. Moreover, embodiments lead to substrate core structure substrate structures having potentially smaller form factors (by virtue of potentially smaller pitches, pad sizes, via dimensions), and a potentially smaller z-height (by virtue of potentially finer routing through the thickness of the insulating layers, which may lead to thinner insulating layers and/or the use of a smaller amount of insulating layers). Additionally, embodiments advantageously allow the provision of a padless via structure in the core layers. Embodiments further allow conductive material, such as copper, pre-patterning in the inner core layers to accommodate for lamination and cladding accuracy and enable skip via connection. This is because, according to embodiments, the via openings in different metal layers are formed simultaneously.
Referring to FIG. 12, there is illustrated one of many possible systems 900 in which embodiments of the present invention may be used. In one embodiment, the electronic assembly 1000 may include a substrate core structure structure, such as structure 100 of FIG. 9 or structure 200 of FIG. 10 f or structure 300 of FIG. 11 g. Assembly 1000 may further include a microprocessor. In an alternate embodiment, the electronic assembly 1000 may include an application specific IC (ASIC). Integrated circuits found in chipsets (e.g., graphics, sound, and control chipsets) may also be packaged in accordance with embodiments of this invention.
For the embodiment depicted by FIG. 12, the system 900 may also include a main memory 1002, a graphics processor 1004, a mass storage device 1006, and/or an input/output module 1008 coupled to each other by way of a bus 1010, as shown. Examples of the memory 1002 include but are not limited to static random access memory (SRAM) and dynamic random access memory (DRAM). Examples of the mass storage device 1006 include but are not limited to a hard disk drive, a compact disk drive (CD), a digital versatile disk drive (DVD), and so forth. Examples of the input/output module 1008 include but are not limited to a keyboard, cursor control arrangements, a display, a network interface, and so forth. Examples of the bus 1010 include but are not limited to a peripheral control interface (PCI) bus, and Industry Standard Architecture (ISA) bus, and so forth. In various embodiments, the system 90 may be a wireless mobile phone, a personal digital assistant, a pocket PC, a tablet PC, a notebook PC, a desktop computer: a set-top box, a media-center PC, a DVD player, and a server.
providing a first patterned conductive layer on one side of the starting insulating layer, and a second patterned conductive layer on another side of the starting insulating layer each of the first patterned conductive layer and the second patterned conductive layer defining conductive layer openings through which a set of via openings will be formed;
providing a first supplemental insulating layer onto the first patterned conductive layer, and a second supplemental insulating layer onto the second patterned conductive layer;
providing a first supplemental conductive layer on said first supplemental insulating layer;
laser drilling said set of via openings through said second supplemental insulating layer, through said conductive layer openings in said second patterned conductive layer, through said starting insulating layer, through said conductive layer openings in said first patterned conductive layer, through said first supplemental insulating layer, and to, but not through, said first supplemental conductive layer;
filling the set of via openings with a conductive material to provide a set of conductive vias wherein said set of conductive vias includes at least one conductive via which electrically connects said first patterned conductive layer with said second patterned conductive layer;
after filling the set of via openings, patterning said first supplemental conductive layer to provide a first supplemental patterned conductive layer on the first supplemental insulating layer; and
after laser drilling the set of via openings, providing a second supplemental patterned conductive layer onto the second supplemental insulating layer, the set of conductive vias contacting the first supplemental patterned conductive layer at one side thereof, and the second supplemental patterned conductive layer at another side thereof.
2. The method of claim 1, wherein filling the set of via openings includes plating.
3. The method of claim 2, wherein filling the set of via openings further includes plugging after plating such that the set of conductive vias includes plated plugged conductive vias.
4. The method of claim 1, wherein the starting insulating layer and the first supplemental insulating layer each comprise at least one of a glass epoxy resin and bismaleimide-triazine (BT).
5. The method of claim 1, wherein providing the first patterned conductive layer and the second patterned conductive layer includes:
providing, respectively, a first initial conductive layer on one side of the starting insulating layer and a second initial conductive layer on an opposite side of the starting insulating layer to yield a core layer; and
patterning respective ones of the first initial conductive layer and the second initial conductive layer to yield the first and second patterned conductive layers.
6. The method of claim 1, wherein providing the first supplemental insulating layer and the second supplemental insulating layer includes laminating.
7. The method of claim 1, wherein providing the first supplemental patterned conductive layer includes, providing a first supplemental conductive layer on one side of the first supplemental insulating layer prior to providing the first supplemental insulating layer onto the first patterned conductive layer such that after providing the first supplemental insulating layer onto the first patterned conductive layer, the first supplemental insulating layer is disposed between the first patterned conductive layer and the first supplemental conductive layer, the set of via openings extending to the first supplemental conductive layer; and
providing the first supplemental patterned conductive layer includes patterning the first supplemental conductive layer to yield the first supplemental patterned conductive layer.
providing the second supplemental patterned conductive layer includes:
providing a second supplemental conductive layer on one side of the second supplemental insulating layer after filing the set of via openings; and
patterning the second supplemental conductive layer to yield the second supplemental patterned conductive layer.
9. The method of claim 7, wherein providing the second supplemental patterned conductive layer includes providing a second supplemental conductive layer on one side of the second supplemental insulating layer prior to providing the second supplemental insulating layer onto the second patterned conductive layer, such that, after providing the second supplemental insulating layer onto the second patterned conductive layer, the second supplemental insulating layer is disposed between the second patterned conductive layer and the second supplemental conductive layer, the set of via openings extending through the second supplemental conductive layer to the first supplemental conductive layer.
10. The method of claim 9, wherein the first supplemental conductive layer and the second supplemental conductive layer have a thickness below about 2 microns.
providing the first supplemental patterned conductive layer includes:
plating a first extra conductive layer onto the first supplemental conductive layer; and
patterning a combination of the first supplemental conductive layer and the first extra conductive layer to yield the first supplemental patterned conductive layer; and
providing the second supplemental patterned conductive layer includes, plating a second extra conductive layer onto the second supplemental conductive layer; and
patterning a combination of the second supplemental conductive layer and the second extra conductive layer to yield the second supplemental patterned conductive layer.
plating includes providing plating layers to cover walls of the set of via openings and exposed surfaces of respective ones of the first supplemental insulating layer and second supplemental insulating layer, and
providing the first supplemental patterned conductive layer and the second supplemental patterned conductive layer includes using semi-additive patterning onto plating layers disposed on respective ones of the first supplemental insulating layer and the second supplemental insulating layer.
13. The method of claim 5, wherein the core layer is a double-sided copper clad core.
14. A method of fabricating a substrate core structure comprising:
providing a starting insulating layer having a first planar surface opposite a second planar surface;
providing a first patterned conductive layer on said first planar surface of the starting insulating layer and a second patterned conductive layer on said second planar surface of the starting insulating layer, each of the first patterned conductive layer and the second patterned conductive layer defining conductive layer openings through which a set of via openings will be formed;
laser drilling said set of via openings through said second supplemental insulating layer, through said conductive layer openings in said second patterned conductive layer, through said starting insulating layer, through said conductive layer openings in said first patterned conductive layer, through said first supplemental insulating layer;
filling the set of via openings with a conductive material to provide a set of conductive vias wherein said set of conductive vias includes at least one conductive via which electrically connects said first patterned conductive layer with said second patterned conductive layer; and
after laser drilling the set of via openings, forming a supplemental conductive layer directly on said second supplemental insulating layer.
15. The method of claim 14, wherein the set of via openings includes a padless via.
16. The method of claim 14, wherein the set of via openings includes a skip via.
17. The method of claim 14, wherein filling the set of via openings includes plating.
18. The method of claim 15, wherein filling the set of via openings further includes plugging after plating such that the set of conductive vias includes plated plugged conductive vias.
19. A method of fabricating a substrate core structure comprising:
forming a core insulating layer; providing a first patterned conductive layer on one side of the core insulating layer and a second patterned conductive layer on another side of the core insulating layer, each of the first patterned conductive layer and the second patterned conductive layer defining conductive layer openings through which a set of via openings will be formed;
forming a first supplemental insulating layer onto the first patterned conductive layer and a second supplemental insulating layer on the second patterned conductive layer;
laser drilling said set of via openings through said second supplemental insulating layer, through said conductive layer openings in said second patterned conductive layer, through said core insulating layer, through said conductive layer openings in said first patterned conductive layer, through said first supplemental insulating layer;
after laser drilling said via openings, forming a supplemental conductive layer directly on said second supplemental insulating layer.
20. The method of claim 19, wherein the set of via openings includes a padless via.
21. The method of claim 19, wherein the set of via openings includes a skip via.
22. The method of claim 19, wherein filling the set of via openings includes plating.
23. The method of claim 20, wherein filling the set of via openings further includes plugging after plating such that the set of conductive vias includes plated plugged conductive vias.
US11/769,900 2007-06-28 2007-06-28 Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method Active 2029-09-17 US8440916B2 (en)
US11/769,900 US8440916B2 (en) 2007-06-28 2007-06-28 Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method
PCT/US2008/068111 WO2009006134A1 (en) 2007-06-28 2008-06-25 A method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method
KR1020097026882A KR101131298B1 (en) 2007-06-28 2008-06-25 A method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method
JP2010515054A JP5345613B2 (en) 2007-06-28 2008-06-25 Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning
CN2008800220131A CN101690435B (en) 2007-06-28 2008-06-25 Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method
TW097123929A TWI401004B (en) 2007-06-28 2008-06-26 A method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method
US13/861,338 US9648733B2 (en) 2007-06-28 2013-04-11 Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method
JP2013168698A JP2014003316A (en) 2007-06-28 2013-08-14 Substrate core structure and system
US15/497,156 US10306760B2 (en) 2007-06-28 2017-04-25 Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method
US13/861,338 Division US9648733B2 (en) 2007-06-28 2013-04-11 Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method
US20090002958A1 US20090002958A1 (en) 2009-01-01
US8440916B2 true US8440916B2 (en) 2013-05-14
ID=40160165
US11/769,900 Active 2029-09-17 US8440916B2 (en) 2007-06-28 2007-06-28 Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method
US13/861,338 Active 2027-12-09 US9648733B2 (en) 2007-06-28 2013-04-11 Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method
US15/497,156 Active US10306760B2 (en) 2007-06-28 2017-04-25 Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method
US (3) US8440916B2 (en)
JP (2) JP5345613B2 (en)
KR (1) KR101131298B1 (en)
CN (1) CN101690435B (en)
TW (1) TWI401004B (en)
WO (1) WO2009006134A1 (en)
US20190132951A1 (en) * 2015-09-15 2019-05-02 Hewlett Packard Enterprise Development Lp Printed circuit board including through-hole vias
US10609823B2 (en) * 2015-04-08 2020-03-31 Hitachi Chemical Company, Ltd. Method for manufacturing multilayer wiring board
JP6308007B2 (en) * 2013-07-16 2018-04-11 ソニー株式会社 Wiring board and method for manufacturing wiring board
JP2015156427A (en) * 2014-02-20 2015-08-27 アイシン精機株式会社 Glass processed component, manufacturing method thereof, electronic device and manufacturing method thereof
JP6277815B2 (en) * 2014-03-26 2018-02-14 日本電気株式会社 Multilayer printed wiring board and method for producing multilayer printed wiring board
JP2001156460A (en) 1999-11-30 2001-06-08 Mitsubishi Gas Chem Co Inc Build-up multilayer printed wiring board
US20010006117A1 (en) * 1999-03-09 2001-07-05 Cheng David C. H. Mechanical -laser structure on printed circuit board and carrier
US6350365B1 (en) * 1999-08-12 2002-02-26 Shinko Electric Industries Co., Ltd Method of producing multilayer circuit board
US20020031650A1 (en) * 1996-11-08 2002-03-14 Fischer Paul J. Electronic chip package
US20020108776A1 (en) * 2001-02-13 2002-08-15 Fujitsu Limited Multilayer printed circuit board and method of making the same
WO2002074029A1 (en) 2001-03-14 2002-09-19 Ibiden Co., Ltd. Multilayer printed wiring board
US6585811B2 (en) 1999-01-15 2003-07-01 Imec Vzw Method for depositing copper or a copper alloy
US20030222340A1 (en) 2002-05-30 2003-12-04 Koji Kondo Enhancement of current-carrying capacity of a multilayer circuit board
US20050217893A1 (en) * 2004-03-30 2005-10-06 Setsuo Noguchi Printed circuit board and manufacturing method thereof
US20050218502A1 (en) 2004-03-31 2005-10-06 Shinko Electric Industries Co., Ltd. Capacitor-mounted wiring board and method of manufacturing the same
WO2006010639A2 (en) 2004-07-28 2006-02-02 Atotech Deutschland Gmbh Method of manufacturing an electronic circuit device through a direct write technique
US20060185141A1 (en) 2002-12-11 2006-08-24 Dai Nippon Printing Co., Ltd. Multilayer wiring board and manufacture method thereof
US20060226457A1 (en) 2005-04-12 2006-10-12 Kazuhide Abe Ferroelectric memory device and method of manufacture of same
KR20070034766A (en) 2005-09-26 2007-03-29 삼성전기주식회사 Full Layer Inner Via Printed Circuit Board Using Peel Plating and Its Manufacturing Method
US20070132087A1 (en) * 2005-12-12 2007-06-14 Samsung Electro-Mechanics Co., Ltd. Via hole having fine hole land and method for forming the same
AU4993797A (en) * 1996-11-08 1998-05-29 W.L. Gore & Associates, Inc. Method for using fiducial schemes to increase nominal registration
FI982568A (en) 1997-12-02 1999-06-03 Samsung Electro Mech A method for manufacturing a multilayer printed circuit board
EP1121008B1 (en) * 1998-09-03 2008-07-30 Ibiden Co., Ltd. Multilayer printed wiring board and method for manufacturing the same
TW506242B (en) * 1999-12-14 2002-10-11 Matsushita Electric Ind Co Ltd Multi-layered printed circuit board and method for manufacturing the same
JP2003322665A (en) * 2002-05-01 2003-11-14 Jsr Corp Connector for electric resistance measurement and device and method for measuring electric resistance of circuit board
WO2004068923A1 (en) * 2003-01-28 2004-08-12 Cmk Corporation Metal core multilayer printed wiring board
JP3932042B2 (en) * 2003-06-12 2007-06-20 パイオニア株式会社 Method for manufacturing plasma display panel and method for manufacturing plasma display device
JP2005072063A (en) 2003-08-27 2005-03-17 Ngk Spark Plug Co Ltd Wiring board and its manufacturing method
JP4736451B2 (en) * 2005-02-03 2011-07-27 パナソニック株式会社 Multilayer wiring board, manufacturing method thereof, and semiconductor package and electronic device using multilayer wiring board
TWI365015B (en) 2005-10-14 2012-05-21 Ibiden Co Ltd
2007-06-28 US US11/769,900 patent/US8440916B2/en active Active
2008-06-25 CN CN2008800220131A patent/CN101690435B/en active IP Right Grant
2008-06-25 JP JP2010515054A patent/JP5345613B2/en active Active
2008-06-25 KR KR1020097026882A patent/KR101131298B1/en active IP Right Grant
2008-06-25 WO PCT/US2008/068111 patent/WO2009006134A1/en active Application Filing
2008-06-26 TW TW097123929A patent/TWI401004B/en active
2013-04-11 US US13/861,338 patent/US9648733B2/en active Active
2013-08-14 JP JP2013168698A patent/JP2014003316A/en active Pending
2017-04-25 US US15/497,156 patent/US10306760B2/en active Active
JP2001196743A (en) 1999-10-28 2001-07-19 Ajinomoto Co Inc Method for manufacturing multilayer printed wiring substrate using adhesive film
WO2009006065A1 (en) 2007-06-28 2009-01-08 Intel Corporation A method of forming a multilayer substrate core structure using sequential microvia laser drilling and substrate core structure formed according to the method
Decision of Rejection dated Dec. 4, 2012 from Chinese Patent Application No. 200880022291.7, corresponding to U.S. Appl. No. 11/769,852.
English Translation of Decision of Rejection and Decision to Dismiss Amendment dated Dec. 18, 2012 from Japanese Patent Application No. 2010-515011 corresponding to U.S. Appl. No. 11/769,852.
English Translation of Final Notice of Reasons for Rejection dated Jan. 29, 2013 from Japanese Patent Application No. 2010-515054 corresponding to U.S. Appl. No. 11/769,900.
English Translation of Korean Patent Application No. 10-2009-7026882 Notice of Preliminary Rejection dated Jun. 8, 2011 corresponding to U.S. Appl. No. 11/769,900.
English Translation of Korean Patent Application No. 2009-7027069, Notice of Preliminary Rejection dated Jun. 8, 2011 (English Translation) corresponding to U.S. Appl. No. 11/769,852.
English Translation of Notice of Reasons for Rejection dated Dec. 7, 2011 from Japanese Patent Application No. 2010-515011 corresponding to U.S. Appl. No. 11/769,852.
English Translation of Office Action from Taiwan Patent Application No. 097123727 dated May 25, 2012 corresponding to U.S. Appl. No. 11/769,852.
English Translation of Office Action from Taiwan Patent Application No. 097123929, dated May 25, 2012 corresponding to U.S. Appl. No. 11/769,900.
International Search Report, PCT/US2008/068111, Sep. 26, 2008, 11 pages.
Office Action and Summary of Notice of Reasons from Japanese Patent Application No. 2010-515054 dated Oct. 5, 2012 corresponding to U.S. Appl. No. 11/769,900.
Office Action mailed Apr. 28, 2011, U.S. Appl. No. 11/769,852, filed Jun. 28, 2007.
Office Action mailed Jan. 6, 2010, U.S. Appl. No. 11/769,852, filed Jun. 28, 2007.
Office Action mailed May 27, 2009, U.S. Appl. No. 11/769,852, filed Jun. 28, 2007.
Office Action mailed Nov. 23, 2010, U.S. Appl. No. 11/769,852, filed Jun. 28, 2007.
Office Action mailed Nov. 23, 2012, U.S. Appl. No. 11/769,852, filed Jun. 28, 2007.
PCT/US2008/067847 Written Opinion dated Sep. 26, 2008 corresponding to U.S. Appl. No. 11/769,852.
Taiwan Patent Application No. 097123727, Office Action in Primary Examination dated Jul. 24, 2011 corresponding to U.S. Appl. No. 11/769,852.
US10306760B2 (en) 2019-05-28
KR101131298B1 (en) 2012-03-30
JP2010532102A (en) 2010-09-30
US9648733B2 (en) 2017-05-09
CN101690435B (en) 2012-07-11
WO2009006134A1 (en) 2009-01-08
US20130242498A1 (en) 2013-09-19
US20090002958A1 (en) 2009-01-01
JP5345613B2 (en) 2013-11-20
TWI401004B (en) 2013-07-01
US20170231092A1 (en) 2017-08-10
KR20100012042A (en) 2010-02-04
TW200917917A (en) 2009-04-16
CN101690435A (en) 2010-03-31
JP2014003316A (en) 2014-01-09
KR20070082537A (en) 2007-08-21 Circuit board structure and method for fabricating the same
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LI, YONGGANG;SALAMA, ISLAM;GURUMURTHY, CHARAN;AND OTHERS;SIGNING DATES FROM 20071116 TO 20071117;REEL/FRAME:030183/0041