Source: http://www.google.com/patents/US6720500?dq=patent:6161142
Timestamp: 2016-07-24 21:25:55
Document Index: 681100333

Matched Legal Cases: ['arts 2', 'arts 2', 'arts 2', 'arts 2', 'arts 2', 'arts 2', 'arts 2', 'arts 2', 'art 2', 'art 2', 'art 2', 'art 2', 'art 2', 'art 2', 'art 2', 'art 2']

Patent US6720500 - Plug-in type electronic control unit, structure of connection of wiring ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA plug-in type electronic control unit is comprised of a wiring board, a plurality of electronic parts mounted on one surface of the wiring board by utilizing a wireless bonding process, and a plug member mounted on the other surface of the wiring board by utilizing a wireless bonding process. It is...http://www.google.com/patents/US6720500?utm_source=gb-gplus-sharePatent US6720500 - Plug-in type electronic control unit, structure of connection of wiring board with plug member, unit of connection of electronic part with wiring board, and process for mounting electronic partAdvanced Patent SearchPublication numberUS6720500 B1Publication typeGrantApplication numberUS 09/042,989PCT numberPCT/JP1997/002518Publication dateApr 13, 2004Filing dateJul 22, 1997Priority dateJul 22, 1996Fee statusLapsedAlso published asCA2232523A1, CA2232523C, DE69738289D1, EP0853342A1, EP0853342A4, EP0853342B1, WO1998004000A1Publication number042989, 09042989, PCT/1997/2518, PCT/JP/1997/002518, PCT/JP/1997/02518, PCT/JP/97/002518, PCT/JP/97/02518, PCT/JP1997/002518, PCT/JP1997/02518, PCT/JP1997002518, PCT/JP199702518, PCT/JP97/002518, PCT/JP97/02518, PCT/JP97002518, PCT/JP9702518, US 6720500 B1, US 6720500B1, US-B1-6720500, US6720500 B1, US6720500B1InventorsMasajiro InoueOriginal AssigneeHonda Giken Kogyo Kabushiki KaishaExport CitationBiBTeX, EndNote, RefManPatent Citations (26), Non-Patent Citations (5), Referenced by (10), Classifications (96), Legal Events (5) External Links: USPTO, USPTO Assignment, EspacenetPlug-in type electronic control unit, structure of connection of wiring board with plug member, unit of connection of electronic part with wiring board, and process for mounting electronic part
In the structure of connection of the electronic parts 2 with the wiring board 1, the sealing agent 9 is formed of a novolak-based epoxy resin containing a silica-based filler and is used in the form of a skin film. This resin is solid at ambient temperature, but if heated, it is sequentially softened, molten and cured. The gelling time for this resin is 120 seconds at 150� C., but the time as long as 20 minutes at 150� C. is required to cure this resin completely.
The aliphatic hydrocarbonic epoxy resin is liquid at ambient temperature, but if heated, it is cured. The gelling time for this resin is in a range of 90 to 100 seconds at 150� C. and shorter than that for the novolak-based epoxy resin. In this case, the solvent mixture is substantially completely volatilized in about 60 seconds at 150� C.
(6) In a state in which each of the electronic parts 2 had been pushed against the wiring board 1 with a predetermined pressure, the assembly 27 was maintained under heating at 150� C. for 30 minutes to cure the sealing agent 9 on the electronic parts 2 and to cure the first conductive paste 26 and the second conductive paste 25 on the plug member 3, namely to cure the two conductive bonding materials 12 and 18, thereby providing a plug-in type electronic control unit U shown in FIG. 1.
The curing of the electric insulating adhesive 28 was conducted simultaneously with the curing of the sealing agent 9 and the curing of the first and second conductive pastes 26 and 25 and thus the curing of the two conductive bonding materials 12 and 18. In this case, the heating temperature was set at 150� C., and the retention time was set at 3 hours.
(7) In a state in which each of the electronic parts 2 had been pushed against the wiring board 1 with a predetermined pressure, the assembly 27 was maintained under heating at 150� C. for 90 seconds and then at 260� C. for 1 minute to completely melt the solder paste 30. Thereafter, the assembly 27 was cooled to cure the solder and thus the conductive bonding material 18 at about 170� C. Further, the assembly 27 was maintained under heating at 150� C. for 30 minutes to cure the sealing agent 9 on the electronic parts 2 and to cure the first conductive paste 26 and thus the conductive bonding material 12, thereby providing a plug-in type electronic control unit U shown in FIG. 11.
The curing of the electric insulating adhesive 28 is carried out simultaneously with the curing of the sealing agent 9 on the electronic parts 2 and the curing of the first conductive paste 26 and thus the curing of the conductive bonding material 12 after the melting and curing of the solder paste 30, namely, after the curing of the conductive bonding material 18 on the plug member 3. In this case, the heating temperature was set at 150� C., and the retention time was set at 3 hours.
(6) In a state in which each of the electronic parts 2 had been pushed against the wiring board 1 with a predetermined pressure, the assembly 27 was maintained under heating at 150� C. for 90 seconds and then at 260� C. for 1 minute to completely melt the solder paste 30. Thereafter, the assembly 27 was cooled to cure the solder at about 170� C. to provide a conductive bonding material 18. Further, the assembly 27 was maintained under heating at 150� C. for 30 minutes to cure the sealing agent 9 on the electronic parts 2 and to cure the first conductive paste 26 and thus the conductive bonding material 12, thereby providing a plug-in type electronic control unit U shown in FIG. 19.
(iii) As shown in FIG. 29, the wiring board 1 was placed onto a heating plate 31 and heated to 120� C. and then, the sealing agent 9 was disposed above the wiring board 1 with the connecting bores 10 therein being matched with the connecting terminals 6, respectively.
(vi) As shown in FIG. 32, the temperature of the wiring board 1 was risen to 150� C. and then, the electronic part 2 was disposed above the sealing agent 9 with the electrodes 8 thereof being matched with the connecting bores 10, respectively.
(viii) To completely cure the sealing agent 9, the bonded electronic part 2 and wiring board 1 were placed into an oven, where they were maintained at 150� C. for 20 minutes under the atmospheric pressure. Thereafter, they were cooled in the oven to produce a connection unit U1 (Example).
In this connection unit U1, the linear expansion coefficient of the electric part 2 was of 2.7�10−6/� C., while the linear expansion coefficient of the wiring board 1 was of 1.4�10−5/� C. As shown in FIG. 27, the thickness b of the sealing agent 9 between the electronic part 2 and the wiring board 1 was equal to 0.166 mm, the distance c between the tip end of the projection 11 and the connecting terminals 6 was equal to 0.037 m, and the hardness (Shore hardness) of the sealing agent 9 was of 91 HSD, while the hardness (Shore hardness) of the conductive bonding material 12 was of 80 HSD. As described above, the diameter g of the connecting bore 10 was equal to 0.14 mm; the diameter a of the projection 11 was equal to 0.14 mm; the length n of protrusion of the projection 11 was equal to 0.111 mm; and the thickness k of the connecting terminal 6 was equal to 0.018 mm.
(� 103 mm3)
Then, the various connection units U1 were subjected to a thermal shock test. Test conditions are as follows: Each of the connection unit U1 was immersed in a silicone oil having a temperature of −40� C. for 5 minutes and then, in a silicone oil having a temperature of 120� C. for 5 minutes. This one cycle was repeated.
(ii) As shown in FIG. 34, a wiring board 1 was placed onto the heating plate 31 and heated to 120� C. and then, the sealing agent 9 was disposed above the wiring board 1, so that all the connecting terminals 6 were covered with the sealing agent 9.
(iv) As shown in FIG. 39, the wiring board 1 was heated to 150� C. and then, the electronic part 2 was disposed above the sealing agent 9 with the electrodes 8 being matched with the connecting bores 10.
(vi) To completely cure the sealing agent 9, the bonded electronic part 2 and wiring board 1 were placed into an oven, where they were maintained at 150� C. for 20 minutes under the atmospheric pressure and then cooled in the oven to produce a connection unit U1. Even in the connection unit U1, the hardness of the conductive bonding material 12 after being cured is lower than that of the sealing agent 9.
(v) As shown in FIG. 45, the wiring board 1 was heated to 150� C. and then, the electronic part 2 was disposed above the sealing agent 9 with the electrodes 8 being matched with the connecting bores 10.
(vii) To completely cure the sealing agent 9, the bonded electronic part 2 and wiring board 1 were placed into an oven, where they were maintained at 150� C. for 60 minutes under the atmospheric pressure and then cooled in the oven to produce a connection unit U1.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4373778Dec 30, 1980Feb 15, 1983International Business Machines CorporationConnector implemented with fiber optic means and site therein for integrated circuit chipsUS4770641 *Mar 31, 1986Sep 13, 1988Amp IncorporatedConductive gel interconnection apparatusUS5255431 *Jun 26, 1992Oct 26, 1993General Electric CompanyMethod of using frozen epoxy for placing pin-mounted components in a circuit moduleUS5276289 *Mar 25, 1991Jan 4, 1994Hitachi, Ltd.Electronic circuit device and method of producing the sameUS5279711 *Jul 1, 1991Jan 18, 1994International Business Machines CorporationChip attach and sealing methodUS5313021 *Sep 18, 1992May 17, 1994Aptix CorporationCircuit board for high pin count surface mount pin grid arraysUS5367765 *Dec 23, 1992Nov 29, 1994Nec CorporationMethod of fabricating integrated circuit chip packageUS5373110 *Oct 9, 1992Dec 13, 1994Nec CorporationMultilayer circuit board with repaired I/O pin and process for repairing I/O pin on multilayer circuit boardUS5407864 *Jul 23, 1993Apr 18, 1995Samsung Electronics Co., Ltd.Process for mounting a semiconductor chip and depositing contacts into through holes of a circuit board and of an insulating interposer and onto the chipUS5768109 *Jul 22, 1996Jun 16, 1998Hughes ElectronicsMulti-layer circuit board and semiconductor flip chip connectionUS5796590 *Nov 5, 1996Aug 18, 1998Micron Electronics, Inc.Assembly aid for mounting packaged integrated circuit devices to printed circuit boardsUS5848466 *Nov 19, 1996Dec 15, 1998Motorola, Inc.Method for forming a microelectronic assemblyUS5859470 *Nov 12, 1992Jan 12, 1999International Business Machines CorporationInterconnection of a carrier substrate and a semiconductor deviceUS6022761 *May 28, 1996Feb 8, 2000Motorola, Inc.Method for coupling substrates and structureDE3237356A1Oct 8, 1982Apr 12, 1984Siemens AgMethod for the mechanically firm retention of an electrical current connecting wire in a blind hole of a ceramic body of an electrical component, and a device for carrying out the methodGB2287364A Title not availableGB2293502A Title not availableJPH056920A * Title not availableJPH02137357A * Title not availableJPH02503494A * Title not availableJPH03283378A * Title not availableJPH04164359A * Title not availableJPH06333984A * Title not availableJPS6149443A * Title not availableJPS57166051A * Title not availableWO1993007659A1Oct 9, 1992Apr 15, 1993Ifax CorporationDirect integrated circuit interconnection system* Cited by examinerNon-Patent CitationsReference1Search Report (PCT/JP97/02518)-Int'l Search Report Nov. 5, 1997.2Search Report (PCT/JP97/02518)—Int'l Search Report Nov. 5, 1997.3Search Report Dec. 22, 1992.4Supplementary European Serach Report-Mar. 6, 2000.5Supplementary European Serach Report—Mar. 6, 2000.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS7102230 *Nov 18, 2004Sep 5, 2006Via Technologies, Inc.Circuit carrier and fabrication method thereofUS7247508Feb 23, 2005Jul 24, 2007Matsushita Electric Industrial Co., Ltd.Semiconductor device with intermediate connectorUS8008130 *Mar 23, 2007Aug 30, 2011Renesas Electronics CorporationMultilayer interconnection board, semiconductor device having the same, and method of forming the same as well as method of mounting the semicondutor chip on the interconnection boardUS8258618 *Sep 4, 2012Mitsubishi Electric CorporationPower semiconductor moduleUS8445831 *May 21, 2013Aptina Imaging CorporationLiquid electrical interconnect and devices using sameUS20020127772 *May 10, 2001Sep 12, 2002Charles W.C. Lin.Bumpless flip chip assembly with solder viaUS20050263887 *Nov 18, 2004Dec 1, 2005Chih-An YangCircuit carrier and fabrication method thereofUS20070184604 *Mar 23, 2007Aug 9, 2007Nec Electronics CorporationMultilayer interconnection board, semiconductor device having the same, and method of forming the same as well as method of mounting the semicondutor chip on the interconnection boardUS20100127389 *Oct 12, 2009May 27, 2010Mitsubishi Electric CorporationPower semiconductor moduleUS20120061787 *Nov 22, 2011Mar 15, 2012Rick LakeLiquid electrical interconnect and devices using same* Cited by examinerClassifications U.S. Classification174/258, 438/125, 257/E21.514, 174/264, 257/697, 174/259, 29/832, 438/118, 257/E21.511, 257/778, 257/E21.503, 257/698, 439/86, 29/842, 439/876, 174/260, 438/108, 438/119, 174/267International ClassificationH01L21/56, H01R13/24, H05K3/00, H01L21/60, H05K3/28, H05K3/32, H05K1/11Cooperative ClassificationH01L2924/12042, H01L2924/351, Y10T29/4913, Y10T29/49147, H01L2924/07802, H01L2224/16225, H01L2224/32225, H01L24/29, H01L2224/73204, H01L2224/16237, H01L2224/81141, H01L2924/0133, H01L2224/29111, H01L2224/11822, H01L2224/2929, H01L2224/29386, H01L2924/00013, H05K2201/10424, H01L2924/01078, H01L2924/01045, H05K3/28, H01L2224/73203, H01L2224/2919, H01L2924/01067, H01L2924/0781, H01L2924/15312, H01L2224/83101, H01L2224/81801, H05K1/113, H05K2201/10674, H01L2924/01033, H05K2201/10704, H01L24/81, H05K2201/09909, H01L2224/838, H01L2924/01047, H05K2201/0367, H01L2924/01063, H01L2924/01023, H01L2924/01079, H01L2924/01074, H01L2924/0665, H01L2224/1134, H05K2201/10303, H01L2924/01019, H01L2224/83192, H01L2924/0105, H01L2924/01021, H05K3/321, H01L2224/13144, H05K3/0064, H01L2924/01029, H01L2924/01006, H01L2924/014, H01L24/83, H01L2924/01042, H01L2924/01051, H05K2201/09472, H01R13/2414, H01L2924/0106, H01L2924/01005, H01L21/563, H01L2924/1579European ClassificationH01L24/28, H05K1/11C2A, H01L24/83, H01L24/81, H01L21/56F, H05K3/32B, H01R13/24A1Legal EventsDateCodeEventDescriptionMar 17, 1998ASAssignmentOwner name: HONDA GIKEN KOGYO KABUSHIKI KAISHA, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INOUE, MASAJIRO;REEL/FRAME:009062/0219Effective date: 19980302Sep 17, 2007FPAYFee paymentYear of fee payment: 4Nov 28, 2011REMIMaintenance fee reminder mailedApr 13, 2012LAPSLapse for failure to pay maintenance feesJun 5, 2012FPExpired due to failure to pay maintenance feeEffective date: 20120413RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services