Source: http://www.google.com/patents/US20050153490?dq=7395252
Timestamp: 2017-07-27 02:04:03
Document Index: 799719276

Matched Legal Cases: ['Application No. 2003', 'art 111', 'art 111', 'art 111', 'art 111', 'art 111', 'art 111', 'art 111']

Patent US20050153490 - Method of forming fin field effect transistor - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsAccording to some embodiments, a fin type active region is formed under an exposure state of sidewalls on a semiconductor substrate. A gate insulation layer is formed on an upper part of the active region and on the sidewalls, and a device isolation film surrounds the active region to an upper height...http://www.google.com/patents/US20050153490?utm_source=gb-gplus-sharePatent US20050153490 - Method of forming fin field effect transistorAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS20050153490 A1Publication typeApplicationApplication numberUS 11/014,212Publication dateJul 14, 2005Filing dateDec 15, 2004Priority dateDec 16, 2003Also published asUS7056781Publication number014212, 11014212, US 2005/0153490 A1, US 2005/153490 A1, US 20050153490 A1, US 20050153490A1, US 2005153490 A1, US 2005153490A1, US-A1-20050153490, US-A1-2005153490, US2005/0153490A1, US2005/153490A1, US20050153490 A1, US20050153490A1, US2005153490 A1, US2005153490A1InventorsJae-Man Yoon, Gyo-Young Jin, Hee-Soo Kang, Dong-gun ParkOriginal AssigneeJae-Man Yoon, Gyo-Young Jin, Hee-Soo Kang, Park Dong-GunExport CitationBiBTeX, EndNote, RefManPatent Citations (6), Referenced by (318), Classifications (19), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetMethod of forming fin field effect transistor
US 20050153490 A1Abstract
According to some embodiments, a fin type active region is formed under an exposure state of sidewalls on a semiconductor substrate. A gate insulation layer is formed on an upper part of the active region and on the sidewalls, and a device isolation film surrounds the active region to an upper height of the active region. The sidewalls are partially exposed by an opening part formed on the device isolation film. The opening part is filled with a conductive layer that partially covers the upper part of the active region, forming a gate electrode. Source and drain regions are on a portion of the active region where the gate electrode is not. The gate electrode may be easily separated and problems causable by etch by-product can be substantially reduced, and a leakage current of channel region and an electric field concentration onto an edge portion can be prevented. Images(14) Claims(26)
1. A method of forming a finFET, comprising: forming a fin type active region on a semiconductor substrate; depositing a gate insulation layer on an upper part of the fin type active region and on a sidewall of the fin type active region; forming a device isolation film surrounding the active region by an upper height of the active region; forming an opening part for partially exposing the sidewalls on the device isolation film; filling the opening part with a conductive layer to form a gate electrode; and forming source and drain between which a gate electrode is formed, on a portion where the gate electrode of active region is not formed. 2. The method as claimed in 1, wherein forming the fin type active region comprises forming the fin type active region on a bulk semiconductor substrate. 3. The method as claimed in 2, wherein forming the fin type active region comprises rounding an upper edge portion of the fin type active region. 4. The method as claimed in 3, wherein rounding an upper edge portion of the fin type active region comprises forming an oxide layer with an in-situ steam generation method. 5. The method as claimed in 3, further comprising: before forming the fin type active region, sequentially depositing a first oxide layer and a first insulation layer on the semiconductor substrate; forming a first photoresist pattern on the first insulation layer; forming a mask pattern that exposes a first portion of the semiconductor substrate by using the first photoresist pattern; forming a second oxide layer on the first portion of the semiconductor substrate and on a side face and an upper part of the mask pattern; rounding a second portion of the semiconductor substrate between the first portion of the semiconductor substrate and the side face of the mask pattern; removing the second oxide layer from the upper part of the mask pattern and the first portion of the semiconductor substrate; and anisotropically etching the semiconductor substrate using the mask pattern and the second oxide layer on the side face of the mask pattern as a mask. 6. The method as claimed in 5, wherein forming the second oxide layer comprises forming the second oxide layer with a in-situ steam generation method. 7. The method as claimed in 6, wherein forming the fin type active region comprises forming the fin type active region to a thickness of about 2000 Å to 3000 Å. 8. The method as claimed in 7, wherein the gate insulation layer comprises the first oxide layer formed on an upper part of the fin type active region and a third oxide layer formed on the sidewall of the fin type active region. 9. The method as claimed in 8, further comprising forming the gate electrode within the opening part, wherein forming the opening part comprises forming the opening part to a depth of about 1000 Å to 1500 Å in the upper part of the fin type active region. 10. The method as claimed in 9, wherein forming the gate electrode comprises forming the gate electrode of polysilicon material. 11. The method as claimed in 9, further comprising depositing a metal silicide layer within the opening part on an upper part of the gate electrode. 12. The method as claimed in 11, wherein the transistor is applied to a DRAM (Dynamic Random Access Memory) cell. 13. A method of forming a finFET, comprising: forming a fin-type active region under an exposure state of sidewalls on a semiconductor substrate; forming a device isolation film on the semiconductor substrate to an upper height of the fin type active region to surround the fin type active region; partially exposing the sidewalls of the fin type active region by forming an opening part on a portion of the device isolation film; filling the opening part with a gate insulation layer that also covers an upper portion of the fin-type active region to form a gate electrode; and forming source and drain regions on a portion where the gate electrode is not formed in the active region. 14. The method as claimed in 13, wherein forming the fin-type active region on a semiconductor substrate comprises forming the fin-type active region on a bulk semiconductor substrate. 15. The method as claimed in 14, wherein forming the fin-type active region further comprises rounding an upper edge portion of the fin type active region 16. The method as claimed in 15, wherein rounding the upper edge portion of the fin type active region rounding the upper edge portion with an in-situ steam generation process. 17. The method as claimed in 14, further comprising, before forming the device isolation film: sequentially forming a first oxide layer and a first insulation layer on a face of the bulk semiconductor substrate, and then forming a mask pattern for exposing a portion of the semiconductor substrate by using a first photoresist pattern formed on the first insulation layer; forming a second oxide layer on the exposed portion of the semiconductor substrate and on a side face and an upper part of the mask pattern, and rounding a portion of the semiconductor substrate between the exposed portion of semiconductor substrate and the side face of the mask pattern; removing the second oxide layer from the upper part of the mask pattern and the semiconductor substrate, but not from the side face of the mask pattern; etching the semiconductor substrate by using the mask pattern and the second oxide layer on the side face of the mask pattern as an etch mask to form the fin type active region; removing the second oxide layer formed on the side face of the mask pattern to expose the rounded edge portion; forming a third oxide layer connected to the first oxide layer on the exposed portion of the semiconductor substrate including the active region; forming a nitride layer liner on the third oxide layer; and depositing a device isolating insulation layer on a face of the semiconductor substrate where the nitride layer liner was formed, and then planarizing the device isolating insulation layer using the mask pattern as a polarization stop layer. 18. The method as claimed in 17, wherein forming the second oxide layer comprises forming the second oxide layer with a in-situ steam generation process. 19. The method as claimed in 18, wherein forming the fin type active region comprises forming the fin type active region to a thickness of about 2000 Å to 3000 Å. 20. The method as claimed in 19, wherein filling the opening part with the gate insulation layer comprises filling the opening part with a fourth oxide layer that is formed on the upper part of the fin type active region and on a portion of the sidewalls after removing the first and third oxide layers. 21. The method as claimed in 20, further comprising forming the gate electrode within the opening part, wherein the opening part is formed to a depth of 1000 Å to 1500 Å from an upper part of the fin type active region. 22. The method as claimed 21, wherein forming the gate electrode comprises forming the gate electrode of polysilicon material. 23. The method as claimed in 22, further comprising depositing a tungsten silicide layer on the gate electrode. 24. The method as claimed in 23, wherein the transistor is applied to a DRAM cell. 25. A method of forming a finFET, comprising: depositing a first oxide layer and a first insulation layer on a face of a bulk semiconductor substrate, the first insulation layer consisting of a nitride material; depositing a first photoresist pattern on the first insulation layer; using the first photoresist pattern to form a mask pattern having a laminated structure, the laminated structure including the first oxide layer and the first insulation layer; using the mask pattern to form an active region on the face of the bulk semiconductor substrate; forming a second oxide layer on a side face and an upper part of the semiconductor substrate and the mask pattern with an in-situ steam generating process; rounding a portion of the active region between the semiconductor substrate and a side face of the mask pattern; removing the second oxide layer from the upper part of the mask pattern and the semiconductor substrate but not from the side face of the mask pattern; etching the semiconductor substrate by using the mask pattern and the second oxide layer on the side face of the mask pattern as an mask, thus forming a fin type active region; exposing the rounded portion of the active region by removing the second oxide layer from the side face of mask pattern; forming a third oxide layer on an exposed portion of the semiconductor substrate including the active region; forming a nitride layer liner on a face of the semiconductor substrate where the third oxide layer was formed; depositing a device isolating insulation layer on a face of the semiconductor substrate where the nitride layer liner was formed; planarizing the device isolating insulation layer using the mask pattern as a polarization stop layer to form a device isolation film; etching the device isolation film until it reaches an upper height of the active region by using the mask pattern as an etch mask; forming a second insulation layer of nitride layer material to a predetermined thickness on a face of the semiconductor substrate; etching the second insulation layer to expose an upper part of the device isolation film and to form a nitride layer spacer on a sidewall of the mask pattern; etching the device isolation film to a predetermined depth by using a second photoresist pattern and the nitride layer spacer as a mask to form an opening part that exposes a portion of sidewalls of the active region, the second photoresist pattern exposing only a portion of the active region where a gate of a cell area will be formed; removing the second photoresist pattern; isotropically etching away a portion of the device isolation film formed between the nitride layer liner and the upper edge of active region using the nitride layer spacer as a mask; removing the nitride layer spacer from the sidewall of the mask pattern, the mask pattern from an upper part of the active region, and the nitride layer liner from the exposed sidewall; filling the opening part with a conductive layer having a predetermined thickness on a face of the semiconductor substrate where the nitride layer liner was removed, the conductive layer consisting of a polysilicon layer; sequentially forming a tungsten silicide layer and a capping layer on the conductive layer, the capping layer consisting of a nitride layer; sequentially etching the capping layer, the tungsten silicide layer, and the polysilicon layer by using a third photoresist pattern until the device isolation film is exposed, thus forming a gate electrode and a gate capping layer; and forming a source region and a drain region to either side of the gate electrode, on a portion of the active region where the gate electrode is not formed. 26. The method as claimed in 25, further comprising: after removing the nitride layer spacer from the sidewall of the mask pattern, the mask pattern from an upper part of the active region, and the nitride layer liner from the exposed sidewall, removing the first oxide layer and the third oxide layer, which are formed on an upper part of the exposed active region and on the exposed sidewalls, to expose an upper part of the active region and a portion of the sidewalls; and forming a gate insulation layer on the upper part of the exposed active region and on the portion of the sidewalls. Description
CROSS REFERENCE TO RELATED APPLICATIONS [0001] This application claims priority from Korean Patent Application No. 2003-91716, filed on Dec. 16, 2003, the content of which is hereby incorporated by reference for all purposes. BACKGROUND OF THE INVENTION [0002] 1. Field of the Invention [0003] This disclosure relates to a method of forming a semiconductor device, and more particularly, to a method of forming a fin field effect transistor (finFET) by using a damascene method. [0004] 2. Description of the Related Art [0005] Metal-oxide-semiconductor field effect transistor (MOSFET) is gradually miniaturized for high performance and high integration. To enhance the integration degree of device a new technique has been proposed continuously and this brings about a production of prominent devices from the viewpoint of operation or size. [0006] As one technique to enhance the integration degree of device, a fin field effect transistor was proposed. Such a transistor is formed by a vertical structure of body region, and the name is derived from a similarity to a fish's dorsal fin. [0007] The finFET has a powerful advantage in that much more current can be controlled without increasing the size of device. However, one disadvantage is that it is difficult to electrically isolate individual finFETs. To solve the disadvantages of finFETs, the finFET has been conventionally manufactured from an SOI (Silicon-On-Insulator) substrate. Particularly, fins of the transistor have been formed from a silicon layer provided on an upper part of buried oxide (BOX) layer. Thus, respective fins have an electrically isolated structure by the buried oxide layer existing under the fins. [0008] However, forming the finFET from the SOI substrate is not ideal either. The cost of the SOI substrate is remarkably high as compared with a bulk substrate and the SOI substrate is not compatible with other existing manufacturing process techniques. [0009] Thus, methods for developing finFETs from a bulk substrate have been proposed, and this has advantage of a high compatibility with existing flat type semiconductor techniques. [0010] One example of a conventional technique for a method of forming the fin FET on a bulk substrate is found in U.S. Pat. No. 6,642,090 to Fried et al. [0011] Another example of a conventional technique for forming a finFET from a bulk substrate is disclosed in the article “A 40 nm body-tied FinFET(OMEGA MOSFET) using bulk Si wafer”, which was announced in the Fourth International Symposium on Nanostructures and Mesoscopic Systems held on Feb. 17 through Feb. 21, 2003, in U.S.A, under the title for the collection of learned papers as “Low-dimensional Systems and Nanostructures”, by a writer of Elsevier B. V. in the collection of learned papers as ‘Physica E, Volume 19, Issues 1-2, Pages 6-12 (July 2003)’. [0012] The conventional techniques provide a method of forming the finFET on the bulk substrate, but do not provide a method of overcoming a side effect caused in forming an upper edge portion of the fin in a sharpened shape. Furthermore, in forming a gate electrode, an etching process is performed entirely for a device isolation film surrounding the fin so as to expose a predetermined portion of active region having a shape of the fin, and then a conductive layer is deposited. Subsequently, the conductive layer is etched by a predetermined pattern to form a gate electrode. In forming the gate electrode, an absolute etching amount increases, and furthermore, causes a short between the formed gate electrodes. There also is a problem that an etching byproduct forms a space in the gate electrode by the increase of etching amount. After forming the gate electrode, an insulation layer is formed in a device isolation region, thus the process is complicated. [0013] Embodiments of the invention address these and other disadvantages of the conventional art. SUMMARY OF THE INVENTION [0014] Some embodiments of the invention provide a method of forming a finFET that may prevent or substantially reduce a leakage current in a channel region and a short of gate electrode and by which an electrode separation may be easily performed. The method reduces an etching amount in the separation of the gate electrode and achieves process simplification.
BRIEF DESCRIPTION OF THE DRAWINGS [0015] The above and other features of exemplary embodiments of the invention will become readily apparent from the following description when reference is made to the attached drawings. [0016] FIG. 1 is a plan diagram illustrating finFETs according to some embodiments of the invention. [0017] FIGS. 2 through 11 are cross-sectional diagrams illustrating some exemplary processes for manufacturing the finFETs of FIG. 1 according to some embodiments of the invention. [0018] FIGS. 12-17 are cross-sectional diagrams illustrating more exemplary processes for manufacturing the finFETs of FIG. 1 according to some embodiments of the invention. [0019] FIG. 18 is a perspective diagram illustrating completed finFETs according to some embodiments of the invention.
DETAILED DESCRIPTION OF THE INVENTION [0020] Exemplary embodiments of the invention are more fully described in detail with reference to the accompanied drawings. The invention may be embodied in many different forms and should not be construed as being limited to the exemplary embodiments set forth herein. Rather, these exemplary embodiments are provided so that this disclosure is thorough and complete, and to convey the inventive concepts to those skilled in the art. [0021] FIG. 1 is a plan diagram illustrating a finFET according to some embodiments of the invention, and illustrates an active region formed in cell area and peripheral area and a gate electrode. [0022] Referring to FIG. 1, gate electrodes 112 a disposed on active regions 110 a are found in a cell area, and a gate electrode 112 b disposed on active regions 100 b are found in a peripheral area. The active regions 100 a and the gate electrodes 112 a in the cell area are positioned on the left of the drawing with a relatively small size, and the active regions 100 b and the gate electrode 112 b in the peripheral area are positioned on the right of the drawing with a relatively large size. [0023] FIGS. 2 to 11 are cross-sectional diagrams taken along the line I-I′ of FIG. 1 that illustrate some exemplary processes for manufacturing the finFETs of FIG. 1 according to some embodiments of the invention. [0024] With reference to FIG. 2, a bulk semiconductor substrate 100 is provided, and a first oxide layer 102 is formed on the bulk semiconductor substrate 100. Then, a first insulation layer is formed on the first oxide layer 102. The first oxide layer 102 is preferably formed to a thickness of about 100 Å, and the first insulation layer may be formed by depositing an SiN layer through LPCVD (Low Pressure Chemical Vapor Deposition) or PECVD (Plasma Enhanced Chemical Vapor Deposition), etc. [0025] A first photoresist pattern (not shown) for forming a fin as an active region is formed on the semiconductor substrate on which the first insulation layer was formed. The first insulation layer is etched until the first oxide layer 102 is exposed, by using the first photoresist pattern as a mask, to thus form a mask pattern. [0026] As shown in FIG. 3, an exposed portion of the first oxide layer 102 is removed, and a second oxide layer 106 is formed on an entire face of the semiconductor substrate on which the mask pattern 104 was formed. The second oxide layer 106 is formed through a recently developed ISSG (in-situ steam generation) method. By using the ISSG, silicon dioxide grows not only on silicon but also on silicon nitride. A quality of oxide through the ISSG method is better than CVD (Chemical Vapor Deposition) oxide. The ISSG method is performed within a chamber having temperature of about 900°° C. about 1100° C. and pressure of about 1000 Pa˜about 2000 Pa, into which oxygen added with hydrogen of about 0.5%˜33% is directly induced; and employs an exothermic oxidation of internal combustion for generating vapor from the induced hydrogen and oxygen. A surface of the semiconductor substrate 100 and upper part and side face of the mask pattern are oxidized. The second oxide layer 106 is formed to about 150 Å on the surface of semiconductor substrate, and is formed to about 100 Å on an upper part of the mask pattern 104. [0027] Thus, the upper part of semiconductor substrate 100 adjacent to the lower part of the mask pattern 104 becomes rounded in shape. This rounded portion corresponds to the upper edge portion of a fin type active region formed in a subsequent process. The rounding-processed upper edge portion of active region prevents a leakage current caused in case of a low threshold voltage, and prevents a defect due to electric fields being overly concentrated onto the edge portion. This rounding process solves several problems caused by forming the edge portion in a pointed shape. [0028] With reference to FIG. 4, the second oxide layer 106 provided on the surface of semiconductor substrate 100 and on an upper part of the mask pattern 104 is removed through an anisotropic etching process. The anisotropic etching process may employ a dry etching or plasma etching, etc. [0029] A second oxide layer 106 a formed on a side wall of the mask pattern 104 is not removed through the anisotropic etching process, and remains as a spacer in the mask pattern 104, so as to protect the rounded portion of the substrate 100 processed through the ISSG method. [0030] Referring to FIG. 5, the semiconductor substrate is etched by using the mask pattern 104 and the second oxide layer 106 a of spacer type as an etch mask, to form fin type active regions 100 a and 100 b. The active region 100 a and 100 b are formed to have a height of between about 2000 Å to 3000 Å, and preferably the height is about 2700 Å. The etching process used to form the active regions 100 a and 100 b may employ a dry etching as the anisotropic etching process, etc. [0031] In FIG. 6, the spacer-type second oxide layer 106 a formed on the side wall of the mask pattern 104 is removed through an isotropic etching process. The etching process may employ a wet etching as the isotropic etching process. [0032] The rounded upper edge portion of active region 100 a and 100 b is exposed by the etching process that removes the spacer type second oxide layer 106 a. [0033] As shown in FIG. 7, a third oxide layer 102 a is formed on an exposed surface of the semiconductor substrate. The third oxide layer 102 a is formed to a thickness of about 50 Å. A nitride layer liner 104 a is formed on the third oxide layer 102 a and on the mask pattern 104. The nitride layer liner 104 a may be formed up to a thickness of about 75 Å by using deposition methods such as LPCVD (Low Pressure Chemical Vapor Deposition), PECVD (Plasma Enhanced Chemical Vapor Deposition), etc. [0034] The nitride layer liner 104 a is provided to protect the active regions 100 a and 100 b in the active region isolation process. [0035] In FIG. 8, a device isolation film 108 is formed over the semiconductor substrate where the nitride layer liner 104 a was formed. The device isolation film 108 fills the regions that separate the active regions 100 a and 100 b. The device isolation film 108 may be formed with an oxide deposition process using a high density plasma to a thickness of about 5000 Å, which is thick enough to cover the semiconductor substrate. Then, a polishing process such as CMP (Chemical Mechanical Polishing) is performed for the isolation film 108 by using the mask pattern 104 formed on the upper part of the active regions 100 a, 100 b as a polishing stop layer. The device isolation film 108 is formed to electrically isolate the active regions 100 a, 100 b. [0036] Referring to FIG. 9, the device isolation film 108 may be wet etched so that an upper height of the device isolation film 108 equals an upper height of the active region 100 a and 100 b. That is, the device isolation film 108 that is first formed to an upper height of the mask pattern 104 may be wet etched, by about 400 Å, thereby resulting in the device isolation film 108 of FIG. 9. [0037] As shown in FIG. 10, a second insulation layer 104 b is formed on the resultant structure of FIG. 9. The second insulation layer 104 b may be formed by depositing a nitride layer to a thickness of about 200 Å, using LPCVD, PECVD, etc. [0038] With reference to FIG. 11, the second insulation layer 104 b is removed from upper parts of the device isolation film 108 and the nitride layer liner 104 a. A portion of the second insulation layer 104 b remains on a sidewall of the mask pattern 104. Thus, a spacer 104 c is formed on the upper edge portion of the active region. The spacer 104 c protects the rounded edge portion of active region 100 a and 100 b from being damaged in subsequent processes. The spacer 104 c may be formed by an etch back process. [0039] By the above-described processes, the active region 100 a and 100 b and the device isolation film 108 are formed on the cell area and on the peripheral area, as illustrated in FIG. 1. [0040] FIGS. 12-17 are cross-sectional diagrams that illustrate some exemplary processes for manufacturing the finFETs of FIG. 1 according to other embodiments of the invention. FIGS. 12 a, 13 a, 14 a, 15 a, 16 a, and 17 a are cross-sectional diagrams taken along the line I-I′ of FIG. 1. FIGS. 12 b, 13 b, 14 b, 15 b, 16 b, and 17 b are cross-sectional diagrams taken along the line II-II′ of FIG. 1. FIGS. 12 c, 13 c, 14 c, 15 c, 16 c, and 17 c are cross-sectional diagrams taken along the line III-III′ of FIG. 1. [0041] With reference to FIGS. 12 a to 12 c, a second photoresist pattern 110 is formed on the semiconductor substrate to expose the portions of the cell area where the gate electrodes 112 a will be formed. In other words, the second photoresist pattern 110 is disposed to cover the peripheral area and the portion of the cell area where the gate electrodes are not formed. [0042] The device isolation film 108 is anisotropically etched by using the second photoresist pattern 110, the mask pattern 104, and the spacer 104 c as an etch mask, thus forming an opening part 111 in the cell area. The anisotropic etching process may employ an etching method such as a dry etching or a plasma etching. The opening part 111 is formed with a predetermined depth, exposing the nitride layer liner 104 a formed on the sidewalls of the active region that corresponds to a portion where the gate electrodes 112 a of the cell area will be formed. The opening part 111 is formed to a depth of about 1000 to 1500 Å from an upper part of the active region. [0043] The spacer 104 c protects an upper edge portion of the active region 100 a and 100 b in etching the device isolation film 108. [0044] As shown in FIGS. 13 a to 13 c, the second photoresist pattern 110 is removed. Next, an isotropic etching process is performed to remove portions of the device isolation film 108 from the cell area and from the peripheral area, using the mask pattern 104 and the spacer 104 c as an etch mask. Thereby, a portion of the device isolation film 108 existing between the nitride layer liner 104 a corresponding to the upper edge portion of active regions 100 a and 100 b and the spacer 104 c is removed. [0045] Such a process prevents particle generation caused by the subsequent removal process for the mask pattern 104 and the spacer 104 c. [0046] In FIGS. 14 a to 14 c, the mask pattern 104 and the spacer 104 c are removed, a portion of the nitride layer 104 a exposed in the opening part 111 is removed, and a portion of the nitride layer 104 a exposed in the peripheral area by the edge portion of active region 100 b is removed. Thus, an upper portion of the active region is exposed under a formed state of the first oxide layer 102, and the edge portion of active region and a portion of sidewalls are exposed under a formed state of the third oxide layer 102 a. Herewith, the first oxide layer 102 and the third oxide layer 102 a formed on an upper part of the active region 100 a and 100 b and on a portion of the sidewalls function as a gate insulation layer. [0047] In subsequent processes, the following processes may be added. That is, the first oxide layer 102 and the third oxide layer 102 a, which are formed on the upper edge portion of active region including the cell area and the peripheral area and in partial sidewalls, are removed, and then a fourth oxide layer (not shown) is formed with about 70 Å. The fourth oxide layer is formed to function as a gate insulation layer, because the first oxide layer 102 and the third oxide layer 102 a may be damaged during the above-described processes, causing some trouble for a normal operation as the gate insulation layer. [0048] In FIGS. 15 a to 15 c, a conductive layer 112 is formed on the semiconductor substrate where the gate insulation layer was formed. The conductive layer 112 is formed enough to sufficiently fill the opening part 111 and cover an upper part of the active regions 100 a and 100 b. The conductive layer 112 is preferably formed to a thickness of about 800 Å on the upper part of the active regions. The conductive layer 112 may be formed of polysilicon material, or it may be formed of a metal layer or some other conductive material. [0049] In FIGS. 16 a to 16 c, a metal silicide layer 114 is formed over the semiconductor substrate where the conductive layer 112 was formed. The metal silicide layer 114 is preferably formed to a thickness of about 1000 Å and may be, for example, tungsten silicide. Next, an insulation layer 116 that functions as a gate capping layer may be formed over the semiconductor substrate where the metal silicide layer 114 was formed. The insulation layer 116 is preferably formed to a thickness of about 2000 Å and may be, for example, formed of a nitride layer material. [0050] In FIGS. 17 a to 17 c, on the semiconductor substrate on which the conductive layer 112, the metal silicide layer 114, and the insulation layer 116 as the capping layer were formed, a third photoresist pattern (not shown) for forming a gate is formed. Then, an anisotropic etching process is progressed by using the third photoresist pattern as an etching mask, to form a gate capping layer 116 a. Subsequently, the third photoresist pattern is removed through an ashing or stripping process, and the metal silicide layer 114 and the conductive layer 112 are anisotropically etched by using the gate capping layer 116 a as an etch mask and the device isolation film 108 as an etching stop layer, to thus form a gate electrode 112 a that includes a metal silicide layer 114 a. [0051] The gate electrode 112 a and the gate capping layer 116 a may alternatively be formed by sequentially anisotropic etching the insulation layer 116 as the gate capping layer, the metal silicide layer 114 and the conductive layer 112, by using the third photoresist pattern as an etch mask and the device isolation film 108 as the etching stop layer. [0052] FIG. 18 is a perspective diagram illustrating completed finFETs according to the embodiments of the invention described above. [0053] Referring to FIG. 18, the device isolation film 108 surrounds the active region 100 a formed on the semiconductor substrate 100. The conductive layer 112 fills the opening part formed on the device isolation film 108, and the gate electrode 112 a is formed in contact with a portion of sidewalls of the active region 100 a and covering an upper portion of the active region 100 a. The metal silicide layer 114 a and the gate capping layer 116 a are formed on an upper part of the gate electrode 112 a. [0054] In the exemplary processes for forming the gate electrode described above, the device isolation film 108 has a height that is equal to an upper part of the fin type active regions 100 a and 100 b, and a damascene method is employed, like forming the opening part 111 in the device isolation film 108 and filling the opening part 111 with the conductive layer 112, etc. Thus, in the etching process to form the gate electrode 112 a, an etch amount is small, and also in etching the conductive layer 112 only till an upper part of the active region, a separation of gate electrode is easy and an etching byproduct is small. [0055] The finFET is completed by forming source and drain regions through an ion implantation under interposing the gate electrode 112 a therebetween on the remaining portion of active region where the gate electrode 112 a and the gate capping layer 116 a are not formed. [0056] Though the finFET formed through the above processes may be desirably applied to a DRAM (Dynamic Random Access Memory) cell, it goes without saying that this is applicable to a formation of other memory devices such as a SRAM, etc. [0057] As described above, according to embodiments of the invention, a method of forming a finFET prevents or substantially reduces problems such as a concentration of electric field or a leakage current, by rounding an upper edge portion of the fin type active region. The formation of a gate electrode using a damascene method provides process simplification, makes separation of the gate electrode easier, and prevents or reduces a short of the gate electrode. In addition, in the etching process for separating the gate electrode, the etching amount is effectively reduced, lessening problems caused by too much etching by-product. [0058] Embodiments of the invention may be practiced in many ways. What follows are exemplary, non-limiting descriptions of some of these embodiments. [0059] According to an example embodiment of the invention, a method of forming a finFET includes forming an active region of fin type under an exposure state of sidewalls on a semiconductor substrate; forming a gate insulation layer on an upper part of the active region and in the sidewalls, and then forming a device isolation film surrounding the active region by an upper height of the active region, and forming an opening part for partially exposing the sidewalls on the device isolation film; forming a gate electrode by filling the opening part with conductive layer with covering an upper portion of the active region; and forming source and drain between which the gate electrode is formed, on a portion where the gate electrode of active region is not formed. [0060] According to another example embodiment of the invention, a method of forming a finFET includes forming an active region of fin type under an exposure state f sidewalls on a semiconductor substrate, and forming a device isolation film surrounding the active region by an upper height of the active region; forming an opening part for partially exposing the sidewalls of active region on a portion of the device isolation film; interposing a gate insulation layer in a portion of sidewalls exposed by the opening part and in an upper portion of the active region, and thus forming a gate electrode that fills the opening part and also covers an upper portion of the active region; and forming source and drain between which the gate electrode is formed, on a portion where the gate electrode is not formed in the active region. [0061] Herewith, the active region is obtained by rounding an upper edge portion thereof, and it may be desirable to obtain the rounded edge portion of the active region through an oxide layer forming process using ISSG. [0062] According to another example embodiment of the invention, a method of forming a finFET includes the following processes. [0063] A mask pattern of laminated structure having a first oxide layer and a first insulation layer of nitride layer material is formed by a first photoresist pattern to form a fin-type active region on a face of a bulk semiconductor substrate. [0064] A second oxide layer is formed through an ISSG process on a side face and an upper part of the semiconductor substrate and the mask pattern, thereby forming a rounded portion between the semiconductor substrate and a side face of the mask pattern. [0065] The second oxide layer, except for the portion formed on the side face of the mask pattern, is removed. Then the semiconductor substrate is etched by using the mask pattern and the second oxide layer provided in the side face of the mask pattern as an mask, to thus form a fin-type active region. [0066] A rounded edge portion formed from the upper part of active region is exposed by removing the second oxide layer formed on the side face of mask pattern, and a third oxide layer is formed on an exposed portion of the semiconductor substrate including the active region. A nitride layer liner is formed on a face of semiconductor substrate where the third oxide layer was formed. [0067] A device isolating insulation layer fills a face of the semiconductor substrate where the nitride layer liner was formed. An isolation layer is formed by performing a planarization process through use of the mask pattern as a planarization stop layer. [0068] The device isolation film is etched back until an upper part of the active region is exposed by using the mask pattern as an etch mask. [0069] A second insulation layer of nitride layer material is formed with a predetermined thickness on a face of the semiconductor substrate, and is then etched back to expose an upper part of the device isolation film, thus forming a nitride layer spacer on a sidewall of the mask pattern. [0070] An opening part for partially exposing sidewalls of the active region is formed by etching the device isolation film to a predetermined depth by using a second photoresist pattern and the nitride layer spacer as a mask, the second photoresist pattern being for exposing only a portion where a gate of the cell area will be formed. [0071] The second photoresist pattern is removed, and an isotropic etching process is performed by using the nitride layer spacer as a mask, to remove a portion of the device isolation film formed between the nitride layer liner and the upper edge of active region. [0072] The mask pattern from an upper part of the active region, the nitride layer spacer, and the nitride layer liner of the exposed sidewall are removed. [0073] A polysilicon layer as a conductive layer having a given thickness is formed, filling the opening part, on a face of the semiconductor substrate from which the nitride layer liner was removed. Subsequently, a tungsten silicide layer and a nitride layer as a capping layer are sequentially formed on the conductive layer. [0074] The nitride layer as the capping layer, the tungsten silicide layer, and the polysilicon layer are sequentially etched by a third photoresist pattern until the device isolation film is exposed, to form a gate electrode and a gate capping layer. [0075] Source and drain regions between which the gate electrode is formed, are formed on a portion of active region where the gate electrode is not formed. [0076] The method of forming the finFET may further include, removing the first oxide layer and the third oxide layer, which are formed on an upper part of the exposed active region and in the exposed sidewalls, to thus expose an upper part of active region and a portion of the sidewalls, after removing the mask pattern from the upper part of active region, the nitride layer spacer and the nitride layer liner of exposed sidewall; and forming a gate insulation layer on an upper part of the exposed active region and in a portion of the sidewalls. [0077] The method simplifies the separation of the gate electrode, substantially reduces problems caused by etching byproduct, prevents leakage current in the channel region, and prevents excessive electric field concentration onto an edge part of the active region. [0078] It will be apparent to those skilled in the art that modifications and variations can be made to the exemplary embodiments of the invention described above without deviating from the spirit or scope of the invention. Thus, it is intended that the invention cover any such modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents. For instance, a shape of the substrate, the gate electrode or fin, and a configuration of layer material, may be changed, and manufacturing processes may be added or reduced. Accordingly, these and other changes and modifications are seen to be within the true spirit and scope of the invention as defined by the appended claims. Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS6417047 *Sep 20, 2000Jul 9, 2002Kabushiki Kaisha ToshibaManufacturing method of a non-volatile semiconductor memory device having isolation regionsUS6548859 *Aug 28, 2001Apr 15, 2003Mitsubishi Denki Kabushiki KaishaMOS semiconductor device and method of manufacturing the sameUS6642090 *Jun 3, 2002Nov 4, 2003International Business Machines CorporationFin FET devices from bulk semiconductor and method for formingUS6846734 *Nov 20, 2002Jan 25, 2005International Business Machines CorporationMethod and process to make multiple-threshold metal gates CMOS technologyUS6855588 *Oct 7, 2003Feb 15, 2005United Microelectronics Corp.Method of fabricating a double gate MOSFET deviceUS20030122186 *Dec 23, 2002Jul 3, 2003Nat'l. Inst. Of Advanced Indust'l Sci. And Tech.Double-gate field-effect transistor, integrated circuit using the transistor and method of manufacturing the same* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS7205217 *Jul 26, 2005Apr 17, 2007Powerchip Semiconductor Corp.Method for forming trench gate dielectric layerUS7323375 *Mar 28, 2005Jan 29, 2008Samsung Electronics Co., Ltd.Fin field effect transistor device and method of fabricating the sameUS7358142 *Jan 28, 2005Apr 15, 2008Samsung Electronics Co., Ltd.Method for forming a FinFET by a damascene processUS7488654 *Aug 24, 2006Feb 10, 2009Samsung Electronics Co., Ltd.Fabrication of local damascene finFETs using contact type nitride damascene maskUS7535061 *Oct 25, 2006May 19, 2009Samsung Electronics Co., Ltd.Fin-field effect transistors (Fin-FETs) having protection layersUS7588985 *Dec 28, 2006Sep 15, 2009Hynix Semiconductor Inc.Method for fabricating fin transistorUS7902035Jun 15, 2009Mar 8, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor device having multiple fin heightsUS7902607Dec 23, 2008Mar 8, 2011Samsung Electronics Co., Ltd.Fabrication of local damascene finFETs using contact type nitride damascene maskUS7910994Oct 15, 2007Mar 22, 2011Taiwan Semiconductor Manufacturing Company, Ltd.System and method for source/drain contact processingUS7915112Sep 23, 2008Mar 29, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Metal gate stress film for mobility enhancement in FinFET deviceUS7919335Apr 20, 2009Apr 5, 2011Taiwan Semiconductor Manufacturing Co., Ltd.Formation of shallow trench isolation using chemical vapor etchUS7939889Oct 16, 2007May 10, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Reducing resistance in source and drain regions of FinFETsUS7943986Jun 12, 2007May 17, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Method for fabricating a body contact in a finfet structure and a device including the sameUS7989355Feb 12, 2009Aug 2, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Method of pitch halvingUS8004042Mar 20, 2009Aug 23, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Static random access memory (SRAM) cell and method for forming sameUS8034677Feb 25, 2010Oct 11, 2011Taiwan Semiconductor Manufacturing Co., Ltd.Integrated method for forming high-k metal gate FinFET devicesUS8039179Dec 29, 2010Oct 18, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuit layout designUS8048723Dec 5, 2008Nov 1, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Germanium FinFETs having dielectric punch-through stoppersUS8048813Dec 1, 2008Nov 1, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Method of reducing delamination in the fabrication of small-pitch devicesUS8053299Apr 17, 2009Nov 8, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Method of fabrication of a FinFET elementUS8058692Dec 29, 2008Nov 15, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Multiple-gate transistors with reverse T-shaped finsUS8062963Oct 8, 2010Nov 22, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Method of fabricating a semiconductor device having an epitaxy regionUS8076190Aug 4, 2009Dec 13, 2011International Business Machines CorporationSea-of-fins structure on a semiconductor substrate and method of fabricationUS8093111 *Dec 29, 2008Jan 10, 2012Hynix Semiconductor Inc.Semiconductor device including partial silicon on insulator fin structure and method for fabricating the sameUS8101994Oct 26, 2010Jan 24, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor device having multiple fin heightsUS8106459May 6, 2008Jan 31, 2012Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs having dielectric punch-through stoppersUS8110466Jul 26, 2010Feb 7, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Cross OD FinFET patterningUS8114721Dec 15, 2009Feb 14, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Method of controlling gate thickness in forming FinFET devicesUS8143114Feb 15, 2011Mar 27, 2012Taiwan Semiconductor Manufacturing Co., Ltd.System and method for source/drain contact processingUS8144501Dec 29, 2008Mar 27, 2012Taiwan Semiconductor Manufacturing Co., Ltd.Read/write margin improvement in SRAM design using dual-gate transistorsUS8153493Nov 7, 2008Apr 10, 2012Taiwan Semiconductor Manufacturing Company, Ltd.FinFET process compatible native transistorUS8173499Mar 30, 2010May 8, 2012Taiwan Semiconductor Manufacturing Co., Ltd.Method of fabricating a gate stack integration of complementary MOS deviceUS8174073May 30, 2007May 8, 2012Taiwan Semiconductor Manufacturing Co., Ltd.Integrated circuit structures with multiple FinFETsUS8187928Sep 21, 2010May 29, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Methods of forming integrated circuitsUS8212295Jun 30, 2010Jul 3, 2012Taiwan Semiconductor Manufacturing Company, Ltd.ROM cell circuit for FinFET devicesUS8237201May 30, 2007Aug 7, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Layout methods of integrated circuits having unit MOS devicesUS8241823Sep 29, 2011Aug 14, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Method of fabrication of a semiconductor device having reduced pitchUS8258572Sep 24, 2010Sep 4, 2012Taiwan Semiconductor Manufacturing Company, Ltd.SRAM structure with FinFETs having multiple finsUS8258602Nov 13, 2009Sep 4, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Bipolar junction transistors having a finUS8258848Sep 7, 2010Sep 4, 2012Taiwan Semiconductor Manufacturing Co., Ltd.Level shifterUS8263451Feb 26, 2010Sep 11, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Epitaxy profile engineering for FinFETsUS8263462Dec 31, 2008Sep 11, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Dielectric punch-through stoppers for forming FinFETs having dual fin heightsUS8264021Apr 16, 2010Sep 11, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Finfets and methods for forming the sameUS8264032Apr 9, 2010Sep 11, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Accumulation type FinFET, circuits and fabrication method thereofUS8278173Jun 30, 2010Oct 2, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Method of fabricating gate structuresUS8278179Mar 9, 2010Oct 2, 2012Taiwan Semiconductor Manufacturing Co., Ltd.LDD epitaxy for FinFETsUS8278196Jul 21, 2010Oct 2, 2012Taiwan Semiconductor Manufacturing Company, Ltd.High surface dopant concentration semiconductor device and method of fabricatingUS8283231Jun 11, 2009Oct 9, 2012Taiwan Semiconductor Manufacturing Company, Ltd.finFET drive strength modificationUS8286114Aug 2, 2007Oct 9, 2012Taiwan Semiconductor Manufacturing Company, Ltd.3-dimensional device design layoutUS8293616Nov 13, 2009Oct 23, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Methods of fabrication of semiconductor devices with low capacitanceUS8298925Nov 8, 2010Oct 30, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Mechanisms for forming ultra shallow junctionUS8305790Mar 16, 2010Nov 6, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Electrical anti-fuse and related applicationsUS8305829Feb 18, 2010Nov 6, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Memory power gating circuit for controlling internal voltage of a memory array, system and method for controlling the sameUS8310013Feb 11, 2010Nov 13, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Method of fabricating a FinFET deviceUS8319311Jan 18, 2010Nov 27, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Hybrid STI gap-filling approachUS8331068Nov 2, 2009Dec 11, 2012Taiwan Semiconductor Manufacturing Company, Ltd.ESD protection for FinFETsUS8334570Mar 4, 2011Dec 18, 2012Taiwan Semiconductor Manufacturing Co., Ltd.Metal gate stress film for mobility enhancement in FinFET deviceUS8338305Oct 19, 2010Dec 25, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Multi-fin device by self-aligned castle fin formationUS8357569Sep 29, 2009Jan 22, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Method of fabricating finfet deviceUS8362572Feb 24, 2010Jan 29, 2013Taiwan Semiconductor Manufacturing Co., Ltd.Lower parasitic capacitance FinFETUS8362575Jul 7, 2010Jan 29, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Controlling the shape of source/drain regions in FinFETsUS8367498Oct 18, 2010Feb 5, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Fin-like field effect transistor (FinFET) device and method of manufacturing sameUS8373219Apr 30, 2012Feb 12, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Method of fabricating a gate stack integration of complementary MOS deviceUS8373229Aug 30, 2010Feb 12, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Gate controlled bipolar junction transistor on fin-like field effect transistor (FinFET) structureUS8373238Jul 26, 2010Feb 12, 2013Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs with multiple Fin heightsUS8395195Feb 9, 2010Mar 12, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Bottom-notched SiGe FinFET formation using condensationUS8399931Jun 30, 2010Mar 19, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Layout for multiple-fin SRAM cellUS8400813Nov 12, 2009Mar 19, 2013Taiwan Semiconductor Manufacturing Company, Ltd.One-time programmable fuse with ultra low programming currentUS8415718May 20, 2010Apr 9, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Method of forming epi film in substrate trenchUS8426923Jun 9, 2010Apr 23, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Multiple-gate semiconductor device and methodUS8431453Mar 31, 2011Apr 30, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Plasma doping to reduce dielectric loss during removal of dummy layers in a gate structureUS8440517Oct 13, 2010May 14, 2013Taiwan Semiconductor Manufacturing Company, Ltd.FinFET and method of fabricating the sameUS8441107Aug 30, 2012May 14, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Gate structuresUS8445340Nov 19, 2009May 21, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Sacrificial offset protection film for a FinFET deviceUS8455321Nov 11, 2011Jun 4, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Multiple-gate transistors with reverse T-shaped finsUS8455860Nov 10, 2009Jun 4, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Reducing source/drain resistance of III-V based transistorsUS8455929Jun 30, 2010Jun 4, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Formation of III-V based devices on semiconductor substratesUS8461015Apr 9, 2010Jun 11, 2013Taiwan Semiconductor Manufacturing Company, Ltd.STI structure and method of forming bottom void in sameUS8472227Jan 27, 2010Jun 25, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuits and methods for forming the sameUS8482073Mar 25, 2010Jul 9, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuit including FINFETs and methods for forming the sameUS8482952Feb 17, 2011Jul 9, 2013Taiwan Semiconductor Manufacturing Company, Ltd.One time programming bit cellUS8486769Nov 19, 2010Jul 16, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Method for forming metrology structures from fins in integrated circuitryUS8492215Jul 14, 2011Jul 23, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Static random access memory (SRAM) cell and method for forming sameUS8497528May 6, 2010Jul 30, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Method for fabricating a strained structureUS8513107Jan 26, 2010Aug 20, 2013Taiwan Semiconductor Manufacturing Co., Ltd.Replacement gate FinFET devices and methods for forming the sameUS8519481Nov 4, 2009Aug 27, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Voids in STI regions for forming bulk FinFETsUS8525267Nov 23, 2010Sep 3, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Device and method for forming Fins in integrated circuitryUS8536658Oct 12, 2012Sep 17, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Mechanisms for forming ultra shallow junctionUS8546242May 25, 2012Oct 1, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Hybrid gap-fill approach for STI formationUS8557692Jan 12, 2010Oct 15, 2013Taiwan Semiconductor Manufacturing Company, Ltd.FinFET LDD and source drain implant techniqueUS8570698Nov 27, 2012Oct 29, 2013Taiwan Semiconductor Manufacturing Company, Ltd.ESD protection for FinFETsUS8575727May 2, 2013Nov 5, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Gate structuresUS8592915Jan 25, 2011Nov 26, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Doped oxide for shallow trench isolation (STI)US8592918Jul 26, 2010Nov 26, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Forming inter-device STI regions and intra-device STI regions using different dielectric materialsUS8598641Nov 2, 2011Dec 3, 2013International Business Machines CorporationSea-of-fins structure on a semiconductor substrate and method of fabricationUS8603924Jan 11, 2011Dec 10, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Methods of forming gate dielectric materialUS8609495Apr 8, 2010Dec 17, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Hybrid gate process for fabricating finfet deviceUS8610240Jul 16, 2010Dec 17, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuit with multi recessed shallow trench isolationUS8617948May 9, 2011Dec 31, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Reducing resistance in source and drain regions of FinFETsUS8617976Nov 10, 2009Dec 31, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Source/drain re-growth for manufacturing III-V based transistorsUS8621398May 14, 2010Dec 31, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Automatic layout conversion for FinFET deviceUS8623728Jul 7, 2010Jan 7, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Method for forming high germanium concentration SiGe stressorUS8629478Jun 10, 2010Jan 14, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Fin structure for high mobility multiple-gate transistorUS8633076Nov 23, 2010Jan 21, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Method for adjusting fin width in integrated circuitryUS8637135Aug 13, 2010Jan 28, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Non-uniform semiconductor device active area pattern formationUS8648400Sep 28, 2011Feb 11, 2014Taiwan Semiconductor Manufacturing Company, Ltd.FinFET semiconductor device with germanium (GE) finsUS8653608Jul 23, 2010Feb 18, 2014Taiwan Semiconductor Manufacturing Company, Ltd.FinFET design with reduced current crowdingUS8653609Jun 7, 2013Feb 18, 2014Taiwan Semiconductor Manufacturing Company, Ltd.FinFET design with reduced current crowdingUS8653630Mar 12, 2013Feb 18, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Layout for multiple-Fin SRAM cellUS8659072Sep 24, 2010Feb 25, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Series FinFET implementation schemesUS8673709Feb 11, 2013Mar 18, 2014Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs with multiple fin heightsUS8674341Dec 16, 2009Mar 18, 2014Taiwan Semiconductor Manufacturing Company, Ltd.High-mobility multiple-gate transistor with improved on-to-off current ratioUS8674408Apr 30, 2013Mar 18, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Reducing source/drain resistance of III-V based transistorsUS8675397Jun 25, 2010Mar 18, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Cell structure for dual-port SRAMUS8697539Dec 19, 2012Apr 15, 2014Taiwan Semiconductor Manufacturing Co., Ltd.Method of making lower parasitic capacitance FinFETUS8703565Mar 11, 2013Apr 22, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Bottom-notched SiGe FinFET formation using condensationUS8703593Jun 14, 2013Apr 22, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Techniques for FinFET dopingUS8709928Jan 19, 2010Apr 29, 2014Taiwan Semiconductor Manufacturing Co., Ltd.Semiconductor fin device and method for forming the same using high tilt angle implantUS8722520Nov 17, 2011May 13, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Method of fabricating a semiconductor device having an epitaxy regionUS8723271Jun 14, 2013May 13, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Voids in STI regions for forming bulk FinFETsUS8729627May 14, 2010May 20, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Strained channel integrated circuit devicesUS8735266Aug 20, 2013May 27, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Mechanisms for forming ultra shallow junctionUS8742491Jan 31, 2012Jun 3, 2014Taiwan Semiconductor Manufacturing Company, Ltd.FinFET process compatible native transistorUS8747992Jun 13, 2013Jun 10, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Non-uniform semiconductor device active area pattern formationUS8748993Oct 4, 2013Jun 10, 2014Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs with multiple fin heightsUS8759943Oct 8, 2010Jun 24, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Transistor having notched fin structure and method of making the sameUS8766376Jul 12, 2013Jul 1, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Static random access memory (SRAM) cell and method for forming sameUS8769446Sep 8, 2011Jul 1, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Method and device for increasing fin device density for unaligned finsUS8778807Oct 5, 2011Jul 15, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Method of reducing delamination in the fabrication of small-pitch devicesUS8779527Oct 8, 2012Jul 15, 2014Taiwan Semiconductor Manufacturing Company, Ltd.FinFET drive strength modificationUS8785286Feb 9, 2010Jul 22, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Techniques for FinFET dopingUS8796095Sep 22, 2011Aug 5, 2014Taiwan Semiconductor Manufacturing Co., Ltd.Integrated method for forming metal gate FinFET devicesUS8796124Oct 25, 2011Aug 5, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Doping method in 3D semiconductor deviceUS8796156Jan 4, 2012Aug 5, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Cross OD FinFET patterningUS8796759Jul 15, 2010Aug 5, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Fin-like field effect transistor (FinFET) device and method of manufacturing sameUS8803202Jul 25, 2012Aug 12, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Layout methods of integrated circuits having unit MOS devicesUS8806397Sep 4, 2013Aug 12, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Method and device for increasing fin device density for unaligned finsUS8809940Apr 9, 2013Aug 19, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Fin held effect transistorUS8809963Aug 29, 2012Aug 19, 2014Taiwan Semiconductor Manufacturing Company, Ltd.SRAM structure with FinFETs having multiple finsUS8813014Dec 30, 2009Aug 19, 2014Taiwan Semiconductor Manufacturing Co., Ltd.Semiconductor device and method for making the same using semiconductor fin density design rulesUS8816391Nov 10, 2009Aug 26, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Source/drain engineering of devices with high-mobility channelsUS8846465Jun 5, 2013Sep 30, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuit with multi recessed shallow trench isolationUS8846466Sep 5, 2013Sep 30, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Forming inter-device STI regions and intra-device STI regions using different dielectric materialsUS8847361 *Jun 14, 2013Sep 30, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Memory cell layoutUS8853013 *Aug 19, 2011Oct 7, 2014United Microelectronics Corp.Method for fabricating field effect transistor with fin structureUS8877602Jun 9, 2011Nov 4, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Mechanisms of doping oxide for forming shallow trench isolationUS8883597Jul 31, 2007Nov 11, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Method of fabrication of a FinFET elementUS8895383Apr 16, 2013Nov 25, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Multiple-gate semiconductor device and methodUS8896055Aug 14, 2012Nov 25, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Accumulation type FinFET, circuits and fabrication method thereofUS8912602Apr 12, 2010Dec 16, 2014Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs and methods for forming the sameUS8927353May 7, 2007Jan 6, 2015Taiwan Semiconductor Manufacturing Co., Ltd.Fin field effect transistor and method of forming the sameUS8937353Mar 1, 2010Jan 20, 2015Taiwan Semiconductor Manufacturing Co., Ltd.Dual epitaxial process for a finFET deviceUS8941153Aug 30, 2010Jan 27, 2015Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs with different fin heightsUS8942030Jun 25, 2010Jan 27, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Structure and method for SRAM cell circuitUS8946811Jul 10, 2006Feb 3, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Body-tied, strained-channel multi-gate device and methods of manufacturing sameUS8957477Oct 13, 2011Feb 17, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Germanium FinFETs having dielectric punch-through stoppersUS8957482Mar 25, 2010Feb 17, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Electrical fuse and related applicationsUS8975144Nov 30, 2012Mar 10, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Controlling the shape of source/drain regions in FinFETsUS8980719Apr 28, 2010Mar 17, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Methods for doping fin field-effect transistorsUS8994116Nov 19, 2013Mar 31, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Hybrid gate process for fabricating FinFET deviceUS9006788Nov 14, 2013Apr 14, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Source/drain re-growth for manufacturing III-V based transistorsUS9026959Jul 17, 2014May 5, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Method and device for increasing fin device density for unaligned finsUS9040393Sep 23, 2011May 26, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Method of forming semiconductor structureUS9048122Jul 11, 2014Jun 2, 2015Taiwan Semiconductor Manufacturing Company, Ltd.FinFET drive strength modificationUS9048181May 27, 2014Jun 2, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Mechanisms for forming ultra shallow junctionUS9048259Jul 31, 2012Jun 2, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Dielectric punch-through stoppers for forming FinFETs having dual fin heightsUS9054194Jan 6, 2010Jun 9, 2015Taiwan Semiconductor Manufactruing Company, Ltd.Non-planar transistors and methods of fabrication thereofUS9076689Nov 14, 2013Jul 7, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Reducing resistance in source and drain regions of FinFETsUS9087725May 14, 2014Jul 21, 2015Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs with different fin height and EPI height settingUS9105664May 16, 2014Aug 11, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Method for enhancing channel strainUS9112052May 12, 2014Aug 18, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Voids in STI regions for forming bulk FinFETsUS9117905Dec 22, 2009Aug 25, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Method for incorporating impurity element in EPI silicon processUS9130058Sep 1, 2010Sep 8, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Forming crown active regions for FinFETsUS9147594Jun 5, 2013Sep 29, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Method for fabricating a strained structureUS9159808Nov 12, 2009Oct 13, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Selective etch-back process for semiconductor devicesUS9166022Nov 2, 2010Oct 20, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Fin-like field effect transistor (FinFET) device and method of manufacturing sameUS9184053Jan 7, 2013Nov 10, 2015Renesas Electronics CorporationSemiconductor device and method of manufacturing the sameUS9184088Oct 25, 2013Nov 10, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Method of making a shallow trench isolation (STI) structuresUS9190417Feb 1, 2013Nov 17, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Fin-like field effect transistor (FinFET) device and method of manufacturing sameUS9209280Feb 12, 2015Dec 8, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Methods for doping fin field-effect transistorsUS9209300Jul 22, 2014Dec 8, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Fin field effect transistorUS9214554Jan 28, 2015Dec 15, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Body-tied, strained-channel multi-gate device and methods of manufacturing sameUS9224737Nov 26, 2014Dec 29, 2015Taiwan Semiconductor Manufacturing Co., Ltd.Dual epitaxial process for a finFET deviceUS9230959Dec 8, 2011Jan 5, 2016Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs having dielectric punch-through stoppersUS9245080Jul 22, 2014Jan 26, 2016Taiwan Semiconductor Manufacturing Co., Ltd.Semiconductor device and method for making the same using semiconductor fin density design rulesUS9245805Jul 7, 2010Jan 26, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Germanium FinFETs with metal gates and stressorsUS9257344Jun 26, 2015Feb 9, 2016Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs with different fin height and EPI height settingUS9299785Jun 17, 2015Mar 29, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Reducing resistance in source and drain regions of FinFETsUS9312179Mar 17, 2010Apr 12, 2016Taiwan-Semiconductor Manufacturing Co., Ltd.Method of making a finFET, and finFET formed by the methodUS9356150Aug 24, 2015May 31, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Method for incorporating impurity element in EPI silicon processUS9362290 *Feb 8, 2010Jun 7, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Memory cell layoutUS9373704Nov 24, 2014Jun 21, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Multiple-gate semiconductor device and methodUS9385046Aug 14, 2015Jul 5, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Voids in STI regions for forming bulk FinFETsUS9406800Dec 15, 2015Aug 2, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Body-tied, strained-channel multi-gate device and methods of manufacturing sameUS9419089 *May 18, 2015Aug 16, 2016United Microelectronics Corp.Semiconductor structure and manufacturing method thereofUS9425102Jan 7, 2015Aug 23, 2016Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs with different fin heightsUS9450097Nov 17, 2015Sep 20, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Methods for doping Fin field-effect transistors and Fin field-effect transistorUS9472550Dec 12, 2013Oct 18, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Adjusted fin width in integrated circuitryUS9484462Apr 23, 2010Nov 1, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Fin structure of fin field effect transistorUS9502244May 27, 2016Nov 22, 2016United Microelectronics Corp.Manufacturing method for forming semiconductor structureUS9515089 *May 14, 2015Dec 6, 2016International Business Machines CorporationBulk fin formation with vertical fin sidewall profileUS9515187Jan 29, 2015Dec 6, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Controlling the shape of source/drain regions in FinFETsUS9543210Sep 5, 2015Jan 10, 2017Taiwan Semiconductor Manufacturing Company, Ltd.Forming crown active regions for FinFETsUS9564529Sep 3, 2015Feb 7, 2017Taiwan Semiconductor Manufacturing Company, Ltd.Method for fabricating a strained structure and structure formedUS9601598Jul 30, 2014Mar 21, 2017Taiwan Semiconductor Manufacturing Company, Ltd.Method of manufacturing a fin-like field effect transistor (FinFET) deviceUS9640441Jul 1, 2016May 2, 2017Taiwan Semiconductor Manufacturing Company, Ltd.Voids in STI regions for forming bulk FinFETsUS9653552Jul 8, 2016May 16, 2017Taiwan Semiconductor Manufacturing Company, Ltd.Body-tied, strained-channel multi-gate device and methodsUS9660082Dec 11, 2013May 23, 2017Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuit transistor structure with high germanium concentration SiGe stressorUS9691627 *Dec 9, 2015Jun 27, 2017Samsung Electronics Co., Ltd.Methods of forming semiconductor devices using auxiliary layers for trimming marginUS9691774Jan 20, 2015Jun 27, 2017Taiwan Semiconductor Manufacturing Company, Ltd.Structure and method for SRAM cell circuitUS9698060Jan 25, 2016Jul 4, 2017Taiwan Semiconductor Manufacturing Company, Ltd.Germanium FinFETs with metal gates and stressorsUS9711412Aug 19, 2016Jul 18, 2017Taiwan Semiconductor Munufacturing Company, Ltd.FinFETs with different fin heightsUS20050170593 *Jan 28, 2005Aug 4, 2005Hee-Soo KangMethod for forming a FinFET by a damascene processUS20050250285 *Mar 28, 2005Nov 10, 2005Jae-Man YoonFin field effect transistor device and method of fabricating the sameUS20060145259 *Dec 29, 2005Jul 6, 2006Park Jeong HFin field-effect transistor and method for fabricating the sameUS20060160306 *Jul 26, 2005Jul 20, 2006Min-San HuangMethod for forming trench gate dielectric layerUS20070018239 *Jul 20, 2005Jan 25, 2007International Business Machines CorporationSea-of-fins structure on a semiconductor substrate and method of fabricationUS20070034925 *Oct 25, 2006Feb 15, 2007Deok-Hyung LeeFin-field effect transistors (Fin-FETs) having protection layersUS20070111455 *Aug 24, 2006May 17, 2007Samsung Electronics Co., Ltd.Fabrication of local damascene finFETs using contact type nitride damascene maskUS20070134884 *Jul 18, 2006Jun 14, 2007Samsung Electronics Co., Ltd.Isolation method of defining active fins, method of fabricating semiconductor device using the same and semiconductor device fabricated therebyUS20070228372 *Jun 12, 2007Oct 4, 2007Taiwan Semiconductor Manufacturing Company, Ltd.Method for Fabricating a Body Contact in a Finfet Structure and a Device Including the SameUS20080006908 *Jul 10, 2006Jan 10, 2008Taiwan Semiconductor Manufacturing Company, Ltd.Body-tied, strained-channel multi-gate device and methods of manufacturing sameUS20080035991 *Apr 4, 2007Feb 14, 2008Sang-Hyeon LeeTransistor Having Recess Channel Structure and Fin Structure, Semiconductor Device Employing the Transistor, and Method of Fabricating the Semiconductor DeviceUS20080081420 *Dec 28, 2006Apr 3, 2008Hynix Semiconductor Inc.Method for fabricating fin transistorUS20080277745 *May 7, 2007Nov 13, 2008Taiwan Semiconductor Manufacturing Co., Ltd.Fin filled effect transistor and method of forming the sameUS20080296691 *May 30, 2007Dec 4, 2008Harry ChuangLayout methods of integrated circuits having unit MOS devicesUS20090035909 *Jul 31, 2007Feb 5, 2009Taiwan Semiconductor Manufacturing Company, Ltd.Method of fabrication of a finfet elementUS20090095980 *Oct 16, 2007Apr 16, 2009Chen-Hua YuReducing Resistance in Source and Drain Regions of FinFETsUS20090096002 *Oct 15, 2007Apr 16, 2009Chen-Hua YuSystem and Method for Source/Drain Contact ProcessingUS20090121292 *Dec 23, 2008May 14, 2009Yong-Sung KimFabrication of local damascene finFETs using contact type nitride damascene maskUS20090253266 *Jun 15, 2009Oct 8, 2009Chen-Hua YuSemiconductor Device Having Multiple Fin HeightsUS20090278196 *May 6, 2008Nov 12, 2009Cheng-Hung ChangFinFETs having dielectric punch-through stoppersUS20090309136 *Aug 4, 2009Dec 17, 2009International Business Machines CorporationSea-of-fins structure of a semiconductor substrate and method of fabricationUS20100003802 *Sep 14, 2009Jan 7, 2010Hynix SimiconductorMethod for fabricating fin transistorUS20100006945 *Jun 11, 2009Jan 14, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Finfet drive strength modificationUS20100025740 *Dec 29, 2008Feb 4, 2010Hynix Semiconductor, Inc.Semiconductor Device and Method for Fabricating the SameUS20100052059 *Nov 7, 2008Mar 4, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Finfet process compatible native transistorUS20100072553 *Sep 23, 2008Mar 25, 2010Taiwan Semiconductor Manufacturing Co., Ltd.METAL GATE STRESS FILM FOR MOBILITY ENHANCEMENT IN FinFET DEVICEUS20100136791 *Dec 1, 2008Jun 3, 2010Chih-Yu LaiMethod of Reducing Delamination in the Fabrication of Small-Pitch DevicesUS20100144121 *Dec 5, 2008Jun 10, 2010Cheng-Hung ChangGermanium FinFETs Having Dielectric Punch-Through StoppersUS20100163842 *Dec 29, 2008Jul 1, 2010Li-Shyue LaiMultiple-Gate Transistors with Reverse T-Shaped FinsUS20100163971 *Dec 31, 2008Jul 1, 2010Shih-Ting HungDielectric Punch-Through Stoppers for Forming FinFETs Having Dual Fin HeightsUS20100165707 *Dec 29, 2008Jul 1, 2010Yen-Huei ChenRead/Write Margin Improvement in SRAM Design Using Dual-Gate TransistorsUS20100167506 *Dec 31, 2008Jul 1, 2010Taiwan Semiconductor Manufacturing Co., Ltd.Inductive plasma dopingUS20100183961 *Jan 20, 2009Jul 22, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuit layout designUS20100187656 *Nov 13, 2009Jul 29, 2010Po-Yao KeBipolar Junction Transistors and Methods of Fabrication ThereofUS20100190345 *Nov 12, 2009Jul 29, 2010Neng-Kuo ChenSelective Etch-Back Process for Semiconductor DevicesUS20100202184 *Nov 12, 2009Aug 12, 2010Jam-Wem LeeOne-Time Programmable Fuse with Ultra Low Programming CurrentUS20100203734 *Feb 12, 2009Aug 12, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Method of pitch halvingUS20100213548 *Nov 13, 2009Aug 26, 2010Cheng-Hung ChangSemiconductor Devices with Low Junction Capacitances and Methods of Fabrication ThereofUS20100214863 *Feb 18, 2010Aug 26, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Memory power gating circuit and methodsUS20100230757 *Jan 18, 2010Sep 16, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Hybrid STI Gap-Filling ApproachUS20100232203 *Mar 16, 2010Sep 16, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Electrical anti-fuse and related applicationsUS20100237419 *Mar 20, 2009Sep 23, 2010Lie-Yong YangStatic Random Access Memory (SRAM) Cell and Method for Forming SameUS20100244144 *Mar 25, 2010Sep 30, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Electrical fuse and related applicationsUS20100252816 *Dec 16, 2009Oct 7, 2010Taiwan Semiconductor Manufacturing Company, Ltd.High-Mobility Multiple-Gate Transistor with Improved On-to-Off Current RatioUS20100252862 *Nov 10, 2009Oct 7, 2010Chih-Hsin KoSource/Drain Engineering of Devices with High-Mobility ChannelsUS20100258870 *Apr 12, 2010Oct 14, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Finfets and methods for forming the sameUS20100264468 *Apr 17, 2009Oct 21, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Method Of Fabrication Of A FinFET ElementUS20100267172 *Apr 20, 2009Oct 21, 2010Taiwan Semiconductor Manufacturing Co., Ltd.Formation of Shallow Trench Isolation Using Chemical Vapor EtchUS20100276761 *Jan 6, 2010Nov 4, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Non-Planar Transistors and Methods of Fabrication ThereofUS20100292963 *Apr 15, 2010Nov 18, 2010James SchroederPersonal fit medical implants and orthopedic surgical instruments and methods for makingUS20100296213 *Nov 2, 2009Nov 25, 2010Jam-Wem LeeESD Protection for FinFETsUS20100301390 *Nov 10, 2009Dec 2, 2010Chih-Hsin KoGradient Ternary or Quaternary Multiple-Gate TransistorUS20100301392 *Nov 10, 2009Dec 2, 2010Chih-Hsin KoSource/Drain Re-Growth for Manufacturing III-V Based TransistorsUS20100317181 *Mar 30, 2010Dec 16, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Gate Stack Integration of Complementary MOS DevicesUS20110006390 *Apr 9, 2010Jan 13, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Sti structure and method of forming bottom void in sameUS20110024794 *Jun 10, 2010Feb 3, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Fin structure for high mobility multiple-gate transistorUS20110024804 *Jul 7, 2010Feb 3, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Method for forming high germanium concentration sige stressorUS20110037129 *Oct 26, 2010Feb 17, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor Device Having Multiple Fin HeightsUS20110049613 *Apr 9, 2010Mar 3, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Accumulation type finfet, circuits and fabrication method thereofUS20110068405 *Apr 23, 2010Mar 24, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Fin field effect transistorUS20110068407 *Jul 7, 2010Mar 24, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Germanium FinFETs with Metal Gates and StressorsUS20110073952 *Jul 7, 2010Mar 31, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Controlling the Shape of Source/Drain Regions in FinFETsUS20110079829 *Apr 16, 2010Apr 7, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Finfets and methods for forming the sameUS20110084340 *Nov 4, 2009Apr 14, 2011Feng YuanVoids in STI Regions for Forming Bulk FinFETsUS20110089526 *Jul 16, 2010Apr 21, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Integrated Circuit with Multi Recessed Shallow Trench IsolationUS20110095372 *Jul 26, 2010Apr 28, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Forming Inter-Device STI Regions and Intra-Device STI Regions Using Different Dielectric MaterialsUS20110095378 *Jul 23, 2010Apr 28, 2011Taiwan Semiconductor Manufacturing Company, LtdFinFET Design with Reduced Current CrowdingUS20110097863 *Jul 26, 2010Apr 28, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Cross OD FinFET PatterningUS20110097867 *Jun 21, 2010Apr 28, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Method of controlling gate thicknesses in forming fusi gatesUS20110097889 *Jul 26, 2010Apr 28, 2011Taiwan Semiconductor Manufacturing Company, Ltd.STI Shape Near Fin Bottom of Si Fin in Bulk FinFETUS20110101421 *May 20, 2010May 5, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Method of forming epi film in substrate trenchUS20110115024 *Aug 13, 2010May 19, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Non-Uniform Semiconductor Device Active Area Pattern FormationUS20110117679 *Nov 19, 2009May 19, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Sacrificial offset protection film for a finfet deviceUS20110121406 *Aug 30, 2010May 26, 2011Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs with Different Fin HeightsUS20110127610 *Jun 9, 2010Jun 2, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Multiple-Gate Semiconductor Device and MethodUS20110133285 *Sep 24, 2010Jun 9, 2011Taiwan Semiconductor Manufacturing Company, Ltd.SRAM Structure with FinFETs Having Multiple FinsUS20110133292 *Jul 26, 2010Jun 9, 2011Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs with Multiple Fin HeightsUS20110143510 *Dec 15, 2009Jun 16, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Method of controlling gate thickness in forming finfet devicesUS20110147846 *Dec 22, 2009Jun 23, 2011Taiwan Semiconductor Manufacturing Company, LtdMethod for incorporating impurity element in epi silicon processUS20110151359 *Dec 29, 2010Jun 23, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuit layout designUS20110156148 *Dec 30, 2009Jun 30, 2011Taiwan Semiconductor Manufacturing Co., Ltd.Semiconductor device and method for making the same using semiconductor fin density design rulesUS20110169085 *Mar 4, 2011Jul 14, 2011Taiwan Semiconductor Manufacturing Co., Ltd.METAL GATE STRESS FILM FOR MOBILITY ENHANCEMENT IN FinFET DEVICEUS20110171795 *Jan 12, 2010Jul 14, 2011Taiwan Semiconductor Manufacturing Company, Ltd.FinFET LDD and Source Drain Implant TechniqueUS20110171805 *Feb 15, 2011Jul 14, 2011Taiwan Semiconductor Manufacturing Company, Ltd.System and Method for Source/Drain Contact ProcessingUS20110175165 *Jan 19, 2010Jul 21, 2011Taiwan Semiconductor Manufacturing Co., Ltd.Semiconductor fin device and method for forming the same using high tilt angle implantUS20110182098 *Jan 27, 2010Jul 28, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuits and methods for forming the sameUS20110183508 *Jan 26, 2010Jul 28, 2011Taiwan Semiconductor Manufacturing Co., Ltd.REPLACEMENT GATE FinFET DEVICES AND METHODS FOR FORMING THE SAMEUS20110193141 *Feb 11, 2010Aug 11, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Method of fabricating a finfet deviceUS20110193175 *Feb 24, 2010Aug 11, 2011Taiwan Semiconductor Manufacturing Co., Ltd.Lower parasitic capacitance finfetUS20110193178 *Feb 9, 2010Aug 11, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Bottom-Notched SiGe FinFET Formation Using CondensationUS20110195555 *Feb 9, 2010Aug 11, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Techniques for FinFET DopingUS20110195564 *Feb 8, 2010Aug 11, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Memory Cell LayoutUS20110207279 *Feb 25, 2010Aug 25, 2011Taiwan Semiconductor Manufacturing Co., Ltd.Integrated method for forming high-k metal gate finfet devicesUS20110210404 *Feb 26, 2010Sep 1, 2011Taiwan Seminconductor Manufacturing Company, Ltd.Epitaxy Profile Engineering for FinFETsUS20110223736 *Mar 9, 2010Sep 15, 2011Taiwan Semiconductor Manufacturing Company, Ltd.LDD Epitaxy for FinFETsUS20110227162 *Mar 17, 2010Sep 22, 2011Taiwan Semiconductor Manufacturing Co., Ltd.Method of making a finfet, and finfet formed by the methodUS20110233679 *Mar 25, 2010Sep 29, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuit including finfets and methods for forming the sameUS20130045576 *Aug 19, 2011Feb 21, 2013Shih-Hung TsaiMethod for fabricating field effect transistor with fin structureUS20130280903 *Jun 14, 2013Oct 24, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Memory Cell LayoutUS20160181243 *Mar 2, 2016Jun 23, 2016Young-Sang YounMethods of fabricating semiconductor devices including fin-shaped active regionsUS20160203992 *Dec 9, 2015Jul 14, 2016Chan-Sic YoonMethods of forming semiconductor devices using auxiliary layers for trimming marginUSRE45165Feb 14, 2012Sep 30, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Structure for a multiple-gate FET device and a method for its fabricationUSRE45180Jun 2, 2010Oct 7, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Structure for a multiple-gate FET device and a method for its fabricationUSRE45944Aug 22, 2014Mar 22, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Structure for a multiple-gate FET device and a method for its fabricationCN102054705A *Oct 22, 2010May 11, 2011台湾积体电路制造股份有限公司Method of forming an integrated circuit structureCN104835743A *Jul 14, 2014Aug 12, 2015台湾积体电路制造股份有限公司Semiconductor device and method for manufacturing semiconductor device* Cited by examinerClassifications U.S. Classification438/164, 257/E29.28, 257/E27.112, 257/E21.703International ClassificationH01L27/12, H01L29/786, H01L21/336, H01L21/84Cooperative ClassificationH01L29/7854, H01L29/78609, H01L29/785, H01L29/66795, H01L27/1203, H01L21/84European ClassificationH01L29/66M6T6F16F, H01L27/12B, H01L21/84, H01L29/786B2, H01L29/78SLegal EventsDateCodeEventDescriptionMar 25, 2005ASAssignmentOwner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OFFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YOON, JAE-MAN;JIN, GYO-YOUNG;KANG, HEE-SOO;AND OTHERS;REEL/FRAME:015963/0035Effective date: 20050311Dec 1, 2009FPAYFee paymentYear of fee payment: 4Nov 25, 2013FPAYFee paymentYear of fee payment: 8RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services