Source: http://www.google.com/patents/US20040178501?dq=7,013,345/
Timestamp: 2017-02-27 05:19:32
Document Index: 71640516

Matched Legal Cases: ['art. 10', 'art. 31', 'art. 36', 'art. 37', 'Application No. 2002', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32']

Patent US20040178501 - Tape circuit substrate having wavy beam leads and semiconductor chip package ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA semiconductor chip package includes an IC chip and a tape circuit substrate. The tape circuit substrate has a base film and a plurality of beam leads formed on the base film. One end portion of each beam lead extends from the base film, and the extended portion has a wavy portion. The wavy portion...http://www.google.com/patents/US20040178501?utm_source=gb-gplus-sharePatent US20040178501 - Tape circuit substrate having wavy beam leads and semiconductor chip package using the sameAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS20040178501 A1Publication typeApplicationApplication numberUS 10/739,456Publication dateSep 16, 2004Filing dateDec 17, 2003Priority dateMar 11, 2003Also published asUS7247936Publication number10739456, 739456, US 2004/0178501 A1, US 2004/178501 A1, US 20040178501 A1, US 20040178501A1, US 2004178501 A1, US 2004178501A1, US-A1-20040178501, US-A1-2004178501, US2004/0178501A1, US2004/178501A1, US20040178501 A1, US20040178501A1, US2004178501 A1, US2004178501A1InventorsDae-Woo Son, Jin-Hyuk Lee, Kwan-Jai LeeOriginal AssigneeDae-Woo Son, Jin-Hyuk Lee, Kwan-Jai LeeExport CitationBiBTeX, EndNote, RefManPatent Citations (3), Referenced by (9), Classifications (34), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetTape circuit substrate having wavy beam leads and semiconductor chip package using the same
US 20040178501 A1Abstract
A semiconductor chip package includes an IC chip and a tape circuit substrate. The tape circuit substrate has a base film and a plurality of beam leads formed on the base film. One end portion of each beam lead extends from the base film, and the extended portion has a wavy portion. The wavy portion can be, for example, semicircular shaped, an S-shaped, or a zigzag shaped. The IC chip has chip pads formed on a top surface thereof. The beam lead is bonded to the chip pad through an inner lead bonding (ILB) process. During the ILB process, the wavy portion disperses the stress produced in the beam lead. Therefore, a crack or a break of the beam lead due to the stress can be effectively prevented, improving interconnection reliability between the IC chip and the tape circuit substrate. Images(11) Claims(39)
What is claimed is: 1. A tape circuit substrate comprising: a base film; and a plurality of beam leads adjacent the base film, each beam lead including a wavy portion. 2. The tape circuit substrate of claim 1, wherein the base film includes a flexible film. 3. The tape circuit substrate of claim 1, wherein the wavy portion of the beam lead includes a semicircular wavy portion, an S-shaped wavy portion, or a zigzag wavy portion. 4. The semiconductor chip package of claim 1, wherein the base film has a substantially uniform thickness that follows the contours of the beam leads. 5. The semiconductor chip package of claim 4, wherein the base film does not have an opening extending therethrough. 6. A semiconductor chip package comprising: an integrated circuit chip including a plurality of chip pads formed on a top surface thereof; and a tape circuit substrate including: a base film having a top surface; and a plurality of beam leads formed on the top surface of the base film, wherein one end portion of the beam lead extends toward the chip pad from the base film and bonded to the chip pad, and wherein the extended portion of the beam lead has a wavy portion. 7. The semiconductor chip package of claim 6, wherein the base film includes a flexible film. 8. The semiconductor chip package of claim 6, wherein the wavy portion of the beam lead includes a semicircular wavy portion, an S-shaped wavy portion, or a zigzag wavy portion. 9. The semiconductor chip package of claim 6, wherein the wavy portion of the beam lead includes a neck part, a bent part, and an end part. 10. The semiconductor chip package of claim 9, wherein the neck part has a length ranging from about 40 μm to about 80 μm, the bent part has a length ranging from about 100 μm to about 500, and the beam lead has a width of about 50 μm or less. 11. The semiconductor chip package of claim 10, wherein the length of the neck part ranges from about 55 μm to about 75 μm. 12. The semiconductor chip package of claim 10, wherein the width of the beam lead ranges from about 10 μm to about 30 μm. 13. The semiconductor chip package of claim 6, wherein the integrated circuit chip further includes a plurality of chip bumps formed on the chip pads. 14. The semiconductor chip package of claim 6, further comprising: a sealing resin encapsulating the chip pads and the wavy portions of the beam leads. 15. The semiconductor chip package of claim 6, wherein the other end portion of each beam lead is an external connection terminal. 16. The semiconductor chip package of claim 6, wherein the opening is formed on a substantially central portion of the base film so that the chip pads of the integrated circuit chip are exposed through the opening. 17. The semiconductor chip package of claim 6, wherein the top surface of the base film faces toward the top surface of the integrated circuit chip. 18. The semiconductor chip package of claim 6, wherein the top surface of the base film faces the same direction as the top surface of the integrated circuit chip. 19. The semiconductor chip package of claim 6, wherein the base film covers the top surface of the integrated circuit chip, and the top surface of the base film faces toward the top surface of the integrated circuit chip. 20. The semiconductor chip package of claim 6, wherein the tape circuit substrate further includes a protective layer covering the beam leads and the top surface of the base film. 21. A semiconductor chip package comprising: an integrated circuit chip including a plurality of chip pads formed on a top surface thereof; and a tape circuit substrate including a base film, a plurality of beam leads formed on a first surface of the base film, and a plurality of solder balls formed on a second surface of the base film, wherein a first end portion of each beam lead is electrically connected to the solder ball, wherein a second end portion of each beam lead is protruded toward the chip pad from the base film and bonded to the chip pad, and wherein the protruded portion of each beam lead has a wavy portion. 22. The semiconductor chip package of claim 21, wherein the tape circuit substrate is located above the top surface of the integrated circuit chip and the chip pads are exposed outside of the tape circuit substrate. 23. The semiconductor chip package of claim 21, wherein the chip pads are arranged along peripheral regions of the top surface of the integrated circuit chip. 24. The semiconductor chip package of claim 21, wherein the chip pads are arranged along central regions of the top surface of the integrated circuit chip. 25. The semiconductor chip package of claim 21, wherein the chip pads are arranged along both the peripheral regions and central regions of the top surface of the integrated circuit chip. 26. The semiconductor chip package of claim 21, further comprising: an adhesive interposed between the first surface of the tape circuit and the top surface of the integrated circuit chip. 27. The semiconductor chip package of claim 26, wherein the adhesive includes at least one of epoxy resin, elastomeric polymer, and silicone polymer. 28. The semiconductor chip package of claim 21, further comprising: a sealing resin encapsulating the chip pads and the wavy portions of the beam leads. 29. The semiconductor chip package of claim 21, wherein the wavy portion of the beam lead includes a semicircular wavy portion, an S-shaped wavy portion, or a zigzag wavy portion. 30. The semiconductor chip package of claim 21, wherein the wavy portion of the beam lead includes a neck part, a bent part, and an end part. 31. The semiconductor chip package of claim 30, wherein the neck part has a length ranging from about 40 μm to about 80 μm, the bent part has a length ranging from about 100 μm to about 500, and the beam lead has a width of about 50 μm or less. 32. The semiconductor chip package of claim 30, wherein the length of the neck part ranges from about 55 μm to about 75 μm. 33. The semiconductor chip package of claim 30, wherein the width of the beam lead ranges from about 10 μm to about 30 μm. 34. A semiconductor chip package comprising: an integrated circuit chip including a plurality of chip pads formed on a top surface thereof; and a tape circuit substrate including: a base film having an opening formed therethrough, the opening defining an inside edge; and a plurality of beam leads formed on the base film, wherein each beam lead has a portion extending from the edge of the base film into the opening and wherein the extended portion of each beam lead has a wavy portion. 35. The semiconductor chip package of claim 34, wherein the wavy portion of the beam lead includes a neck part, a bent part, and an end part. 36. The semiconductor chip package of claim 35, wherein the wavy portion of the beam lead extends straight into the opening at the neck part and bends downward toward the chip pads at the bent part. 37. The semiconductor chip package of claim 34, wherein the wavy portion is adapted to move laterally during an inner lead bonding process. 38. A tape circuit substrate comprising: a flexible base film; and a plurality of beam leads adjacent the base film, each beam lead including a wavy portion, wherein the base film has a substantially uniform thickness that follows the contours of the beam leads, and, wherein the base film does not have an opening extending therethrough. 39. The tape circuit substrate of claim 38, wherein the wavy portion of the beam lead includes a semicircular wavy portion, an S-shaped wavy portion, or a zigzag wavy portion.
[0001] This application claims priority from Korean Patent Application No. 2002-15179, filed on Mar. 11, 2003, the contents of which are incorporated herein by reference in their entirety. BACKGROUND OF THE INVENTION [0002] 1. Field of the Invention [0003] The present invention relates to semiconductor packaging technology, and more particularly, to a semiconductor chip package having a tape circuit substrate with beam leads. [0004] 2. Description of the Related Art [0005] With the current trend of high integration in semiconductor devices, semiconductor packaging and interconnect technologies are becoming very important. Moreover, as market demand for mobile handsets and liquid crystal displays (LCDs) increases, there will be a growing demand to make the semiconductor chip packages smaller, thinner, lighter, and more multifunctional. To meet this trend, several types of semiconductor packages using a tape circuit substrate have been developed and introduced. For example, a tape carrier package (TCP), a chip-on-film (COF) package, a micro ball grid array (μ-BGA) package and so on fall within these package types. [0006] In general, a semiconductor chip package having a tape circuit substrate uses what is called a TAB (tape automated bonding) technique to establish a connection between an integrated circuit (IC) chip and the tape circuit substrate. A typical package using the tape circuit substrate is shown in FIGS. 1A and 1B. FIG. 1A is a plan view and FIG. 1B is a cross-sectional view taken along the line IB-IB of FIG. 1A. [0007] Referring FIGS. 1A and 1B, a conventional semiconductor package 100 is shown to include an IC chip 20. The IC chip 20 has a large number of chip pads 21 formed on the top surface thereof. A chip bump 22 is formed on each chip pad 21. A tape circuit substrate 10 has a base film 11, a large number of beam leads 12, and a protective layer 13. The base film 11 is made of a polyimide, having a rectangular opening 14 formed at central portions. The chip bumps 22 on top of the IC chip 20, is exposed through the opening 14 of the base film 11. The beam leads 12, which are made of copper, are formed on the bottom surface of the base film 11, and their ends are protruded into the opening 14. The protective layer 13, which can be made of a solder resist material, is formed on the bottom surface of the base film 11 to cover the beam leads 12. [0008] The ends of the beam leads 12, which as previously mentioned are protruded into the opening 14, are bonded onto the chip bumps 22, respectively, using mechanical pressure at a temperature of about 500° C. This is widely known as an inner lead bonding (ILB) process of the TAB technique. Unlike a wire bonding technique, the ILB process of TAB technique has the advantage of allowing gang bonding between the chip pads 21 and the beam leads 12. After the ILB process is completed, a sealing resin 23 encapsulates the top and side surfaces of the IC chip 20 as well as the protruded beam leads 12. [0009] Unfortunately, the typical package 100 discussed above has a reliability problem due to differences in the coefficient of thermal expansion (CTE) between components of the tape circuit substrate 10. As described above, the tape circuit substrate 10 is composed of the polyimide base film 11, the copper beam leads 12, and the solder resist protective layer 13, each having different CTEs of about 20 ppm/° C., about 17 ppm/° C. and about 160 ppm/° C., respectively. Therefore, as depicted in FIG. 2, these components expand due to heat at different rates during the ILB process, which incorporates high temperature and high pressure. This causes thermal mechanical stress (S) in the beam lead 12 bonded to the chip bump 22, resulting in a crack or a break at the bended portion 12 a of the beam lead 12. This type of unfavorable defect is also illustrated in FIG. 3. SUMMARY OF THE INVENTION [0010] The present invention provides a tape circuit substrate comprising a base film; and a plurality of beam leads adjacent the base film, each beam lead including a wavy portion. [0011] In one embodiment, the base film may be a flexible film. Moreover, the wavy portion of the beam lead may be a semicircular wavy portion, an S-shaped wavy portion, or a zigzag wavy portion. [0012] Further, the present invention provides a semiconductor chip package that includes an integrated circuit (IC) chip and a tape circuit substrate. The IC chip has a plurality of chip pads formed on its top surface. The tape circuit substrate has a base film and a plurality of beam leads formed on a first surface of the base film. In particular, one end portion of each beam lead is protruded toward the chip pad from the base film and bonded to the chip pad. The protruded portion of each beam lead has a wavy portion, which serves to disperse the stress produced in the beam lead during an inner lead bonding (ILB) process. Therefore, the wavy portion effectively prevents a crack or a break of the beam lead, thereby improving interconnection reliability between the IC chip and the tape circuit substrate. [0013] In the semiconductor chip package according to an embodiment of the present invention, the base film may be a flexible film. In addition, the wavy portion of the beam lead can be semicircular shaped, S-shaped, or zigzag shaped. The wavy portion can also have a neck part, a bent part, and an end part. The IC chip may further have a plurality of chip bumps, each of which is formed on the chip pad. [0014] The package of the present invention can further include a sealing resin that encapsulates the chip pads and the wavy portions of the beam leads. In the package, the other end portion of each beam lead may be an external connection terminal. In addition, the base film may have an opening formed on a central portion thereof so that the chip pads are exposed through the opening. In this case, the first surface of the base film may face toward the top surface of the IC chip or alternatively face the same direction as the top surface of the IC chip. The base film may cover the top surface of the IC chip, and the first surface of the base film may face toward the top surface of the IC chip. Further, the tape circuit substrate may have a protective layer covering the beam leads and the first surface of the base film. [0015] The present invention further provides a semiconductor chip package that has an IC chip and a tape circuit substrate. The IC chip has chip pads formed on its top surface. The tape circuit substrate has a base film, beam leads formed on a first surface of the base film, and solder balls formed on a second surface of the base film. In particular, a first end portion of each beam lead is electrically connected to the solder ball, and a second end portion of each beam lead is protruded toward the chip pad from the base film and bonded to the chip pad. Additionally, the protruded portion of each beam lead has a wavy portion. [0016] In this semiconductor chip package of the present invention, the tape circuit substrate may be located above the IC chip so that the chip pads can be exposed outside of the tape circuit substrate. Moreover, the chip pads may be arranged along peripheral regions and/or central regions of the top surface of the IC chip. The package may further have an adhesive, which is interposed between the first surface of the tape circuit and the top surface of the IC chip. The adhesive may be an epoxy resin, an elastomeric polymer, or a silicone polymer. BRIEF DESCRIPTION OF THE DRAWINGS [0017] [0017]FIGS. 1A and 1B are respectively a plan view and a cross-sectional view showing a conventional semiconductor chip package using a tape circuit substrate. [0018] [0018]FIG. 2 is an illustration showing a defect in a beam lead of a conventional semiconductor chip package. [0019] [0019]FIG. 3 is a photograph taken by a scanning electron microscope (SEM) showing the beam lead defect in FIG. 2. [0020] [0020]FIG. 4A is a plan view showing a semiconductor chip package according to a first embodiment of the present invention. [0021] [0021]FIG. 4B is a cross-sectional view taken along line IVB-IVB of FIG. 4A. [0022] [0022]FIGS. 5A to 5C are enlarged plan views showing exemplary beam leads of a tape circuit substrate according to the present invention. [0023] [0023]FIG. 6 is a cross-sectional view showing a semiconductor chip package using a tape circuit substrate according to a second embodiment of the present invention. [0024] [0024]FIG. 7 is a cross-sectional view showing a semiconductor chip package using a tape circuit substrate according to a third embodiment of the present invention. [0025] [0025]FIG. 8 is a perspective view illustrating a mounting structure of the semiconductor chip package according to the first, second, or third embodiment of the present invention. [0026] [0026]FIG. 9A is a plan view of a semiconductor chip package according to a fourth embodiment of the present invention. [0027] [0027]FIG. 9B is a cross-sectional view of the semiconductor chip package taken along line IXB-IXB of FIG. 9A. [0028] [0028]FIG. 10A is a plan view of a semiconductor chip package according to a fifth embodiment of the present invention. [0029] [0029]FIG. 10B is a cross-sectional view of the semiconductor chip package taken along line XB-XB of FIG. 10A. [0030] [0030]FIG. 11 is a plan view showing a semiconductor chip package using a tape circuit substrate according to a sixth embodiment of the present invention. [0031] [0031]FIG. 12 is a cross-sectional view illustrating a mounting structure of the semiconductor chip package according to the fourth, fifth, or sixth embodiment of the present invention. DETAILED DESCRIPTION OF THE INVENTION [0032] The present invention will now be described more fully hereinafter with reference to the accompanying drawings. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. For purposes of illustration, some elements are exaggerated, outlined, or omitted in the drawings. Further, same reference numbers represent same elements. [0033] Referring to FIGS. 4A and 4B, a package 200 includes a tape circuit substrate 30 and an integrated circuit (IC) chip 40, both of which are interconnected, preferably, using the ILB process of the TAB technique. [0034] For example, the IC chip 40 may be a LCD driver IC (LDI) chip that drives an LCD panel, but it is not always limited to this. The IC chip 40 has a plurality of chip pads 41, which are arranged on the top surface, i.e., the active surface, of the IC chip 40. On each chip pad 41, a chip bump 42 is formed with a conductive material such as gold (Au), copper (Cu), nickel (Ni), solder and so on. [0035] The tape circuit substrate 30 has a base film 31, a plurality of beam leads 32, and a protective layer 33. Preferably, the base film 31 is a flexible film such as a polyimide film. The base film 31 has an opening 34 at central portions. The opening 34 may have a rectangular-shape, or any other suitable shapes. The top surface of the IC chip 40 is wholly or partially exposed through the opening 34 for the ILB process. The beam leads 32 are formed on the bottom surface of the base film 31. [0036] As an example of forming the beam leads 32, a copper foil can be laminated onto the base film 31 and cured. Next, a photolithographic technique may be used to create the specific pattern of the beam leads 32. The beam lead pattern is plated with a metal, such as nickel or gold. As appreciated by those skilled in the art, this is no more than a preferred method for forming the beam leads 32. Respective inner portions of the beam leads 32 are protruded in the opening 34 for the ILB process. The protective layer 33, which is made of, for example, a solder resist material, covers the beam leads 32 and the bottom surface of the base film 31. [0037] The inner end 32-3 of each beam lead 32 is bonded to the chip bump 42 in the opening 34 though the ILB process. Then a sealing resin 43, such as epoxy, encapsulates the inner portions of the beam leads 32 in the opening 34 together with the top and side surfaces of the IC chip 40. For clarity in illustration, FIG. 4A does not show the sealing resin 43. The outer end (not shown) of each beam lead acts as an external connection terminal, which is connected to other kinds of circuitry boards, such as a printed circuit board or an LCD panel. A detailed description regarding this will be given later with reference to FIG. 8. [0038] The inner portion of each beam lead 32 has a wavy shape that moves widthwise in a wavelike form. This lead portion, i.e., the portion protruded from the inside edge 31 a of the base film 31 to the opening 34, will be hereinafter referred to as the wavy portion 32 a of the beam lead 32. FIGS. 5A to 5C show, in plan views, exemplary shapes of the wavy portions 32 a, 32 b and 32 c, that is, a semicircular wavy portion 32 a, an S-shaped wavy portion 32 b and a zigzag wavy portion 32 c, respectively. The shape and dimension of this wavy portion are determined according to the width and thickness of the beam lead, process conditions and so on. [0039] Referring to FIGS. 4B, 5A, 5B, and 5C, the wavy portion 32 a, 32 b, or 32 c is composed of a neck part 32-1, a bent part 32-2, and an inner end part 32-3. The neck part 32-1 starts from the inside edge 31 a of the base film 31 and extends straight at a right angle to the inside edge 31 a. For example, the length of the neck part 32-1 is determined depending on a distance from the inside edge 31 a of the base film 31 to the chip pad 41 or the chip bump 42 of the IC chip 40. The length of the neck part 32-1 ranges from about 40 μm to about 80 μm, preferably from about 55 μm to 75 μm. [0040] The bent part 32-2 prevents a crack or a break of the beam lead and improves interconnection reliability between the IC chip and the tape circuit board. As described above, the bent part 32-2 may have a semicircular shape, an S-shape, a zigzag shape and so on. Like the neck part 32-1, the length of the bent part 32-2 may be determined depending on a distance from the inside edge 31 a of the base film 31 to the chip pad 41 or the chip bump 42 of the IC chip 40. The length of the bent part 32-2 ranges from about 100 μm to about 500 μm, preferably from 150 μm to 450 μm. [0041] The inner end part 32-3, which preferably lies such that it appears to be an extension of the neck part 32-1, is bonded onto the chip pad 41 or the chip bump 42 through the ILB process. The length of the inner end part 32-3 may be varied depending on a distance from the inside edge 31 a of the base film 31 to the chip pad 41 or the chip bump 42. In addition, the length of the inner end part 32-3 may be varied in consideration of the size of the chip pad 41 or the chip bump 42. [0042] The width (W) of the beam lead can be determined by depending on the size of the chip pad 41 and the chip bump 42. The width of the beam lead is about 50 μm or under, preferably from about 10 μm to 30 μm. [0043] Although some examples of the wavy portions are shown in FIGS. 5A-5C, the present invention is not limited to these. One skilled in the art will appreciate that the wavy portions may be any part of the inner portion of the beam lead that deviates from a straight line between the neck part and the inner end part. [0044] Returning to FIGS. 4A and 4B, the wavy portion 32 a of the beam lead 32 disperses the stress produced in the beam lead 32 due to the ILB process. Therefore, the wavy portion 32 a effectively prevents a crack or a break in the beam lead 32, thereby improving interconnection reliability between the IC chip 40 and the tape circuit substrate 30. Additionally, the wavy portion 32 a of the beam lead 32 extends straight into the opening 34 at the neck part 32-1 and then bends toward the chip bump 42 at the bent part 32-2. This also disperses the stress in the beam lead 32. In a conventional structure, for comparison, the conventional beam lead bends downward just at the inside edge of the base film 31. This is illustrated in FIG. 4B as the phantom lines for visual comparison. [0045] The tape circuit substrate having wavy beam leads can be applied to other types of the packages as well. FIGS. 6 and 7 show respectively, in a cross-sectional view, semiconductor chip packages according to a second and third embodiment of the present invention. [0046] The package 300 of the second embodiment, shown in FIG. 6, is similar to the package of the first embodiment shown in FIG. 4B. However, the package 300 of FIG. 6 differs from that of FIG. 4B in that beam leads 52 of a tape circuit substrate 50 are formed on the top surface of a base film 51. Though not depicted in FIG. 6, the beam lead 52 in this embodiment has a wavy portion as well that could be configured in various shapes and dimensions as discussed above and illustrated in FIGS. 5A to 5C. [0047] The package 400 of the third embodiment is characterized by not having an opening in a base film 61 of a tape circuit substrate 60, as shown in FIG. 7. Further, the base film 61 has a substantially uniform thickness that follows the contours of beam leads 62. This type of package may be available for narrower-pitch and thinner packaging technology. Like the embodiments described above, a wavy portion is formed in the beam lead 62 in this embodiment to improve interconnection reliability between the IC chip 40 and the tape circuit substrate 60. [0048] These three types of packages described previously can be applied to, for example, an LCD module. FIG. 8 shows, in a perspective view, a mounting structure of the package on the LCD module. As an illustration in FIG. 8, the package 200 of the first embodiment is turned upside down. Since LCD modules are well known in the art, it is not necessary for understanding of the present invention to include detailed illustration and description about the LCD module. [0049] Referring to FIG. 8, the package 200 is mounted on both an LCD panel 110 and a printed circuit board (PCB) 140. The LCD panel 110 is composed of two boards, e.g., a thin film transistor (TFT) board 120 and a color filter board 130. The beam leads 32-4 and 32-5 of the package 200 are formed in the direction of the base film 31 from both sides of the IC chip 40. The respective outer ends of the beam leads 32-4 and 32-5 are connected as external connection terminals to the LCD panel 110 and the PCB 140. In other words, the beam leads acting as output wirings 32-4 are connected under thermo-compression to input pads (not shown) of the TFT board 120, and the beam leads acting as input wirings 32-5 are connected under thermo-compression to output pads (not shown) of the PCB 140. [0050] The tape circuit substrate having wavy beam leads can be alternatively applied to other types of the packages. [0051] As illustrated in FIGS. 9A and 9B, the package 500 includes a tape circuit substrate 70 a and an IC chip 80 a, both of which are interconnected by using the ILB process of the TAB technique. [0052] The IC chip 80 a has a plurality of chip pads 81 a, which are arranged along peripheral regions of the top surface of the IC chip 80 a. As described above, a chip bump can be formed on the chip pad 81 a. The tape circuit substrate 70 a has a base film 71 and a plurality of beam leads 72. The tape circuit substrate 70 a is above the IC chip 80 a, and the chip pads 81 a are exposed to the outside of the tape circuit substrate 70 a for the ILB process. Preferably, an adhesive material 75 can be interposed between the IC chip 80 a and the tape circuit substrate 70 a. For example, the adhesive material 75 can be an epoxy resin, an elastomeric polymer, or a silicone polymer. [0053] The beam leads 72 are formed on the bottom surface of the base film 71. One end portion of each beam lead 72 is protruded toward the chip pad 81 a from the base film 71. The protruded portions of the beam leads 72 are bonded to the chip pads 81 a though the ILB process. Like the embodiments described above, each beam lead 72 has a wavy portion capable of dispersing the stress produced during the ILB process. One skilled in the art will appreciate that the wavy portion in this embodiment can have various shapes and dimensions as discussed above and illustrated in FIGS. 5A to 5C. [0054] A sealing resin 83 such as epoxy encapsulates the protruded portions of the beam leads 72 together with the top and side surfaces of the IC chip 80 a. For clarity, FIG. 9A does not show the sealing resin 83. If necessary, the bottom surface of the IC chip 80 a can be also encapsulated. As external connection terminals, a plurality of solder balls 76 are formed in a grid pattern on the top surface of the base film 71. Each solder ball 76 is joined to the beam lead 72 through a hole (not shown) in the base film 71. [0055] Depending on the arrangement pattern of the chip pads, the structure of the package can be changed in part as in the present invention. [0056] Referring to FIGS. 10A and 10B, the package 600 also has a tape circuit substrate 70 b and an IC chip 80 b, both of which are interconnected by using the ILB process of the TAB technique. [0057] The IC chip 80 b has a plurality of chip pads 81 b, which are arranged along central regions of the top surface of the IC chip 80 b. The tape circuit substrate 70 b has, therefore, an opening 74 to expose the IC chip 80 b for the ILB process. The tape circuit substrate 70 b, which has a base film 71 and beam leads 72, is located above the IC chip 80 b. An adhesive material 75 such as an epoxy resin, an elastomeric polymer or a silicone polymer is interposed between the IC chip 80 b and the tape circuit substrate 70 b. [0058] The beam leads 72 are formed on the bottom surface of the base film 71. One end portion of each beam lead 72 is protruded into the opening 74 from the base film 71. The protruded portions of the beam leads 72 are bonded to the chip pads 81 b though the ILB process. Like the embodiments described above, each beam lead 72 has a wavy portion capable of dispersing the stress produced during the ILB process. A sealing resin 83 such as epoxy encapsulates the opening 74 to cover the protruded portions of the beam leads 72 and the top surface of the IC chip 80 b. If necessary, the side and bottom surfaces of the IC chip 80 b can also be encapsulated. A plurality of solder balls 76 are formed as external connection terminals on the top surface of the base film 71 and are electrically connected to the beam leads 72 through holes (not shown) in the base film 71. [0059] The chip pads of the IC chip can be arranged along peripheral regions and central regions of the top surface of the IC chip according to a sixth embodiment of the present invention. As shown in FIG. 11, some chip pads 81 c are arranged along peripheral regions and the other chip pads 81 d are arranged along central regions. [0060] To expose the chip pads 81 c and 81 d, a tape circuit substrate 70 c not only has a smaller size than that of the IC chip 80 c, but it also has an opening 74 at its central portion. The tape circuit substrate 70 c has a base film 71 and beam leads 72, and an adhesive material (not shown) is interposed between the IC chip 80 c and the tape circuit substrate 70 c. The beam leads 72 formed on the bottom surface of the base film 71 are bonded to the chip pads 81 c and 81 d though the ILB process. Like the former embodiments, each beam lead 72 has a wavy portion capable of dispersing the stress produced during the ILB process. A sealing resin (not shown) encapsulates the opening 74 and the top surface of the IC chip 80 c. The sealing resin can encapsulate the side and bottom surfaces of the IC chip 80 c. Solder balls 76 are formed on the base film 71 and joined to the beam leads 72. [0061] As shown in FIG. 12, the latter three types of the packages, 500, 600, or 700 all having ball-type terminals, are directly mounted on an external circuit board 90 through the solder balls 76. This is widely known as a flip chip bonding technique. [0062] As described previously, the wavy portion of the beam lead disperses the stress produced during the ILB process, so that a crack or a break of the beam lead can be effectively prevented. Therefore, the semiconductor chip package of the present invention can improve interconnection reliability between the IC chip and the tape circuit substrate [0063] While this invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims. Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5744859 *Feb 7, 1996Apr 28, 1998Texas Instruments IncorporatedSemiconductor deviceUS6037662 *Sep 18, 1998Mar 14, 2000Samsung Electronics Co., Ltd.Chip scale packageUS6278176 *Apr 7, 2000Aug 21, 2001Hitachi, Ltd.Semiconductor device and process for producing the same* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS7307339Oct 8, 2004Dec 11, 2007Seiko Epson CorporationSemiconductor device having curved leads offset from the center of bonding padsUS8164168 *Jun 30, 2006Apr 24, 2012Oki Semiconductor Co., Ltd.Semiconductor packageUS8436480Mar 19, 2012May 7, 2013Oki Semiconductor Co., Ltd.Semiconductor packageUS8653669Apr 10, 2013Feb 18, 2014Lapis Semiconductor Co., Ltd.Semiconductor packageUS9224705 *Mar 4, 2014Dec 29, 2015Seiko Epson CorporationSemiconductor deviceUS20050116339 *Oct 8, 2004Jun 2, 2005Seiko Epson CorporationSemiconductor device and method of fabricating the same, electronic module, together with electronic instrumentUS20080054419 *Jun 30, 2006Mar 6, 2008Tae YamaneSemiconductor packageUS20080064140 *Oct 29, 2007Mar 13, 2008Seiko Epson CorporationSemiconductor device having curved leads offset from the center of bonding padsUS20140291836 *Mar 4, 2014Oct 2, 2014Seiko Epson CorporationSemiconductor device* Cited by examinerClassifications U.S. Classification257/735, 257/E23.055, 257/E23.045, 257/E23.047International ClassificationH01L21/60, H01L23/495, H01L23/48Cooperative ClassificationH01L2924/00014, H01L23/49544, H01L24/50, H01L24/16, H01L2924/14, H01L2924/01006, H01L2924/01029, H01L2924/01033, H01L23/49572, H01L2224/13099, H01L23/49551, H01L2924/01079, H01L2924/12044, H01L2924/01082, H01L2924/014, H01L2924/01004, H01L2924/01074, H01L2224/05008, H01L2224/05023, H01L2224/05568, H01L2224/05571, H01L2224/05001European ClassificationH01L24/50, H01L24/16, H01L23/495G4B, H01L23/495G2, H01L23/495JLegal EventsDateCodeEventDescriptionApr 7, 2004ASAssignmentOwner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OFFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SON, DAE-WOO;LEE, JIN-HYUK;LEE, KWAN-JAI;REEL/FRAME:014503/0849Effective date: 20031204Feb 28, 2011REMIMaintenance fee reminder mailedJul 24, 2011LAPSLapse for failure to pay maintenance feesSep 13, 2011FPExpired due to failure to pay maintenance feeEffective date: 20110724RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services