Source: http://www.google.com/patents/US4825414?dq=6819670
Timestamp: 2017-03-28 23:16:59
Document Index: 174422402

Matched Legal Cases: ['arts 15', 'arts 15', 'arts 15', 'art 15', 'art 16', 'art 15', 'art 16', 'art 15', 'arts 151', 'arts 151', 'arts 151', 'arts 151', 'art 15', 'art 15', 'art 16', 'art 16', 'arts 161', 'art 161']

Patent US4825414 - Semiconductor integrated circuit device having gate array and memory and ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA semiconductor integrated circuit device has a normal mode and a test mode for testing a memory thereof, and comprises input/output buffer parts having input/output terminals, at least one gate array, at least one memory, a first interconnection for coupling the input/output buffer parts, the gate array...http://www.google.com/patents/US4825414?utm_source=gb-gplus-sharePatent US4825414 - Semiconductor integrated circuit device having gate array and memory and input-output bufferAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS4825414 APublication typeGrantApplication numberUS 07/210,966Publication dateApr 25, 1989Filing dateJun 24, 1988Priority dateJun 30, 1987Fee statusPaidAlso published asEP0297821A2, EP0297821A3Publication number07210966, 210966, US 4825414 A, US 4825414A, US-A-4825414, US4825414 A, US4825414AInventorsMitsuya KawataOriginal AssigneeFujitsu LimitedExport CitationBiBTeX, EndNote, RefManPatent Citations (9), Referenced by (68), Classifications (22), Legal Events (5) External Links: USPTO, USPTO Assignment, EspacenetSemiconductor integrated circuit device having gate array and memory and input-output buffer
US 4825414 AAbstract
A semiconductor integrated circuit device has a normal mode and a test mode for testing a memory thereof, and comprises input/output buffer parts having input/output terminals, at least one gate array, at least one memory, a first interconnection for coupling the input/output buffer parts, the gate array and the memory and routed depending on a logic operation to be carried out by the semiconductor integrated circuit, and a second interconnection for coupling the input/output buffer parts, the gate array and the memory, where the second interconnection is fixed regardless of the logic operation to be carried out by the semiconductor integrated circuit. The input/output buffer parts comprise a first input/output part having a first terminal which is used in common as an input terminal of the first interconnection for receiving a normal input signal in the normal mode and an input terminal of the second interconnection for receiving a test signal in the test mode, and a second input/output part having a second terminal which is used in common as an output terminal of the first interconnection and an output terminal of the second interconnection.
1. A semiconductor integrated circuit device having a normal mode and a test mode for testing a memory thereof, said semiconductor integrated circuit device comprising:input/output buffer parts having input/output terminals; at least one gate array; at least one memory; a first interconnection for coupling said input/output buffer parts, said gate array and said memory, said first interconnection being routed depending on a logic operation to be carried out by said semiconductor integrated circuit; and a second interconnection for coupling said input/output buffer parts, said gate array and said memory, said second interconnection being fixed regardless of the logic operation to be carried out by said semiconductor integrated circuit, said input/output bufer parts comprising a first input/output part having a first terminal which is used in common as an input terminal of said first interconnection for receiving a normal input signal in the normal mode and an input terminal of said second interconnection for receiving a test signal in the test mode, and a second input/output part having a second terminal which is used in common as an output terminal of said first interconnection and an output terminal of said second interconnection. 2. A semiconductor integrated circuit device as claimed in claim 1 in which said first interconnection is provided in an interconnection region different from an interconnection region in which said second interconnection is provided.
3. A semiconductor integrated circuit device as claimed in claim 1 which comprises a plurality of gate arrays and memories.
4. A semiconductor integrated circuit device as claimed in claim 1 in which said first input/output part further comprises buffers for respectively supplying the input signal received by the first terminal to the first interconnection and the test signal received by the first terminal to the second interconnection.
5. A semiconductor integrated circuit device as claimed in claim 1 in which said second input/output part further comprises a NOR circuit supplied with output signals of said first and second interconnections for supplying an output signal thereof to the second terminal.
6. A semiconductor integrated circuit device as claimed in claim 1 in which said memory is a random access memory.
The present invention generally relates to semiconductor integrated circuit devices, and more particularly to a semiconductor integrated circuit device having a gate array and a memory and provided with a function of testing the memory.
In order to improve the reliability of the semiconductor integrated circuit device, the manufacturer of the semiconductor integrated circuit device tests the memory thereof before forwarding the semiconductor integrated circuit device to the user. Hence, the semiconductor integrated circuit device is provided with a memory testing circuit for testing the memory of the semiconductor integrated circuit. It is also possible for the user to test the memory by use of the memory testing circuit, and further, the memory testing circuit can in some cases be used to totally clear the contents of the memory.
When providing such a memory testing circuit in the semiconductor integrated circuit devices, it is desirable that the number of input/output pins for supporting the memory testing function is extremely small and that an interconnection (or wiring) region is effectively utilized without the need to draw the interconnection around wastefully.
FIG.1 generally shows the conventional semiconductor integrated circuit device having the memory testing function. The semiconductor integrated circuit device comprises gate arrays 1 and 2, a random access memory (RAM) 3, normal signal input terminals 4, test signal input terminals 5, and output terminals 6. There are two kinds of interconnection coupling the gate array 1, the RAM 3 and the gate array 2, namely, a first interconnection of a normal signal system and a second interconnection of a test signal system. Both the first and second interconnections are formed during an interconnection pattern forming process by automatically designing the interconnection layout pattern using the computer aided design (CAD) technique. In other words, both the first and second interconnections are designed for each kind or model of the semiconductor integrated circuit device depending on a logic circuit constituted by the gate array.
In a normal mode, normal signals such as an address signal, a block select signal, a write-enable signal and a normal input data are supplied to the normal signal input terminals 4. The normal input data is supplied to the RAM 3 through the gate array 1 and is written into a memory cell array of the RAM 3 responsive to the write-enable signal from a block selected by the block select signal. A normal output data read out from the RAM 3 is obtained through the gate array 2 and is outputted from the output terminals 6.
In a test mode, test signals such as an address signal, a block select signal, a write-enable signal and a test input data are supplied to the test signal input terminals 5. The test input data are supplied to the RAM 3 through the gate array 1 and is written into memory cell array of the RAM 3 responsive to the write-enable signal from a block selected by the block select signal. A test output data read out from the RAM 3 is obtained through the gate array 2 and is outputted from the output terminals 6. It is impossible to check the state of the RAM 3 from the test output data outputted from the output terminals 6.
According to this conventional semiconductor integrated circuit device, the normal signal input terminals 4 and the test signal input terminals 5 are provided independently, thereby resulting in a large number of input/output pins. For this reason, the number of input/output pins originally for use with the gate array is reduced because of the need to provide independent input/output pins for supporting the memory testing function. Hence, there is a problem in that the gate arrays 1 and 2 cannot be utilized effectively.
On the other hand, the second interconnection of the test signal system is designed automatically depending on the first interconnection of the normal signal system which is designed automatically. As a result, the second interconnection is dependent on the kind or model of the semiconductor integrated circuit device, and the second interconnection must be designed for each kind or model of the semiconductor integrated circuit. Therefore, there are problems in that the interconnection must be drawn around wastefully and that it takes a long time to design and manufacture the semiconductor integrated circuit device.
Furthermore, because the second interconnection of the test signal system differs for each kind or model of the semiconductor integrated circuit, the propagation time of the test signal differs for each kind or model when testing the RAM of the semiconductor integrated circuit. Thus, there is a problem in that an evaluation test such as evaluating the access time of the RAM cannot be carried out uniformly with respect to the different kinds or models of the semiconductor integrated circuit.
Accordingly, it is a general object of the present invention to provide a novel and useful semiconductor integrated circuit device in which the problems described heretofore are eliminated.
Another and more specific object of the present invention is to provide a semiconductor integrated circuit device having a memory testing function, in which a number of input/output pins is small, an interconnection is not drawn around wastefully, and the designing and manufacturing of the semiconductor integrated circuit device is facilitated.
Still another object of the present invention is to provide a semiconductor integrated circuit device having a normal mode and a test mode for testing a memory thereof, and comprises input/output buffer parts having input/output terminals, at least one gate array, at least one memory, a first interconnection for coupling the input/output buffer parts, the gate array and the memory and routed depending on a logic operation to be carried out by the semiconductor integrated circuit, and a second interconnection for coupling the input/output buffer parts, the gate array and the memory, where the second interconnection is fixed regardless of the logic operation to be carried out by the semiconductor integrated circuit. The input/output buffer parts comprise a first input/output part having a first terminal which is used in common as an input terminal of the first interconnection for receiving a normal input signal in the normal mode and an input terminal of the second interconnection for receiving a test signal in the test mode, and a second input/output part having a second terminal which is used in common as an output terminal of the first interconnection and an output terminal of the second interconnection.
FIG. 1 is a system block diagram generally showing an example of the conventional semiconductor integrated circuit device;
FIG. 2 is a system block diagram generally showing an embodiment of the semiconductor integrated circuit device according to the present invention;
FIG. 3 is a plan view showing interconnections of the device shown in FIG.2; and
FIGS. 4A through 4C are plan views on an enlarged scale respectively showing the interconnections at predetermined regions of the device shown in FIG.3.
FIG. 2 generally shows an embodiment of the semiconductor integrated circuit device according to the present invention. The semiconductor integrated circuit device comprises gate arrays 10 and 11, RAMs 12 and 13, input/output parts 15i and 16i including input/output pins and input/output buffers, interconnections 17 of a test signal system, and interconnections 18a through 18d of a normal signal system. The input/output pins of the input/output parts 15i and 16i are used in common as input/output terminals of the interconnections 17 of the test signal system and input/output terminals of the interconnections 18a and 18d of the normal signal system. The interconnections 17 are fixed, while the interconnections 18a through 18d are formed during an interconnection pattern forming process by automatically designing the interconnection layout pattern using the computer aided design (CAD) technique. In other words, the routing of the interconnections 18a through 18d are different for each kind or model of the semiconductor integrated circuit device depending on the logic operation to be carried out by the semiconductor integrated circuit device, while the interconnections 17 are fixed regardless of the kind or model of the semiconductor integrated circuit device.
According to the present embodiment, it is possible to reduce the number of input/output pins compared to the conventional device because the same input/outut pins are used in common as the input/output terminals of the interconnections 17 and the input/output terminals of the interconnections 18a and 18d. In addition, an interconnection (or wiring) region is effectively utilized without the need to draw the interconnection around wastefully since the interconnections 17 of the test signal system are fixed. Accordingly, semiconductor integrated circuit device can be designed and manufactured with ease without taking a long period of time. In addition, since the interconnections 17 of the test signal system are the same for each kind or model of the integrated circuit device, an evaluation test of the RAM of the integrated circuit device can be carried out uniformly with respect to the different kinds or models of the integrated circuit device.
FIG.3 shows the interconnections of the embodiment shown in FIG. 2. FIG. 3 shows the semiconductor integrated circut device in the form of a chip, and mainly shows the fixed interconnections of the test signal system. In FIG.3, those parts which are the same as those corresponding parts in FIG.2 are designated by the same reference numerals, and a description thereof will be omitted.
The semiconductor integrated circuit device comprises an input/output terminal region 14, and input/output buffer parts 15 and 16 having input/output parts provided in the input/output terminal region 14. The input /output parts have input/output terminals (input/output pins) and input/output buffers. The fixed interconnections 17 of the test signal system are indicated by bold lines, and these fixed interconnections 17 are fixed regardless of the kind or model of the semiconductor integrated circuit device. The interconnections 18a through 18d of the normal signal system are formed in interconnection regions other than the interconnection regions of the fixed interconnections 17 in correspondence with the kind or model of the semiconductor integrated circuit device. The interconnections 18a couple the gate arrays 10 and 11 to the input/outut buffer part 15. The interconnections 18b and 18c couple the gate arrays 10 and 11 to the RAMs 12 and 13. In addition, the interconnections 18d couple the gate arrays 10 and 11 to the input/output buffer part 16. The fixed interconnections 17 couple directly to the RAMs 12 and 13 without being routed through the gate arrays 10 and 11.
As will be described later, input terminals of the fixed interconnections 17 and input terminals of the interconnections 18a are used in common at the input/output terminals of the input/output parts of the input/output buffer part 15. Similarly, output terminals of the fixed interconnections 17 and output terminals of the interconnection 18d are used in common at the input/output terminals of the input/output parts of the input/output buffer part 16.
FIGS.4A through 4C respectively show on an enlarged scale the interconnections at predetermined regions A through C of the semiconductor integrated circuit device encircled by phantom lines in FIG.3. In FIGS.4A through 4C, a black circular mark indicates a terminal of the test signal system, a white circular mark indicates a terminal of the normal signal system, a solid line indicates a first layer interconnection, a phantom line indicates a second layer interconnection, and a white rhombic mark indicates a connection point for connecting the first and second layer interconnections.
In FIG.4A, the input/output buffer part 15 is made up of input/output parts 151, 152, . . . each comprising an input/output terminal 15P and input/output buffers 15B. The fixed interconnections 17 of the test signal drawn out from each of the input/output parts 151, 152, . . . are provided within an interconnection region without being routed through the gate array 11. In addition, the interconnections 18a of the normal signal system drawn out from each of the input/output parts 151, 152, . . . are provided within interconnection regions other than the interconnection regions of the fixed interconnections 17 and are coupled to the gate array 11. In this case, input terminals of the fixed interconnections 17 and the interconnections 18a are used in common at the one of the input/output parts 151, 152, . . . constituting the input/output buffer part 15.
In FIG.4B, the fixed interconnections 17 drawn out from the input/output buffer part 15 couple to the RAM 12, while the fixed interconnections 17 drawn out from the RAM 12 couple to the input/output buffer part 16. The interconnections 18b and 18c drawn out from the gate array 10 are provided within an interconnection region other than the interconnection region of the fixed interconnections 17 and couple to the RAM 12. The interconnection regions of the test signal system and the normal signal system are provided in the first layer interconnection layer and the second layer interconnection layer.
The RAM 12 generally comprises an OR-AND circuit 20, a write amplifier 23, a memory cell array 24, a sense amplifier 25 and an OR circuit 26. The OR-AND circuit 20 is a switching gate for switching the mode of the RAM 12 to a test mode when supplied with a low-level mode switching signal TM from a fixed interconnection 17' of a mode switching signal system out of the fixed interconnections 17 and to a normal mode when supplied with a high-level mode switching signal TM, for example.
In FIG. 4B, NORMAL(IN) and NORMAL(OUT) respectively denote input and output signals of the RAM 12 in the normal mode, and TEST(IN) and TEST(OUT) respectively denote input and output test signals of the RAM 12 in the test mode.
In FIG. 4C, the input/output buffer part 16 is made up of input/output parts 161, . . . each comprising a NOR circuit 21 and a pad 22. The interconnection 18d drawn out from the gate array 10 and the fixed interconnection 17 drawn out from the RAM 12 are coupled to the NOR circuit 21 of the input/output part 161 and accordingly couples to the pad 22 thereof. A power source line 23 is provided as a second layer fixed interconnection for supplying a power source voltage to each part of the semiconductor integrated circuit.
Therefore, according to the present embodiment, a single input/output pin is used in common as the input terminals of the test signal system and the normal signal system, and the normal signal and the test signal can be obtained from the single input/output pin. Moreover, the interconnections of the test signal system are fixed interconnections while the interconnections of the normal signal system are formed by automatically designing the interconnection layout pattern using the computer aided design (CAD) technique. Hence, the fixed interconnections of the test signal system are the same regardless of the kind or model of the semiconductor integrated circuit device, and only the interconnections of the normal signal system need to be designed for each kind or model of the semiconductor integrated circuit device depending on the logic operation to be carried out by the semiconductor integrated circuit device, thereby considerably facilitating the designing and manufacturing of the semiconductor integrated circuit device.
The described embodiment has two gate arrays and two RAMS. However, it is of course possible to provide only one gate array and only one RAM, or provide three or more gate arrays and three or more RAMS depending on the needs.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4608669 *May 18, 1984Aug 26, 1986International Business Machines CorporationSelf contained array timingUS4617479 *May 3, 1984Oct 14, 1986Altera CorporationProgrammable logic array device using EPROM technologyUS4691161 *Jun 13, 1985Sep 1, 1987Raytheon CompanyConfigurable logic gate arrayUS4697241 *Mar 1, 1985Sep 29, 1987Simulog, Inc.Hardware logic simulatorUS4724531 *Jul 18, 1984Feb 9, 1988Hughes Aircraft CompanyGate array with bidirectional symmetryUS4736395 *Apr 29, 1986Apr 5, 1988Fujitsu LimitedLogic circuit having a test data loading functionUS4742490 *Dec 20, 1985May 3, 1988Siemens AktiengesellschaftIntegrated semiconductor memoryUS4758476 *Dec 10, 1985Jul 19, 1988Hitachi Chemical Company, Ltd.Polyimide precursor resin composition and semiconductor device using the sameUS4768167 *Sep 30, 1986Aug 30, 1988International Business Machines CorporationHigh speed CMOS latch with alternate data storage and test functions* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS4956818 *Sep 30, 1988Sep 11, 1990Hitachi, Ltd.Memory incorporating logic LSI and method for testing the same LSIUS4990800 *Dec 30, 1988Feb 5, 1991Samsung Electronics Co., Ltd.Mode selector for use in semiconductor memory deviceUS5124589 *Apr 25, 1991Jun 23, 1992Mitsubishi Denki Kabushiki KaishaSemiconductor integrated circuit capable of synchronous and asynchronous operations and operating method thereforUS5146428 *Dec 10, 1991Sep 8, 1992Hitachi, Ltd.Single chip gate arrayUS5594694 *Jul 28, 1995Jan 14, 1997Micron Quantum Devices, Inc.Memory circuit with switch for selectively connecting an input/output pad directly to a nonvolatile memory cellUS5625631 *Apr 26, 1996Apr 29, 1997International Business Machines CorporationPass through mode for multi-chip-module dieUS5706235 *Jan 7, 1997Jan 6, 1998Micron Quantum Devices, Inc.Memory circuit with switch for selectively connecting an I/O pad directly to a nonvolatile memory cell and method for operating sameUS5796269 *Apr 9, 1996Aug 18, 1998Xilinx, Inc.Composable memory array for a programmable logic device and method for implementing sameUS5886538 *Jun 25, 1998Mar 23, 1999Xilinx, Inc.Composable memory array for a programmable logic device and method implementing sameUS5896400 *Dec 12, 1997Apr 20, 1999Micron Technology, Inc.Memory circuit with switch for selectively connecting an input/output pad directly to a nonvolatile memory cellUS5977791 *Apr 14, 1997Nov 2, 1999Altera CorporationEmbedded memory block with FIFO mode for programmable logic deviceUS6005410 *Dec 5, 1996Dec 21, 1999International Business Machines CorporationInterconnect structure between heterogeneous core regions in a programmable arrayUS6011730 *Apr 23, 1999Jan 4, 2000Altera CorporationProgrammable logic device with multi-port memoryUS6011744 *Jul 16, 1997Jan 4, 2000Altera CorporationProgrammable logic device with multi-port memoryUS6018490 *Oct 9, 1998Jan 25, 2000Altera CorporationProgrammable logic array integrated circuitsUS6020760 *Jul 16, 1997Feb 1, 2000Altera CorporationI/O buffer circuit with pin multiplexingUS6023439 *Sep 17, 1998Feb 8, 2000Altera CorporationProgrammable logic array integrated circuitsUS6028446 *Jul 17, 1998Feb 22, 2000Advanced Micro Devices, Inc.Flexible synchronous and asynchronous circuits for a very high density programmable logic deviceUS6034857 *Jul 16, 1997Mar 7, 2000Altera CorporationInput/output buffer with overcurrent protection circuitUS6049223 *Jul 24, 1996Apr 11, 2000Altera CorporationProgrammable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memoryUS6054873 *Jun 23, 1999Apr 25, 2000International Business Machines CorporationInterconnect structure between heterogeneous core regions in a programmable arrayUS6064599 *Oct 26, 1998May 16, 2000Altera CorporationProgrammable logic array integrated circuitsUS6094377 *Feb 18, 1999Jul 25, 2000Micron Technology, Inc.Memory circuit with switch for selectively connecting an input/output pad directly to a nonvolatile memory cellUS6134166 *Feb 5, 1998Oct 17, 2000Altera CorporationProgrammable logic array integrated circuit incorporating a first-in first-out memoryUS6134173 *Nov 2, 1998Oct 17, 2000Altera CorporationProgrammable logic array integrated circuitsUS6151258 *Oct 27, 1999Nov 21, 2000Quickturn Design Systems, Inc.Programmable logic device with multi-port memoryUS6184709Jun 26, 1998Feb 6, 2001Xilinx, Inc.Programmable logic device having a composable memory array overlaying a CLB arrayUS6218860May 17, 1999Apr 17, 2001Altera CorporationProgrammable logic array integrated circuit incorporating a first-in first-out memoryUS6219284Sep 24, 1999Apr 17, 2001Altera CorporationProgrammable logic device with multi-port memoryUS6242946Aug 5, 1999Jun 5, 2001Altera CorporationEmbedded memory block with FIFO mode for programmable logic deviceUS6259588Dec 29, 1999Jul 10, 2001Altera CorporationInput/output buffer with overcurrent protection circuitUS6262933Jan 28, 2000Jul 17, 2001Altera CorporationHigh speed programmable address decoderUS6285211Dec 13, 1999Sep 4, 2001Altera CorporationI/O buffer circuit with pin multiplexingUS6340897Jan 11, 2000Jan 22, 2002Altera CorporationProgrammable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memoryUS6346824Jul 27, 2000Feb 12, 2002Xilinx, Inc.Dedicated function fabric for use in field programmable gate arraysUS6459303Apr 9, 2001Oct 1, 2002Altera CorporationHigh speed programmable address decoderUS6467017Jul 29, 1998Oct 15, 2002Altera CorporationProgrammable logic device having embedded dual-port random access memory configurable as single-port memoryUS6486702Jun 30, 2000Nov 26, 2002Altera CorporationEmbedded memory blocks for programmable logicUS6593772Jun 19, 2002Jul 15, 2003Altera CorporationEmbedded memory blocks for programmable logicUS6694463Jan 16, 2001Feb 17, 2004Atmel CorporationInput/output continuity test mode circuitUS6720796May 6, 2002Apr 13, 2004Altera CorporationMultiple size memories in a programmable logic deviceUS6759870Feb 20, 2003Jul 6, 2004Altera CorporationProgrammable logic array integrated circuitsUS6812726 *Nov 27, 2002Nov 2, 2004Inapac Technology, Inc.Entering test mode and accessing of a packaged semiconductor deviceUS6882171 *Jun 27, 2003Apr 19, 2005Inapac Technology, Inc.Bonding pads for testing of a semiconductor deviceUS6897679Jan 31, 2003May 24, 2005Altera CorporationProgrammable logic array integrated circuitsUS7111110Dec 10, 2002Sep 19, 2006Altera CorporationVersatile RAM for programmable logic deviceUS7240254Jun 25, 2004Jul 3, 2007Inapac Technology, IncMultiple power levels for a chip within a multi-chip semiconductor packageUS7259582Apr 18, 2005Aug 21, 2007Inapac Technology, Inc.Bonding pads for testing of a semiconductor deviceUS7313740Mar 18, 2005Dec 25, 2007Inapac Technology, Inc.Internally generating patterns for testing in an integrated circuit deviceUS7444575Aug 19, 2005Oct 28, 2008Inapac Technology, Inc.Architecture and method for testing of an integrated circuit deviceUS7466603Oct 2, 2007Dec 16, 2008Inapac Technology, Inc.Memory accessing circuit systemUS7480763Aug 28, 2006Jan 20, 2009Altera CorporationVersatile RAM for a programmable logic deviceUS8001439Oct 25, 2006Aug 16, 2011Rambus Inc.Integrated circuit testing module including signal shaping interfaceUS8063650Jan 10, 2008Nov 22, 2011Rambus Inc.Testing fuse configurations in semiconductor devicesUS8166361Oct 25, 2006Apr 24, 2012Rambus Inc.Integrated circuit testing module configured for set-up and hold time testingUS8286046Jun 16, 2011Oct 9, 2012Rambus Inc.Integrated circuit testing module including signal shaping interfaceUS8717052Aug 9, 2011May 6, 2014Rambus Inc.Testing fuse configurations in semiconductor devicesUS9116210Sep 10, 2012Aug 25, 2015Rambus Inc.Integrated circuit testing module including signal shaping interfaceUS9568544Apr 10, 2014Feb 14, 2017Rambus Inc.Testing fuse configurations in semiconductor devicesUS20020130681 *Aug 22, 2001Sep 19, 2002Cliff Richard G.Programmable logic array integrated circuitsUS20040066212 *Jan 31, 2003Apr 8, 2004Altera CorporationProgrammable logic array integrated circuitsUS20050024977 *Jun 25, 2004Feb 3, 2005Ong Adrian E.Multiple power levels for a chip within a multi-chip semiconductor packageUS20050162182 *Mar 18, 2005Jul 28, 2005Ong Adrian E.Internally generating patterns for testing in an integrated circuit deviceUS20050204223 *Apr 18, 2005Sep 15, 2005Ong Adrian E.Bonding pads for testing of a semiconductor deviceUS20050289428 *Aug 19, 2005Dec 29, 2005Sidley Austin Brown & Wood LlpArchitecture and method for testing of an integrated circuit deviceUS20060294293 *Aug 28, 2006Dec 28, 2006Altera CorporationVersatile RAM for a programmable logic deviceUS20070067687 *Oct 25, 2006Mar 22, 2007Ong Adrian EIntegrated Circuit Testing Module Configured for Set-up and Hold Time TestingUS20070079204 *Oct 25, 2006Apr 5, 2007Ong Adrian EIntegrated Circuit Testing Module Including Signal Shaping Interface* Cited by examinerClassifications U.S. Classification365/189.05, 257/207, 257/203, 326/16, 257/208, 365/201, 326/40International ClassificationH01L21/66, H01L21/822, H01L21/82, G11C29/56, G11C29/02, H01L27/118, H01L27/04, G11C29/54, G11C29/00, G11C29/12, G01R31/28Cooperative ClassificationG11C29/12, G11C29/54European ClassificationG11C29/54, G11C29/12Legal EventsDateCodeEventDescriptionJun 24, 1988ASAssignmentOwner name: FUJITSU LIMITED, 1015, KAMIKODANAKA, NAKAHARA-KU,Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:KAWATA, MITSUYA;REEL/FRAME:004903/0427Effective date: 19880621Owner name: FUJITSU LIMITED, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KAWATA, MITSUYA;REEL/FRAME:004903/0427Effective date: 19880621Sep 24, 1992FPAYFee paymentYear of fee payment: 4Sep 20, 1996FPAYFee paymentYear of fee payment: 8Sep 25, 2000FPAYFee paymentYear of fee payment: 12Mar 5, 2010ASAssignmentOwner name: FUJITSU MICROELECTRONICS LIMITED,JAPANFree format text: ASSIGNMENT OF ASSIGNOR S RIGHT, TITLE AND INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:024035/0224Effective date: 20100218Owner name: FUJITSU MICROELECTRONICS LIMITED, JAPANFree format text: ASSIGNMENT OF ASSIGNOR S RIGHT, TITLE AND INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:024035/0224Effective date: 20100218RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services