Source: http://www.google.com/patents/US20010042901?ie=ISO-8859-1&dq=U.S.+Patent+No.+4,528,643
Timestamp: 2015-08-01 01:35:41
Document Index: 177637406

Matched Legal Cases: ['art 31', 'art 33', 'art 33', 'art 33', 'art 33', 'art 33', 'art 33', 'art 33', 'art 33', 'art 33', 'application No. 10']

Patent US20010042901 - Wafer-level package, a method of manufacturing thereof and a method of ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA wafer-level package includes a semiconductor wafer having at least one semiconductor chip circuit forming region each including a semiconductor chip circuit each provided with test chip terminals and non test chip terminals, at least one external connection terminal, at least one redistribution trace...http://www.google.com/patents/US20010042901?utm_source=gb-gplus-sharePatent US20010042901 - Wafer-level package, a method of manufacturing thereof and a method of manufacturing semiconductor devices from such a wafer-level packageAdvanced Patent SearchPublication numberUS20010042901 A1Publication typeApplicationApplication numberUS 09/803,013Publication dateNov 22, 2001Filing dateMar 12, 2001Priority dateDec 28, 1998Also published asCN1259767A, CN100372109C, DE69939150D1, EP1017094A2, EP1017094A3, EP1017094B1, US6228684, US6762431, US7071487, US7399990, US7642551, US20040206954, US20060202201, US20080251788Publication number09803013, 803013, US 2001/0042901 A1, US 2001/042901 A1, US 20010042901 A1, US 20010042901A1, US 2001042901 A1, US 2001042901A1, US-A1-20010042901, US-A1-2001042901, US2001/0042901A1, US2001/042901A1, US20010042901 A1, US20010042901A1, US2001042901 A1, US2001042901A1InventorsShigeyuki MaruyamaOriginal AssigneeFujitsu LimitedExport CitationBiBTeX, EndNote, RefManPatent Citations (5), Referenced by (32), Classifications (33), Legal Events (5) External Links: USPTO, USPTO Assignment, EspacenetWafer-level package, a method of manufacturing thereof and a method of manufacturing semiconductor devices from such a wafer-level package
BRIEF DESCRIPTION OF THE DRAWINGS [0059]FIG. 1 is a diagram showing a connection state of a wafer-level package of a first embodiment of the present invention. [0060]FIG. 2 is a partial sectional view showing the wafer-level package of the first embodiment of the present invention taken along a broken line I-I. [0061]FIG. 3 is a plan view showing the wafer-level package of the first embodiment of the present invention. [0062]FIG. 4 is a partial sectional view showing a wafer-level package of a second embodiment of the present invention. [0063]FIG. 5 is a diagram showing a connection state of a wafer-level package of a third embodiment of the present invention. [0064]FIG. 6 is a diagram showing a connection state of a wafer-level package of a fourth embodiment of the present invention. [0065]FIG. 7 is a diagram showing a connection state of a wafer-level package of a fifth embodiment of the present invention. [0066]FIG. 8 is a diagram showing a connection state of a wafer-level package of a sixth embodiment of the present invention. [0067]FIG. 9 is a diagram showing a connection state of a wafer-level package of a seventh embodiment of the present invention. [0068]FIG. 10 is a diagram showing a connection state of a wafer-level package of an eighth embodiment of the present invention. [0069]FIG. 11 is a diagram showing a connection state of a wafer-level package of a ninth embodiment of the present invention. [0070]FIG. 12 is a diagram showing a connection state of a wafer-level package of a tenth embodiment of the present invention. [0071]FIG. 13 is a plan view showing a wafer-level package of an eleventh embodiment of the present invention. [0072]FIG. 14 is a diagram showing a connection state of a wafer-level package of a twelfth embodiment of the present invention. [0073]FIG. 15 is a diagram showing a connection state of a wafer-level package of a thirteenth embodiment of the present invention. [0074]FIG. 16 is a flowchart showing a method of manufacturing a semiconductor device using a wafer-level package of one embodiment of the present invention. [0075]FIGS. 17A to 17D are cross-sectional diagrams showing a package manufacture process of the method of manufacturing a semiconductor device using a wafer-level package of one embodiment of the present invention. [0076]FIG. 18 is a cross-sectional diagram showing a test process of the method of manufacturing a semiconductor device using a wafer-level package of one embodiment of the present invention. [0077]FIG. 19 is a cross-sectional diagram showing a cutting process of the method of manufacturing a semiconductor device using a wafer-level package of one embodiment of the present invention. [0078]FIG. 20 is a partial sectional view showing a wafer-level package of a fourteenth embodiment of the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS [0079] In the following, principles and embodiments of the present invention will be described with reference to the accompanying drawings. [0080] FIGS. 1 to 3 are diagrams showing a wafer-level package 10A of a first embodiment of the present invention. FIG. 1 is a diagram showing a connection state of the wafer-level package 10A, FIG. 2 is a diagram showing a connection state of the wafer-level package 10A, and FIG. 3 is a diagram showing a connection state of the wafer-level package 10A. [0081] The wafer-level package 10A may be used as an uncut wafer or may be cut into individualized semiconductor devices 40 (shown in FIG. 19) having respective semiconductor chip circuits. [0082] As shown in FIG. 2, the wafer-level package 10A includes a semiconductor wafer 11 provided with external connection terminals 14, redistribution traces 15, test terminals 16, and an insulating layer 17 (insulating material). [0083] The semiconductor wafer 11 is, for example, a silicon substrate provided with a plurality of semiconductor chip circuit forming regions 12 (hereinafter referred to as circuit regions). The circuit region 12 is provided with a semiconductor chip circuit and a plurality of chip terminals 13 formed thereon. The chip terminals 13 are connected to the semiconductor chip circuits. Thus, the semiconductor chip circuit will operate when signals and electrical power are supplied to the chip terminals 13. [0084] Also, the plurality of chip terminals 13 may be categorized into two groups according to their functions. A first group includes chip terminals directly contributing to the operation of the semiconductor chip circuit, and the other group includes chip terminals used only for testing the semiconductor chip circuit. In the following description, the chip terminals in the latter group (i.e., chip terminals used for testing the semiconductor chip circuit) will be referred to as test chip terminals 13A. The chip terminals other than the test chip terminals 13A will be referred to as non-test chip terminals 13B. [0085] The external connection terminals 14 are terminals used for mounting the wafer-level package 10A or the individualized semiconductor devices 40 on a mounting board (not shown). In the present embodiment, the external connection terminals 14 are directly provided on the non-test chip terminals 13B and are not provided on the test chip terminals 13A. Therefore, in the present embodiment, the external connection terminals 14 are provided at positions corresponding to the non-test chip terminals 13B. The external connection terminals 14 are provided so as to protrude by a predetermined amount from the upper surface of the semiconductor wafer 11. The external connection terminals 14 may be provided by techniques such as sputtering, deposition and metal plating. [0086] The redistribution traces 15 are made of an electrically conductive layer and are formed into a predetermined pattern on the upper surface of the semiconductor wafer 11. One end of the redistribution trace 15 is connected to the chip terminal 13 (13A), while the other end of the redistribution trace 15 is connected to the test terminal 16. In the cross-sectional diagram, the redistribution trace 15 seem to extend to the external connection terminal 14, however, as can be seen in FIG. 1, in fact, the external connection terminal 14 is not connected to the redistribution trace 15. Thus, by providing the redistribution traces 15 on the semiconductor wafer 11, the chip terminals 13 can be extended to desired positions on the semiconductor wafer 11. Then, the external connection terminals 14 or the test terminals 16 can be formed at the desired positions. [0087] Thus, by providing the redistribution traces 15, there is greater freedom in the layout of the terminals. That is to say, with the redistribution traces 15, the respective terminals 13 can be pulled out to positions not only within the circuit region 12 but also outside the circuit region 12. Hereinafter, the region outside the circuit region 12 is referred to as an outer region 18. [0088] In the present embodiment, as has been described above, the external connection terminals 14 are directly formed on the non-test chip terminals 13B. Therefore, the redistribution traces 15 extend only from the test chip terminals 13A. Also, though not shown, an insulating film is provided on the upper part of the circuit region 12, and the redistribution trace 15 is formed on the insulating film. Therefore, even if the redistribution traces 15 are formed on the circuit region 12, the redistribution traces 15 and the semiconductor chip circuit will not be short-circuited. [0089] The test terminals 16 are used for testing the semiconductor chip circuit formed in the circuit region 12. The test terminals 16 are provided so as to protrude by a predetermined amount from the upper surface of the semiconductor wafer 11. In a similar matter to the external connection terminals 14, the test terminals 16 may be provided by techniques such as sputtering, deposition and metal plating. [0090] Also, as shown in FIG. 2, the test terminals 16 are configured such that the height of the protrusions and shapes thereof are equal to those of the external connection terminals 14. The test terminals 16 are, via the above-described redistribution traces 15, connected to the test chip terminals 13A provided in the circuit region 12. Therefore, the test terminals 16 are terminals only used for testing the wafer-level package 10A. [0091] The insulating layer 17 is made of an insulating material, e.g., SiO2, having a predetermined thickness. The insulating layer 17 protects the semiconductor chip circuit provided in the circuit region 12, the chip terminals 13, and the redistribution traces 15. In the present embodiment, the insulating layer 17 is provided on the entire surface of the semiconductor wafer 11, with the above-described external connection terminals 14 and the test terminals 16 being exposed (or protruded) from the insulating layer 17. [0092] Therefore, even after providing the insulating layer 17 on the semiconductor wafer 11, an electrical conduction with the semiconductor chip circuit can be achieved by means of the external connection terminals 14 and the test terminals 16. [0093] Now, the position of the test terminals 16 of the wafer-level package 10A of the above-described structure will be described. As has been described above, the test terminals 16 are connected to the test chip terminals 13A via the redistribution traces 15. Also, the redistribution traces 15 can be extended to positions not only within the circuit region 12 but also to the outer region 18. [0094] The present embodiment is characterized in that the redistribution traces 15 are extended out of the circuit region 12 to the outer region 18, and the test terminals 16 are provided in the outer region 18. Also, when the wafer-level package 10A is used as individualized semiconductor devices 40, a cutting (scribing) process is implemented on the wafer-level package 10A. The test terminals 16 are provided on the positions to be scribed (i.e., scribe regions). In FIG. 3, the scribe regions are indicated by dash-dot lines. [0095] With the wafer-level package 10A of the present embodiment, each of the test chip terminals 13A is extended out of the circuit region 12 to the outer region 18 by means of the redistribution trace 15. Then, at an end extended out in the outer region 18, the redistribution trace 15 is provided with the test terminal 16 exposed from the insulating layer 17. Thus, the test terminals 16 can be used even after the insulating layer 17 has been provided. [0096] Thus, since the test can be implemented using both the external connection terminals 14 and the test terminals 16, the PT, which was implemented before providing the insulating layer 17, and the FT, which was implemented after providing the insulating layer 17, can now be implemented simultaneously. Accordingly, with a simultaneous full test, the test process (manufacture process) can be simplified and the manufacturing cost can be reduced. [0097] Also, by providing the redistribution traces 15, the test terminals 16 are provided in the outer region 18 (outside the circuit region 12). Thus, the area of the circuit region 12 will not increase even if the test terminals 16 are provided. Therefore, the size of the individualized semiconductor device 40 can be reduced. [0098] Further, the outer region 18, in which the test terminals 16 are provided, is a region to be removed upon individualizing the wafer-level package 10A into the semiconductor devices 40. Therefore, when the semiconductor devices 40 are individualized, the test terminals 16 will be removed together with the outer region 18, and will not remain on the semiconductor device 40. Therefore, even if the test terminals 16 are provided on the wafer-level package 10A, the operating condition of the individualized semiconductor device 40 will not be altered. [0099] Also, in the above-described embodiment, the test terminals 16 are provided in the scribe regions (see FIG. 3). However, the test terminals 16 can be provided at positions not only within the scribe regions, but also in other regions in the outer region 18 other than the scribe regions (e.g., peripheral positions of the semiconductor wafer 11). [0100] In the following, a second embodiment of the present embodiment will be described. [0101]FIG. 4 is a partial sectional view showing a wafer-level package 10B of a second embodiment of the present invention. In FIG. 4, components which are the same as those of the wafer-level package 10A of the first embodiment illustrated in FIGS. 1 to 3 are indicated with the same reference numbers, and detailed explanations thereof are omitted. This also applies to each of the embodiments described with reference to FIGS. 5 to 20. [0102] In the wafer-level package 10B of the second embodiment, the semiconductor wafer 11 is provided with a redistribution layer 19. The redistribution layer 19 is provided with the external connection terminals 14, the test terminals 16 and a sealing resin 22 (insulating material). [0103] The redistribution layer 19 includes the redistribution traces 15, an insulating film 20, and through holes 21. The insulating film 20 is made of an insulating material, e.g., SiO2, and is provided with the redistribution traces 15 having a predetermined pattern. Also, the insulating film 20 is provided with the through holes 21. The chip terminals 13 provided in the circuit region 12 and the redistribution traces 15 are electrically connected by means of the through holes 21. [0104] The sealing resin 22 may be an epoxy-type resin, and can be provided on the entire surface of the semiconductor wafer 11, for example, by molding. Also, the above-described external connection terminals 14 and the test terminals 16 penetrate through this sealing resin 22 and protrude upwards, so as to enable an electrical connection with an external part. Also, the external connection terminals 14 are connected to the chip terminals 13 provided in the circuit region 12 by means of through holes 21, but such structure is not shown in the figure for the sake of clarity. [0105] The wafer-level package 10B of the above structure may also achieve the same effect as that of the wafer-level package 10A of the first embodiment. Further, in the present embodiment, the sealing resin 22 is made of an epoxy-type resin, which is commonly used as the resin package material. Therefore, the semiconductor wafer 11 (the semiconductor chip circuit, the redistribution traces 15, etc) is securely protected, thus improving the reliability of the wafer-level package 10B. Also, the sealing resin 22 need not be made of the epoxy-type resin, but can also be made of other resin such as polyimide. [0106] In the following, a third embodiment of the present invention will be described. [0107]FIG. 5 is a diagram showing a connection state of a wafer-level package 10C of a third embodiment of the present invention. The wafer-level package 10A of the first embodiment described with reference to FIGS. 1 to 3 relates to a structure in which the external connection terminals 14 are formed directly on the non-test chip terminals 13B. On the contrary, the present embodiment is characterized in that it is provided with internal redistribution traces 23 inside the circuit region 12, so that the non-test chip terminals 13B and the external connection terminals 14 are provided at mutually offset positions. [0108] Thus, the positions of the external connection terminals 14 do not necessarily correspond with the positions of the non-test chip terminals 13B. Also, because the non-test chip terminals 13B and the external connection terminals 14 are provided at mutually offset positions, the circuit structure of the semiconductor chip circuit within the circuit region 12 can be designed with greater freedom. [0109] In the following, a fourth embodiment of the present invention will be described. [0110]FIG. 6 is a diagram showing a connection state of a wafer-level package 10D of a fourth embodiment of the present invention. The wafer-level package 10D of the present embodiment is characterized in that a fuse 24 is provided at an intermediate position of one of the redistribution traces 15 extends out to the outer region 18. The fuse 24 prevents an excessive power supply between the test chip terminal 13A and the test terminal 16. One of the test chip terminals 13A is a power supply terminal and the test terminals 16 are connected to a power supply line 42. [0111] For example, when implementing a burn-in test on a wafer-level package, it is often difficult to provide a power supply line independently to each semiconductor chip circuit. As in the present embodiment, by sharing the power supply line 42 between the plurality of semiconductor chip circuits, the burn-in test can be implemented at a reduced cost. [0112] However, when sharing the power supply line 42 between the plurality of semiconductor chip circuits, if a semiconductor chip circuit has bad DC characteristics (power supply short circuit), there is a risk of burning other semiconductor chip circuits. By providing the fuse 24, even if an excessive power supply occurs due to the presence of a bad semiconductor chip circuit, the fuse 24 will break so that other normal semiconductor chip circuits will be prevented from being damaged. [0113] Further, the fuse 24 will not remain on the semiconductor device 40 since the fuse 24 is provided in the outer region 18, and thus is removed when individualizing into semiconductor devices 40. Therefore, even if the fuse 24 is provided, the operating condition of the individualized semiconductor device 40 will not be altered. [0114] In the following, a fifth embodiment of the present invention will be described. [0115]FIG. 7 is a diagram showing a connection state of a wafer-level package 10E of a fifth embodiment of the present invention. The wafer-level package 10E of the present embodiment is characterized in that the test terminals 16 provided for respective ones of the plurality of circuit regions 12 are connected by a common line 25 formed in the external area-18. [0116] With this structure, by supplying test signals to one of the test terminals 16, the test signals can be simultaneously supplied to the plurality of test terminals 16 via the common line 25. Therefore, a number of interconnections can be reduced. Also, test efficiency is improved compared to a structure in which respective signals are provided to each one of the test terminals 16. [0117] Also, the common line 25 is provided in the outer region 18, and thus is removed when individualizing into semiconductor devices 40. Therefore, even if the common line 25 is provided on the wafer-level package 10E, the operating condition of the individualized semiconductor device 40 will not be altered. [0118] In the following, a sixth embodiment of the present invention will be described. [0119]FIG. 8 is a diagram showing a connection state of a wafer-level package 10F of a sixth embodiment of the present invention. The wafer-level package 10F of the present embodiment is characterized in that the non-test chip terminals 13B of the plurality of the semiconductor chip circuits provided on the semiconductor wafer 11 are connected by joining lines 26. In detail, in the embodiment shown in FIG. 8, the chip terminal 13C provided in the circuit region 12A and the chip terminal 13D provided in the circuit region 12B are connected by the joining line 26. [0120] Some of the non-test chip terminals 13B will be used to improve the test efficiency and reduce the number of interconnections, so that such non-test chip terminals 13B may remain connected during the test. Thus, by connecting such non-test chip terminals 13B (13C, 13D) by the joining line 26, it is possible to improve the test efficiency and reduce the number of interconnections. [0121] Also, the joining lines 26 are provided in the outer region 18, and thus are removed when individualizing into semiconductor devices 40. Therefore, even if the joining lines 26 are provided on the wafer-level package 10F, the operating condition of the individualized semiconductor device 40 will not be altered. [0122] In the following, a seventh embodiment of the present invention will be described. [0123]FIG. 9 is a diagram showing a connection state of a wafer-level package 10G of a seventh embodiment of the present invention. The wafer-level package 10G of the present embodiment is characterized in that the common lines 25 are provided in the outer region 18, and the redistribution traces 15 are connected to these common lines 25. Also, a test pad 27 is provided at a part of the common line 25. The test pad 27 is provided so as to be exposed from the insulating layer 17 (or sealing resin 22). [0124] With the structure described above, the plurality of redistribution traces 15 corresponding to the plurality of circuit regions 12 are connected via the common lines 25. Thus, by supplying test signals to the test pads 27, the test signals can be simultaneously supplied to the plurality of semiconductor chip circuits via the common line 25. Therefore, a number of interconnections can be reduced. Also, since there is no need to provide the test terminal 16 for each of the semiconductor chip terminals, it is possible to simplify the structure and the manufacturing processes of the wafer-level package 10G. [0125] In the following, an eighth embodiment of the present invention will be described. [0126]FIG. 10 is a diagram showing a connection state of a wafer-level package 10H of an eighth embodiment of the present invention. The wafer-level package 10H of the present embodiment is characterized in that a plurality of units 28, 29 having different functions are provided in the circuit region 12. Also, the redistribution traces 15 are extended out from each one or a combination of the plurality of units 28, 29 to the outer region 18. On the end positioned in the outer region 18, the redistribution trace 15 is provided with the test terminal 16. [0127] In detail, in the present embodiment, the circuit region 12 is provided with a logic part (LOGIC) 28 and a random-access memory part (RAM) 29. The LOGIC 28 and the RAM 29 are connected by internal connections 30. Also, the LOGIC 28 is provided with chip terminals (not shown) having the external connection terminals 14 connected thereto. The semiconductor device having a mixed structure of units with different properties or functions, such as the RAM and the LOGIC, is referred to as a system LSI device. Recently, as a result of a higher density and higher performance of the semiconductor devices, more system LSI devices are used. However, it is difficult to individually test the units provided in the system LSI device. [0128] This is because these units are interconnected by the internal connections 30 in the same circuit region 12 so that there may be a unit that cannot be directly accessed by the external connection terminals 14. For example, with the structure of the present embodiment, the LOGIC 28 and the RAM 29 are connected via the internal connections 30, and the external connection terminals 14 serve as access terminals to the LOGIC 28. Thus, the RAM 29 cannot be directly accessed via the external connection terminals 14. [0129] Now, the function of the system LSI device will be described as a whole. The LOGIC 28 accesses the RAM 29 via the internal connections 30 so as to acquire and process data in the RAM 29. Then, the thus-obtained data is output from the external connection terminals 14. Therefore, with the system LSI of the structure of the related art, it is not possible to directly access the RAM 29. In other words, the RAM 29 cannot be tested individually in the related art. [0130] However, with the structure of the present embodiment, it is now possible to test the RAM 29 individually. The redistribution traces 15 are pulled out to the outer region 18 from the RAM 29, and the test terminals 16 are provided on the redistribution trace 15. Thus, the RAM 29, which is a unit that is not directly connected to the external connection terminals 14, can be tested. [0131] Accordingly, since it is now possible to test the RAM 29, the reliability of the test can be improved. Also, the redistribution traces 15 and the test terminals 16 will be removed when cutting the wafer-level package 10H into individualized semiconductor devices 40. Therefore, the operating condition of the individualized semiconductor device 40 will not be altered. [0132] In the following, a ninth embodiment of the present invention will be described. [0133]FIG. 11 is a diagram showing a connection state of a wafer-level package 10I of a ninth embodiment of the present invention. The wafer-level package 10I of the present embodiment includes a burn-in test circuit 32 (Built-In Self Test: BIST). The redistribution traces 15 are extended out from the BIST 32 to the outer region 18. The test terminals 16 are provided on the redistribution traces 15 in the outer region 18. [0134] The BIST 32 implements the test on a main circuit part 31, so that it is possible to read out only the result of the test from the test chip terminals 13A. However, the test chip terminals 13A serving as input/output terminals of the BIST 32 are used only in the PT (or cannot not be used in the FT), since the test chip terminals 13A cannot be left as the external connection terminals after wafer packaging. [0135] On the contrary, with the present embodiment, the test chip terminals 13A, serving as the input/output terminals of the BIST 32 after wafer packaging, can be accessed via the test terminals 16 and the redistribution traces 15. Thus, a test using the BIST 32 can be implemented in the FT. Thus, the PT will be not as necessary as it used to be, so that the test (full test) can be implemented only with the FT and without the PT. [0136] In the following, a tenth embodiment of the present invention will be described. [0137]FIG. 12 is a diagram showing a connection state of a wafer-level package 10J of a tenth embodiment of the present invention. The wafer-level package 10J of the present embodiment is characterized in that a circuit exclusively used for a burn-in test 32A (hereinafter referred to as a BI circuit 32A) is provided in the outer region 18. [0138] In detail, the redistribution trace 15 is provided from the test chip terminal 13A in the circuit region 12 to the outer region 18. The redistribution trace 15 is connected to the BI circuit 32A. As has been described above, the BI circuit 32A and the redistribution trace 15 are provided in the outer region 18. Also, the test terminal 16 may be provided directly on the BI circuit 32A. [0139] Now, a full test on the wafer-level package and the normal wafer (here, the wafer-level package and the normal wafer will be referred to as a wafer) will be described. In the related art, the full test on the wafer was not often implemented before individualizing the wafer into the semiconductor devices. One of the reasons is that it is difficult to implement a burn-in test on the uncut semiconductor wafer. In other words, with the currently available contactor, it is difficult to contact all of the plurality of terminals (external connection terminals 14 and the test terminals 16) provided on each of the semiconductor chip terminals provided on the wafer. This is also because there are several tens of thousands of terminals provided on the wafer and thus the terminal pitch is narrow. [0140] In order to minimize such a problem, an attempt has been made to incorporate the BI circuit 32A into the circuit region 12, and then contacting a few terminals (burn-in terminals accessing the burn-in circuit). However, with the wafer-level package of the related art in which the BI circuit 32A is incorporated within the circuit region 12, the burn-in terminals will, together with the external connection terminals 14, remain in the semiconductor device 40, thus producing the same problem as above. [0141] However, with the structure of the present embodiment, the redistribution traces 15 are pulled out from the BI circuit 32A to the outer region 18. The test terminals 16 serving as the burn-in terminals are provided on the redistribution traces 15 in the outer region 18, so that it is possible to access the BI circuit 32A via the test terminals 16. Thus, the BI circuit 32A can be used after providing the insulating layer 17 (sealing resin 22). [0142] Accordingly, it is possible to implement a burn-in test on the wafer-level package 10I, so that a test with an increased reliability is possible. Also, since the test terminals 16 will be removed when individualizing into the semiconductor devices 40, the operating condition of the individualized semiconductor device 40 will not be altered. [0143] In the following, an eleventh embodiment of the present invention will be described. [0144]FIG. 13 is a plan view showing a wafer-level package 10K of an eleventh embodiment of the present invention. The wafer-level package 10K of the present embodiment is characterized in that a test history recording part 33 (test history storage) is provided in the outer region 18 on the semiconductor wafer 11. [0145] The test history recording part 33 is connected to all semiconductor chip circuits on the semiconductor wafer 11 via redistribution traces 35 exclusively used for recording provided in the outer region 18. Also, the test history recording part 33 is provided with access terminals 34 (input/output terminals). [0146] The access terminals 34 protrude upwards from the insulating layer 17 (sealing resin 22) formed on the semiconductor wafer 11, so that is possible to access the test history recording part 33 after providing the insulating layer 17 (sealing resin 22). By accessing the test history recording part 33, it is possible to store/retrieve the test data such as test history and the positions of the bad semiconductor chip circuits. [0147] With the wafer-level package 10K provided with the insulating layer 17 or the sealing resin 22, the whole semiconductor wafer 11 is covered with the resin (in many cases a black resin). Thus, it is difficult to implement a visual inspection. Also, since the semiconductor chip circuits are provided on the semiconductor wafer 11 with a high density, it is difficult to imprint characters or codes indicating a vast amount of test history information on the peripheral part of the wafer-level package 10K. [0148] However, with the test history recording part 33, a vast amount of test history information of the wafer-level package 10K can be easily written in/read out. Thus, efficiency and accuracy of the test can be improved. Also, since the test history recording part 33 is provided on the outer region 18, it will be removed when individualizing into the semiconductor devices 40. Thus, the operating condition of the individualized semiconductor device 40 will not be altered. [0149] In the following, a twelfth embodiment of the present invention will be described. [0150]FIG. 14 is a diagram showing a connection state of a wafer-level package 10L of a twelfth embodiment of the present invention. The wafer-level package 10L of the present embodiment is provided with a test support element 36 for testing the semiconductor chip circuit on the outer region 18 on the semiconductor wafer 11. Also, the redistribution traces 15 connected to the test chip elements 13A provided in the circuit region 12 are connected to the test support element 36 via the common line 25. [0151] The test support element 36 may be an electronic element such as a test LSI circuit or a resistance. With the test support element 36, the efficiency of the wafer-level test can be improved. Also, it is advantageous when implementing a high-frequency test, since the distance between the test chip terminal 13A and the test support element 36 can be shortened. [0152] Also, since the test support element 36 and the common line 25 are provided in the outer region 18, they will be removed when individualizing into the semiconductor devices 40. Thus, the operating condition of the individualized semiconductor device 40 will not be altered. [0153] In the following, a thirteenth embodiment of the present invention will be described. [0154]FIG. 15 is a diagram showing a connection state of a wafer-level package 10M of a thirteenth embodiment of the present invention. The wafer-level package 10M of the present embodiment is characterized in that the test terminals 16 and dummy terminals 38 are provided in an identification area 37 with a predetermined rule, thus enabling an identification. [0155] The identification area 37 is provided in the outer region 18 of the semiconductor wafer 11, and the test terminals 16 are connected to the corresponding circuit region 12 by means of the redistribution traces 15. Also, the dummy terminal 38 is not connected to the redistribution trace 15, but has the same shape as that of the test terminal 16 and is exposed from the insulating layer 17 (sealing resin 22). [0156] As has been described above, it is difficult to visually inspect the wafer-level package 10K provided with the insulating layer 17 or the sealing resin 22. However, the test terminals 16 and the dummy terminals 38 are arrange with a predetermined rule indicating the characteristics (e.g., index mark, type code, lot identification) of the semiconductor wafer 11 and are exposed from the insulating layer 17 (sealing resin 22). Therefore, the semiconductor wafer 11 can be identified by viewing the positions of the test terminals 16 and the dummy terminals 38, so that the identification process can be implemented on the wafer-level package 10M, which is not particularly suitable for visual inspection. [0157] Further, the test terminals 16 and the dummy terminals 38 having the identification function are also removed when individualizing into the semiconductor devices 40. Therefore, the operating condition of the individualized semiconductor device 40 will not be altered. Also, if the identification is possible by viewing the positioning of the test terminals 16, it is not always necessary to provide the dummy terminals 38. [0158] In the following, a fourteenth embodiment of the present invention will be described. [0159]FIG. 20 is a cross-sectional view showing a wafer-level package 10N of a fourteenth embodiment of the present invention. In wafer-level packages 10A to 10M, there is provided the insulating layer 17 or the sealing resin 22 on the redistribution trace 15, whereas the wafer-level package 10N is not provided with the insulating material (insulating layer 17, sealing resin 22, etc.) Note that an insulating film is provided between the semiconductor chip circuit and the redistribution traces 15. [0160] With the above-described structure, the redistribution traces 15 are always exposed outside, so that the test terminals 16 can be formed on the redistribution traces 15 exposed from the circuit 12. Thus, each of the semiconductor chip circuits can be tested after the wafer-level package 10N has been manufactured. [0161] However, as has been described, it is preferable that that terminals not used by the users are not provided in the circuit region 12. Thus, instead of the test terminals 16, flat connection pads capable of being connected to test contacts 41 can be provided in the circuit region 12 (see FIG. 18). However, in order to achieve a proper connection with the test contact, the connection pad must have a certain area. Then, with this structure, the area of the circuit region 12 will become too large. [0162] On the contrary, with the wafer-level package 10N of the present embodiment, the chip terminal 13 used during the test is extended out to the position outside the circuit region 12 by means of the redistribution trace 15, while providing the test terminal 16 on the redistribution traces 15 thus extended out. Therefore, the circuit region 12 will not become too large even if the test terminals 16 are provided. Therefore, compared to the structure where the test terminals are provided in the circuit region 12, the circuit region 12 can be used efficiently, and thus when individualized, each of the semiconductor device 40 will become compact. [0163] Also, the test terminals 16 are provided at positions to be removed upon individualizing into semiconductor devices 40, so that the test terminals 16 will not remain on the individualized semiconductor devices 40. Therefore, even if the test terminals 16 are provided on the wafer-level package 10N, the operating condition of the individualized semiconductor device 40 will not be altered. [0164] In the following, a method of manufacturing the semiconductor device (hereinafter referred to as a semiconductor device manufacturing method) using the wafer-level package of an embodiment of the present invention will be described. [0165] The semiconductor device manufacturing method will be described with reference to FIGS. 16 to 19. FIG. 16 is a flowchart showing the semiconductor device manufacturing method and FIGS. 17A to 19 are detailed diagrams showing the semiconductor device manufacturing method. [0166] As shown in FIG. 16, the semiconductor device manufacturing method of the present embodiment includes a package manufacturing process (step 1), a test process (step 2) and a cutting process (step 3). [0167] In the package manufacturing process (step 1), the wafer-level package 10B of the second embodiment shown in FIG. 4 is manufactured. In the test process (step 2), the semiconductor chip circuits provided on the wafer-level package 10B are tested by means of the test terminals 16 and the external connection terminals 14. In the cutting process (step 3), the outer region 18 (scribe regions) of the wafer-level package 10B is cut so as to manufacture the individualized semiconductor devices 40. In the following, each of the processes will be described in detail. [0168]FIGS. 17A to 17D are diagrams showing the package manufacturing process (step 1) for manufacturing the wafer-level package 10B. In order to manufacture the wafer-level package 10B, first, as shown in FIG. 17A, the semiconductor wafer 11 provided with the circuit regions 12 is prepared. [0169] Then, as shown in FIG. 17B, the insulating film 20 (SiO2 film) having a predetermined thickness is provided on the semiconductor wafer 11. Also, using a photolithography technique, small holes are formed in the insulating film 20. Then, an electrically conductive film is formed on the insulating film 20 by plating (or by other thin-film forming techniques such as sputtering and deposition). Further, the redistribution traces 15 having a predetermined pattern are formed by etching. [0170] When providing the electrically conductive material, some of the electrically conductive material will be introduced into the above-described small holes, so that the through holes 21 are formed. Also, the lower ends of the through holes 21 are electrically connected to the chip terminals 13 (13A) provided in the circuit region, and the upper ends are electrically connected to the redistribution traces 15. Thus, the redistribution layer 19 is formed on the semiconductor wafer 11. [0171] Then, after providing the redistribution layer 19 as described above, the external connection terminals 14 and the test terminals 16 are formed as shown in FIG. 17C. As has been described above, the external connection terminals 14 and the test terminals 16 may be formed simultaneously, because their shapes are identical. Therefore, the present embodiment is described regarding to a case in which the external connection terminals 14 and the test terminals 16 are formed simultaneously. [0172] In detail, a mask having openings at positions corresponding to the external connection terminals 14 and the test terminals 16 is used, and the external connection terminals 14 and the test terminals 16 are grown by plating (or sputtering or deposition). The heights of the terminals 14, 16 may be adjusted by controlling the plating time. Thus, in the present embodiment, since the external connection terminals 14 and the test terminals 16 are formed simultaneously, the manufacturing process can be simplified compared to a structure in which the terminals 14, 16 are formed in separate steps. [0173] In the present embodiment, the external connection terminals 14 are formed directly on the chip terminals 13B provided on the semiconductor chip circuit, and the test terminals 16 are formed on the redistribution traces 15. Also, the test terminals 16 are formed at the position outside the circuit area 12, i.e., in the outer region 18. [0174] After the external connection terminals 14 and the test terminals 16 are formed in the manner described above, the semiconductor wafer 11 is mounted on the mold (not shown) and the resin mold process is implemented. Thus, as shown in FIG. 17D, the sealing resin 22 is formed on the semiconductor wafer 11. As has been described above, the sealing resin 22 may be made of an epoxy-type resin. [0175] When forming the sealing resin 22, a molding process is implemented so that the predetermined top part of the external connection terminals 14 and the test terminals 16 are exposed from the sealing resin 22. Therefore, even after the sealing resin 22 (insulating material) has been provided, the semiconductor chip circuit is accessible via the external connection terminals 14 and the test terminals 16. [0176] Thus, by implementing the above-described processes, the wafer-level package 10B is manufactured. [0177] The package manufacturing process (step 1) is followed by the test process (step 2). FIG. 18 is a diagram showing the test process. [0178] In the test process, test contactors 41 connected to a semiconductor device tester (not shown) are brought into contact with the external connection terminals 14 and the test terminals 16 exposed from the sealing resin 22. Then, the PT and the FT, which are carried out in separate steps in the related art, are implemented simultaneously. [0179] That is to say, in the present embodiment, the test terminals 16 connected to the test chip terminals 13A can be used after the sealing resin 22 (insulating material) has been provided. Therefore, the test can be implemented using both the external connection terminals 14 and the test terminals 16. Thus, the PT, which is implemented before providing the sealing resin 22 in the related art, and the FT, which is implemented after providing the sealing resin 22 (i.e., a full test), can be implemented simultaneously. Accordingly, the test process can be simplified. Also, the external connection terminals 14 can be provided with a greater pitch than that for the PT implemented on the wafer. Therefore, it is possible to reduce an accuracy of the contactors connected to the external connection terminals 14 during the test. Thus, it is easier to make contact. [0180] In the embodiment shown in FIG. 18, the contactors connected to the external connection terminals 14 and the test terminals 16 are shown as probe-type contactors, but contactors of a membrane type may be used. [0181] When the test history recording part 33 is provided as in the wafer-level package 10K of the eleventh embodiment, shown in FIG. 13, the information obtained from the above-described test is stored in the test history recording part 33. [0182] Further, when the wafer-level package 10B is used as an uncut semiconductor wafer, the cutting process (step 3) described later is omitted and the wafer-level package 10B is mounted on the mounting board. [0183] The above-described package manufacturing process (step 1) and a test process (step 2) are followed by the cutting process (step 3). As shown in FIG. 19, in the cutting process, the outer region 18 is cut and removed by means of a dicing saw 39. Thus, individualized semiconductor devices 40 are formed. [0184] The cutting positions (dicing lines) of the dicing saw 39 are at the outer region 18 as shown by the dash-dot line shown in FIG. 3. Also, after the cutting process by the dicing saw 39, the size of the semiconductor device 40 viewed from above will be approximately equal to the size of the circuit region 12. That is to say, the semiconductor device 40 thus manufactured is a real-chip-size package. [0185] Since the dicing saw 39 will cut along cutting regions in the outer region 18 and the components (in the present embodiment, the redistribution traces 15, the test terminals 16) provided in the outer region 18 are removed during the cutting process. According to the structure of the present embodiment, the manufacturing process can be simplified compared to the structure in which separate processes for removing the components 15, 16 are provided. [0186] Also, since the redistribution traces 15 and the test terminals 16 will not remain on the individualized semiconductor devices 40, the semiconductor device 40 can be reduced in size. The presence of the redistribution traces 15 and the test terminals 16 will not alter the operating condition of the individualized semiconductor device 40. [0187] The manufacturing method of the present embodiment has been described for the wafer-level package 10B. However, the wafer-level packages 10A, 10C to 10M of the first and third to thirteenth embodiments can also be manufactured using generally the same manufacturing method and the same effects can be achieved. [0188] Also, with the wafer-level packages 10A, 10C to 10M of each embodiment, the components provided on the outer region 18 will be removed in the cutting process. Therefore, the presence of such components will not alter the operating condition of the individualized semiconductor device 40. [0189] Further, the present invention is not limited to these embodiments, but variations and modifications may be made without departing from the scope of the present invention. [0190] The present application is based on Japanese priority application No. 10-374804 filed on Dec. 28, 1998, the entire contents of which are hereby incorporated by reference. Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5489538 *Jan 9, 1995Feb 6, 1996Lsi Logic CorporationMethod of die burn-inUS5535101 *Nov 3, 1992Jul 9, 1996Motorola, Inc.Leadless integrated circuit packageUS6358833 *Aug 30, 2000Mar 19, 2002Micron Technology, Inc.Method of fabricating a micromachined chip scale packageUS6436802 *Oct 14, 2000Aug 20, 2002Adoamtest Corp.Method of producing contact structureUS20020158326 *Apr 25, 2002Oct 31, 2002Yuuki FuruyaSemiconductor device and semiconductor device manufacturing method* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS6727116 *Jun 27, 2002Apr 27, 2004Micron Technology, Inc.Semiconductor devices including peripherally located bond pads, assemblies, packages, and methodsUS6730989Jun 16, 2000May 4, 2004Infineon Technologies AgSemiconductor package and methodUS6815803 *Jun 16, 2000Nov 9, 2004Infineon Technologies AgMultiple chip semiconductor arrangement having electrical components in separating regionsUS6818977Jul 17, 2002Nov 16, 2004Micron Technology, Inc.Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packagesUS7060529May 7, 2004Jun 13, 2006Infineon Technologies AgMultiple chip semiconductor arrangement having electrical components in separating regionsUS7115984Dec 15, 2003Oct 3, 2006Micron Technology, Inc.Semiconductor devices including peripherally located bond pads, intermediates thereof, assemblies, and packages including the semiconductor devices, and support elements for the semiconductor devicesUS7154116Sep 17, 2004Dec 26, 2006Infineon Technologies AgRewiring substrate strip with a number of semiconductor component positionsUS7208335Nov 19, 2003Apr 24, 2007Micron Technology, Inc.Castellated chip-scale packages and methods for fabricating the sameUS7226809May 19, 2003Jun 5, 2007Micron Technology, Inc.Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages and associated methodsUS7501701Jul 12, 2006Mar 10, 2009Infineon Technologies AgRewiring substrate strip having a plurality of semiconductor component positionsUS7560801Apr 19, 2005Jul 14, 2009Infineon Technologies AgRewiring substrate strip with several semiconductor component positionsUS7632711 *Mar 7, 2006Dec 15, 2009Oki Semiconductor Co., Ltd.Fabrication method for chip size package and non-chip size package semiconductor devicesUS7871832 *Sep 23, 2005Jan 18, 2011Stmicroelectronics S.A.Generating an integrated circuit identifierUS7884007Jul 30, 2007Feb 8, 2011Micron Technology, Inc.Super high density module with integrated wafer level packagesUS8304894 *Feb 28, 2007Nov 6, 2012Micron Technology, Inc.Super high-density module with integrated wafer level packagesUS8330158Nov 18, 2010Dec 11, 2012Stmicroelectronics S.A.Generating an integrated circuit identifierUS8431827 *Jun 8, 2011Apr 30, 2013Murata Manufacturing Co., Ltd.Circuit modules and method of managing the sameUS8471361Feb 18, 2011Jun 25, 2013Megica CorporationIntegrated chip package structure using organic substrate and method of manufacturing the sameUS8492870Jun 13, 2011Jul 23, 2013Megica CorporationSemiconductor package with interconnect layersUS8535976Jun 4, 2003Sep 17, 2013Megica CorporationMethod for fabricating chip package with die and substrateUS8648617Feb 7, 2011Feb 11, 2014Fujitsu Semiconductor LimitedSemiconductor device and method of testing semiconductor deviceUS8698295 *Feb 28, 2007Apr 15, 2014Micron Technology, Inc.Super high-density module with integrated wafer level packagesUS8835221May 3, 2013Sep 16, 2014Qualcomm IncorporatedIntegrated chip package structure using ceramic substrate and method of manufacturing the sameUS9030029 *Jan 22, 2002May 12, 2015Qualcomm IncorporatedChip package with die and substrateUS20040124523 *Dec 15, 2003Jul 1, 2004Poo Chia YongSemiconductor devices including peripherally located bond pads, intermediates thereof, assemblies, and packages including the semiconductor devices, and support elements for the semiconductor devicesUS20110239457 *Oct 6, 2011Murata Manufacturing Co., Ltd.Circuit modules and method of managing the sameDE10343578A1 *Sep 18, 2003May 19, 2005Infineon Technologies AgUmverdrahtungssubstratstreifen mit mehreren HalbleiterbauteilpositionenDE10343578B4 *Sep 18, 2003Jan 18, 2007Infineon Technologies AgUmverdrahtungssubstratstreifen mit mehreren Halbleiterbauteilpositionen und Verfahren zu seiner HerstellungDE102004001956A1 *Jan 13, 2004Aug 11, 2005Infineon Technologies AgUmverdrahtungssubstratstreifen mit mehreren HalbleiterbauteilpositionenDE102004001956B4 *Jan 13, 2004Feb 1, 2007Infineon Technologies AgUmverdrahtungssubstratstreifen mit mehreren HalbleiterbauteilpositionenDE102004020187A1 *Apr 22, 2004Nov 17, 2005Infineon Technologies AgUmverdrahtungssubstratstreifen mit mehreren HalbleiterbauteilpositionenDE102004020187B4 *Apr 22, 2004Jul 13, 2006Infineon Technologies AgUmverdrahtungssubstratstreifen mit mehreren Halbleiterbauteilpositionen* Cited by examinerClassifications U.S. Classification257/620International ClassificationH01L21/3205, H01L21/66, H01L27/04, H01L21/822, H01L21/82, H01L21/301, H01L23/52, H01L23/58Cooperative ClassificationH01L2224/24195, H01L2224/0401, H01L2224/12105, H01L2224/24137, H01L24/96, H01L24/19, H01L2924/01005, H01L2224/20, G01R31/2831, H01L2924/01078, H01L22/32, H01L2224/04105, H01L24/20, H01L24/94, H01L2924/14, G01R31/2884, H01L2924/01004, H01L2924/01006, H01L2924/01082, H01L2924/01033European ClassificationH01L22/32, H01L24/20, G01R31/28G4, H01L24/94Legal EventsDateCodeEventDescriptionDec 21, 2007FPAYFee paymentYear of fee payment: 4Dec 9, 2008ASAssignmentOwner name: FUJITSU MICROELECTRONICS LIMITED,JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021976/0089Effective date: 20081104Jul 9, 2010ASAssignmentOwner name: FUJITSU SEMICONDUCTOR LIMITED, JAPANFree format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024651/0744Effective date: 20100401Sep 21, 2011FPAYFee paymentYear of fee payment: 8Apr 27, 2015ASAssignmentOwner name: SOCIONEXT INC., JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:035508/0637Effective date: 20150302RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services