Source: http://www.google.com/patents/US5477419?dq=6181294
Timestamp: 2016-09-24 21:09:47
Document Index: 399650822

Matched Legal Cases: ['art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10', 'art 10']

Patent US5477419 - Method and apparatus for electrically connecting an electronic part to a ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA method of mounting an electronic part having a terminal portion on a board on which a circuit including a connection portion is formed. It includes a process of forming a conductive layer on the surface of the terminal portion; a process of forming, on the surface of the connection portion, a conductive...http://www.google.com/patents/US5477419?utm_source=gb-gplus-sharePatent US5477419 - Method and apparatus for electrically connecting an electronic part to a circuit boardAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS5477419 APublication typeGrantApplication numberUS 08/226,049Publication dateDec 19, 1995Filing dateApr 11, 1994Priority dateApr 8, 1993Fee statusLapsedAlso published asDE69414753D1, DE69414753T2, EP0624053A2, EP0624053A3, EP0624053B1Publication number08226049, 226049, US 5477419 A, US 5477419A, US-A-5477419, US5477419 A, US5477419AInventorsThomas W. Goodman, Hiroyuki Fujita, Yoshikazu Murakami, Arthur T. MurphyOriginal AssigneeSony CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (2), Non-Patent Citations (4), Referenced by (35), Classifications (26), Legal Events (6) External Links: USPTO, USPTO Assignment, EspacenetMethod and apparatus for electrically connecting an electronic part to a circuit board
US 5477419 AAbstract
A method of mounting an electronic part having a terminal portion on a board on which a circuit including a connection portion is formed. It includes a process of forming a conductive layer on the surface of the terminal portion; a process of forming, on the surface of the connection portion, a conductive layer having a melting point different from that of the conductive layer formed on the surface of the terminal portion; and a process of melting the conductive layer having a low melting point in such a state that the conductive layer of the terminal portion is contacted with the conductive layer of the connection portion, thereby fusing the conductive layer having a low melting point onto the conductive layer having a high melting point. Moreover, the method includes a process of forming a projecting portion made of a heat-resisting material on the surface of the electronic part around the terminal portion, and forming a conductive layer at least one surface of the connection portion or the terminal portion; and a process of electrically connecting the connection portion with the terminal portion and allowing the projecting portion to be contacted with the surface of the board.
1. An electronic part mounting board comprising:an electronic part having a terminal portion; and a board on which a circuit including a connection portion is formed, said terminal portion being connected to said connection portion, a first conductive layer applied on a surface of the terminal portion; a second conductive layer having a melting point lower than that of the first conductive layer formed on the surface of said terminal portion, formed on a surface of said connection portion; and the second conductive layer fused onto the first conductive layer having a higher melting point. 2. An electronic part mounting board according to claim 1, wherein said first and second conductive layers are comprised of a solder paste.
3. An electronic part mounting board according to claim 2, wherein the first conductive layer is formed in a bump shape.
4. An electronic part mounting board according to claim 2, wherein said electronic part comprises a land grid array package, and said board comprises a printed wiring board.
5. An electronic part mounting board according to claim 1, wherein the first conductive layer is formed in a bump shape.
6. An electronic part mounting board comprising:an electronic part having a terminal portion; and a board on which a circuit including a connection portion is formed, said terminal portion being electrically connected to said connection portion, wherein said electronic part comprises a land grid array package; said board comprises a printed wiring board; a bump-shaped conductive layer formed on a surface of the terminal portion; a second conductive layer having a melting point lower than that of the bump-shaped conductive layer formed on the surface of said terminal portion, formed on the surface of said connection portion; and wherein the second conductive layer fused onto the first conductive layer. 7. An electronic part mounting method for mounting an electronic part having a terminal portion on a board on which a circuit including a connection portion is formed, the method comprising the steps of:applying a first solder paste on a surface of the terminal portion; applying a second solder paste on a surface of the connection portion, the second solder paste having a melting point lower than a melting point of the first solder paste; and melting the second solder paste onto the first solder paste. 8. An electronic part mounting method according to claim 7, wherein the first conductive paste is formed in a bump shape.
9. An electronic part mounting method according to claim 7, wherein said electronic part comprises a land grid array package, and said board comprises a printed wiring board.
10. An electronic part mounting method according to claim 9, wherein said conductive layer comprises a solder paste; andsaid step of applying a first solder paste comprises printing a solder paste on the surface of the terminal portion. 11. An electronic part mounting method according to claim 9, wherein said conductive layer comprises a solder paste; andsaid process of applying a first conductive paste comprises imparting a solder paste on the surface of the terminal portion with a pin. 12. An electronic part mounting method according to claim 9, wherein said conductive layer comprises a solder; andsaid step of applying the first solder paste comprises imparting a solder ball on the surface of the terminal portion with a dispenser. 13. An electronic part mounting method according to claim 9, wherein said conductive layer comprises a solder; andsaid process of forming said conductive layer on the surface of said terminal portion or said connection portion includes a process of covering said terminal portion or said connection portion with a molten solder. 14. An electronic part mounting method according to claim 9, wherein said conductive layer comprises a solder; andsaid process of forming said conductive layer on the surface of said terminal portion or said connection portion includes a solder plating process. 15. An electronic part mounting board comprising:an electronic part having a terminal portion; and a board on which a circuit including a connection portion is formed, said terminal portion being connected to said connection porion, wherein a conductive portion is formed on said connecting section between said terminal portion and said connection portion; and a projecting portion made of a heat-resisting material which is contacted with the surface of said board, is formed on the surface of said electronic part around said connection portion. 16. An electronic part mounting method according to claim 15, wherein said conductive layer comprises a solder, a solder paste or a conductive paste.
17. An electronic part mounting method according to claim 15, wherein said electronic part comprises a land grid array package, and said board comprises a printed wiring board.
18. An electronic part mounting board comprising:an electronic part having a terminal portion; and a board on which a circuit including a connection portion is formed, said terminal porion being electrically connected to said connection portion, wherein said electronic part comprises a land grid array package; said board comprises a printed wiring board; a conductive layer made of a solder, solder paste or conductive paste is formed on a connecting section between said terminal portion and said connection portion; and a projecting portion made of a heat-resisting material which is contacted with the surface of said board, is formed on the surface of said electronic part around said connection portion. 19. An electronic part mounting method of mounting an electronic part having a terminal portion on a board on which a circuit including a connection portion is formed, comprising:a process of forming a projecting portion made of a heat-resisting material on the surface of said electronic part around said terminal portion, and forming a conductive layer at least one surface of said connection portion or said terminal portion; and a process of electrically connecting said connection portion to said terminal portion, and allowing said projecting portion to be contacted with the surface of said board. 20. An electronic part mounting method according to claim 19, wherein said electronic part comprises a land grid array package, and said board comprises a printed wiring board.
21. An electronic part mounting method according to claim 20, wherein said conductive layer comprises a solder paste or conductive paste; andsaid process of forming said conductive layer on the surface of said terminal portion or said connection portion includes a process of printing a solder paste or conductive paste on the surface of said terminal portion or said connection portion by a printing method. 22. An electronic part mounting method according to claim 20, wherein said conductive layer comprises a solder paste or conductive paste; andsaid process of forming said conductive layer on the surface of said terminal portion or said connection portion includes a process of imparting a solder paste or conductive paste on the surface of said terminal portion of said connection portion by a dispenser or a pin. 23. An electronic part mounting method according to claim 20, wherein said conductive layer comprises a solder; andsaid process of forming said conductive layer on the surface of said terminal portion or said connection portion includes a process of imparting a solder ball on the surface of said terminal portion or said connection portion by a dispenser. 24. An electronic part mounting method according to claim 20, wherein said conductive layer comprises a solder; andsaid process of forming said conductive layer on the surface of said terminal portion or said connection portion includes a process of covering said terminal portion or said connection portion with a molten solder. 25. An electronic part mounting method according to claim 20, wherein said conductive layer comprises a solder; andsaid process of forming said conductive layer on the surface of said terminal portion or said connection portion includes a solder plating process. Description
The present invention relates to a new electronic part mounting board and electronic part mounting method.
Along with the tendency toward the miniaturization and enhanced performance of electronic devices, the high density mounting of electronic parts such as positive/passive devices have been required. To meet the requirements of the high density mounting, the miniaturization of the electronic parts and the narrowed pitch of a terminal portion have been advanced. Additionally surface mounting technique has been developed. A conventional lead insertion system includes the steps of providing lead holes on a printed wiring board; passing lead wires of an electronic part through the lead holes; and soldering connection portions of a circuit provided on the printed wiring board on the side opposed to the electronic part with the lead wires of the electronic part. On the other hand, surface mounting technique is generally known as methods of directly electrically connecting/joining each connection portion formed on a printed wiring board with each terminal portion provided on an electronic part, without any lead hole for passing each lead wire of the electronic part to the printed wiring board therethrough.
Examples of the electronic parts used in the surface mounting technique include an angular chip part of leadless type or mini-mold type, a cylindrical chip part of leadless type, a part with a two-way lead such as SOP or SOJ, a part with a four-way lead such as QFP or PLCC, or a land grid array (LGA) package.
One of the electronic part mounting methods in the surface mounting technique is a solder reflow method. In this method, solder layers are provided on each terminal portion of the electronic part and on each connection portion of a circuit provided on a printed wiring board. In such a state that the solder layer formed on the terminal portion is contacted with the solder layer formed on the connection portion, the solder layers are heated into reflow, to be fused to each other, thus electrically connecting the terminal portion of the electronic part to the connection portion of the board.
In the conventional solder reflow method, the solder formed on the terminal portion of the electronic part and the solder layer formed on the connection portion of the circuit are both melted (reflow). For example, in an electronic part such as an LGA package, a lot of terminal portions are formed on the surface of the package. Accordingly, in the case of using the above solder reflow method, as is typically shown in FIG. 1, depending on the degree of the contact between a solder layer 30 formed on a terminal portion 12 of an electronic part 10 and a solder layer 32 formed on a connection portion 22 of a board 20, or depending on the degree of the smoothness of the board 20 such as a printed wiring board, the solder layer causes crushing upon the reflow of the solder layer, which brings about a problem in generating connection failure between the terminal potion and the connection portion after the reflow of the solder layer, or in making the interval between the electronic part and the printed wiring board unstable. Moreover, upon the reflow of the solder layer, a short-circuit may be generated between the adjacent terminal portions or the connection portions.
A flip-chip system has been known as a bear chip mounting technique of mounting a semiconductor bear chip on a board as it is (not packaged). The flip-chip system includes a CCB (Controlled Collapse Bonding), which is often called C4 process. In this CCB method, a spherical connection bump called a solder bump is formed on each terminal portion of a semiconductor bear chip, while a solder layer is formed on the surface of each connection portion of a circuit of the board. In general, the solder bump has a melting point higher than the solder layer formed on the surface of the connection portion of the circuit of the board.
In such a state that the solder bump is contacted with the solder layer formed on the connection portion of the circuit, the reflow treatment is made such that the solder bump is not melted and only the solder layer formed on the surface of the connection portion is melted, thus electrically connecting the terminal portion to the connection portion.
The above CCB method is adopted at present as a mounting method for a semiconductor bear chip on a board; however, there has been not known the case that the CCB method has been used for an electronic part such as the LGA package having a size being 100 times or more as much as that of the semiconductor chip.
Accordingly, an object of the present invention is to provide an electronic part mounting board and an electronic part mounting method capable of certainly electrically connecting an electronic part such as a land grid array package to a board such as a printed wiring board.
To achieve the above object, according to a first aspect of the present invention, there is provided an electronic part mounting board including an electronic part having a terminal portion and a board on which a circuit including a connection portion is formed, wherein the terminal portion is electrically connected to the connection portion. A conductive layer is formed on the surface of the terminal portion, and a conductive layer having a melting point different from that of the conductive layer formed on the surface of the terminal portion is formed on the surface of the connection portion. In this case, the conductive layer having a low melting point is fused onto the conductive layer having a high melting point.
In the electronic part mounting board according to the first aspect of the present invention, the conductive layer is preferably made of a solder or a solder paste. Moreover, the conductive layer having a high melting point is preferably formed in a bump shape. As the combination of the electronic part and the board, there may be used a combination of a land grid array package and a printed wiring board.
Moreover, according to the first aspect of the present invention, there is provided an electronic part mounting method for mounting an electronic part having a terminal portion on a board on which a circuit including a connection portion is formed. It includes a process of forming a conductive layer on the surface of the terminal portion; a process of forming, on the surface of the connection portion, a conductive layer having a melting point different from that of the conductive layer formed on the surface of the terminal portion; and a process of melting the conductive layer having a low melting point in such a state that the conductive layer of the terminal portion is contacted with the conductive layer of the connection portion, thereby fusing the conductive layer having a low melting point onto the conductive layer having a high melting point.
In the electronic part mounting method according to the first aspect of the present invention, the conductive layer having a high melting point is preferably formed in a bump shape. As the combination of the electronic part and the board, there may be used a combination of a land grid array package and a printed wiring board.
In the case that the conductive layer is constituted of a solder paste, the process of forming the conductive layer on the surface of the terminal portion or the connection portion includes, for example a process (A) of printing a solder paste on the surface of the terminal portion or the connection portion by a printing method such as screen printing or stencil printing, or a process (B) of imparting a solder paste on the surface of the terminal portion or the connection potion by a dispenser or pin.
In the case that the conductive layer is comprised of a solder, the process of forming the conductive layer on the surface of the terminal portion or the connection portion includes, for example a process (C) of imparting a solder ball on the surface of the terminal portion or the connection portion by a dispenser, or a process (D) of covering the terminal potion or the connection portion with a molten solder, or a process (E) of carrying out a solder plating.
To achieve the above object, according to a second aspect, there is provided an electronic part mounting board including an electronic part having a terminal portion and a board on which a circuit including a connection portion is formed, wherein the terminal portion is electrically connected to the connection portion. A conductive layer is formed on the connecting section between the terminal potion and the connection portion. A projecting portion made of a heat-resisting material, which is contacted with the surface of the board, is formed on the surface of the electronic part around the terminal portion. The conductive layer is preferably made of a solder, solder paste or conductive paste. As the combination of the electronic part and the board, there may be used a combination of a land grid array package and a printed wiring board.
Moreover, according to the second aspect of the present invention, there is provided an electronic part mounting method for mounting an electronic part having a terminal portion on a board on which a circuit including a connection portion is formed. It includes a process of forming a projecting portion made of a heat-resisting material on the surface of the electronic part around the terminal portion and forming a conductive layer at least one surface of the connection portion and the terminal portion; and a process of electrically connecting the connection portion to the terminal portion, for allowing the projecting portion to be contacted with the surface of the board. As the combination of the electronic part and the board, there may be used a combination of a land grid array package and a printed wiring board.
In the case that the conductive layer is constituted of a solder paste or conductive paste, the process of forming the conductive layer on the surface of the terminal portion or the connection portion includes, for example a process (A) of printing a solder paste or conductive paste on the surface of the terminal portion or the connection portion by a printing method, or a process (B) of imparting a solder paste or conductive paste on the surface of the terminal portion or the connection portion by a dispenser or pin.
In the case that the conductive layer is constituted of a solder, the process of forming the conductive layer on the surface of the terminal portion or the connection portion includes, for example a process (C) of imparting a solder ball on the surface of the terminal portion or the connection portion by a dispenser, or a process (D) of covering the terminal potion or the connection portion with a molten solder, or a process (E) of carrying out a solder plating.
In addition, as the electronic part, there may be used an angular chip part of leadless type or mini-mold type, a cylindrical chip part of leadless type, a part with two-way lead such as SOP or SOJ and a part with four-way lead such as QFP or PLCC.
In the case that the board of the present invention comprises a printed wiring board, the insulating layer may be made of a polymer such as polyimide resin, modified polyimide resin, epoxy resin, imide modified epoxy resin, bismaleimide-triazine resin, aralkyl ether resin, polyvinylphenol resin, fluororesin, or PPO resin; a material of the above polymer which is impregnated in a reinforcing material such as a glass fabric or glass nonwoven fabric; or a polyimide film. As the board, there may be used a ceramic board fabricated by simultaneously baking a plurality of laminated ceramic green seats, and a metal core board obtained by forming an insulating layer on a metal base such as aluminum or iron and forming a circuit thereon.
The solder or solder paste may use an alloy system such as Sn--Pb alloy, Sn--Pb--Ag alloy, Sn--Pb--Bi alloy, Sn--Pb--Sb alloy, Sn--Ag alloy, Sn--In alloy, Sn--Sb alloy, Pb--In alloy, Pb--Ag alloy, Pb--Sb alloy, Pb--Sn--In alloy, Pb--Ag--In alloy, Pb--Au alloy, or In--Ag alloy. The conductive paste, may be a conductive paste mainly containing silver or copper.
The difference in the melting point between the conductive layers means that, for example, when the conductive layers made of solders are heated at a certain temperature, one conductive layer is melted and the other conductive layer is not melted. For example, by examining the solidus line and the liquidus line of each conductive layer by a differential thermal analysis or by heating an electronic part mounting board in a furnace or the like and examining the melting state of each conductive layer, the difference in the melting point between the conductive layers can be evaluated.
In the electronic part mounting board and the electronic part mounting method according to the first aspect of the present invention, the melting point of the conductive layer formed on the surface of the terminal portion is different from that of the conductive layer formed on the surface of the connection portion. Accordingly, when the conductive layer having a low melting point is melted, the conductive layer having a high melting point keeps in its shape, thus making it possible to keep constant the interval between the electronic part and the board. This makes it possible to avoid the problem in generating connection failure between the terminal portion of the electronic part and the connection portion of the circuit provided on the printed wiring board, or the problem in generating short-circuit between the adjacent terminal portions or the connection portions due to the conductive layer.
On the other hand, in the electronic part mounting board and the electronic part mounting method according to the second aspect of the present invention, the projecting portion made of a heat-resisting material is formed on the surface of the electronic part around the terminal portion. Accordingly, when the connection portion is electrically connected to the terminal portion, the projecting portion keeps the interval between the electronic part and the board and further separates the adjacent connection portions or the terminal portions from each other. This makes it possible to avoid the problem in generating connection failure between the terminal portion of the electronic part and the connection portion of the circuit provided on the printed wiring board, or the problem in generating short-circuit between the adjacent terminal portions or the connection portions due to the conductive layer.
FIG. 1 is a view for explaining problems in a conventional electronic part mounting method;
FIG. 2 is a typical view of an electronic part mounting board of a first embodiment;
FIGS. 3(A) to 3(D) are a process diagram for explaining the electronic part mounting board of the first embodiment;
FIGS. 4(A) to 4(C) are views for explaining another electronic part mounting method of the first embodiment;
FIGS. 5(A) to 5(B) are views for explaining a further electronic part mounting method of the first embodiment;
FIG. 6 is a typical view of an electronic part mounting board of a second embodiment; and
FIGS. 7(A) to 7(C) are a process diagram for explaining an electronic part mounting method of the second embodiment.
Embodiment 1 concerns an electronic part mounting board according to a first aspect of the present invention. As is typically shown in FIG. 2, an electronic part mounting board 1 includes an electronic part 10 composed of a land grid array package, and a board 20 composed of a printed wiring board. Each terminal portion 12 is formed on the electronic part 10, while a circuit including each connection portion 22 is formed on the board 20. The terminal portion 12 is connected to the connection portion 22.
On the surface of the terminal portion 12 of the electronic part 10, for example, a conductive layer 14 made of a solder containing Pb90%--Sn10% is formed. Meanwhile, on the surface of the connection portion 22 of the circuit of the board 20, a conductive layer 24 made of a solder containing Pb37%--Sn63% is formed. The solder containing Pb90%--Sn10% has a solidus line of 275� C. and has a liquidus line of 302� C., while the solder containing Pb37%--Sn63% has a solidus line of 183� C. and has a liquidus line of 183� C. Accordingly, the melting point of the conductive layer 14 formed on the surface of the terminal portion 12 is different from that of the conductive layer 24 formed on the surface of the connection portion 22. The melting point of a solder can be measured by, for example the known differential thermal analysis.
The conductive layer having a high melting point (in Embodiment 1, the conductive layer 14 made of the solder formed on the surface of the terminal portion 12 of the electronic part 10) is preferably formed in a bump shape. The conductive layer having a low melting point (in Embodiment 1, the conductive layer 24 made of the solder formed on the surface of the connection portion 22 of the board 20) is fused onto the conductive layer having a high melting point.
The electronic part mounting board 1 of Embodiment 1 can be fabricated by the following electronic part mounting method according to a first aspect of the present invention.
First, on the surface of each terminal portion 12 of an electronic part 10 composed of an LGA package, a solder paste 14A is screen-printed by a conventional manner (see FIG. 3(A)). The solder paste is mainly composed of a solder powder containing Pb90%--Sn10%. The solder paste 14A is then heated into reflow, so that the conductive layer 14 composed of the solder paste formed on the surface of the terminal portion 12 of the electronic part 10 is formed in a bump shape (see FIG. 3(B)).
On the other hand, for example, a glass-epoxy resin-copper laminating board is etched, to fabricate a substrate 20 on which a circuit including each connection portion 22. A solder paste is screen-printed on the surface of the connection portion 22 by a conventional manner, to form a conductive layer 24 (see FIG. 3(C)). The solder paste is mainly composed of a solder power containing Pb37%--Sn63%.
After that, in such a state that the conductive layer 14 of the terminal portion 12 of the electronic part 10 is contacted with the conductive layer 24 of the connection portion 22 of the board 20 (see FIG. 3(D)), the conductive layer 24 is melted (in Embodiment 1, reflow), to be fused onto the conductive layer 14. The melting (reflow) of the conductive layer 24 can be performed by the known method such as infrared-ray heating, saturated vapor heating or hot air heating (air reflow). In summary, there may be used a method of allowing the conductive layer having a low melting point to be melted and the conductive layer having a high melting point not to be melted. The electronic part mounting board shown in FIG. 2 can be thus fabricated. In Embodiment 1, the conductive layers 14 and 24 are formed by the screen printing method using the solder paste; however, they may also be formed by a stencil printing method.
As is typically shown in FIG. 4(A), there may be adopted the so-called dispenser discharge method of filling a cylindrical dispenser with a solder paste; discharging and imparting a solder paste in a specified amount from the dispenser by a pulse of compressed air or the like; and forming a conductive layer on the surface of the terminal portion 12 of the electronic part 10 or the surface of the connection portion 22 of the board 20.
Moreover, there may be adopted the so-called pin transfer method of dipping a pin in a solder paste within a solder paste supply tray for sticking the solder paste on the pin, as is typically shown in FIG. 4(B); and transferring/imparting the solder paste stuck on the pin on the surface of the terminal portion 12 of the electronic part 10 or the surface of the connection portion 22 of the board 20, as is typically shown in FIG. 4(C). In the dispenser discharge method and the pin transfer method, as needed, formed conductive layer is subjected to the reflow treatment, to form the bump-shaped conductive layer.
Alternatively, in the case that a conductive layer is constituted of a solder, as is typically shown in FIG. 5(A), a solder ball 14B is imparted by a dispenser on the surface of the terminal portion 12 of the electronic part 10 or the surface of the connection portion 22 of the board 20. After that, the solder ball 14B is subjected to an ultrasonic bonding treatment, to form a conductive layer on the surface of the terminal porion 12 of the electronic part 10 or the surface of the connection portion 22 of the board 20.
Moreover, in the case that a conductive layer is constituted of a solder, there may be adopted a solder leveller method of dipping the terminal portion 12 of the electronic part 10 or the connection portion 22 of the board 20 in a molten solder for covering it with the molten solder, as is typically shown in FIG. 5(B); and blasting hot air to the terminal portion 12 or the connection portion 22, as needed, for removing unnecessary solder, thereby forming a conductive layer on the surface of the terminal portion 12 of the electronic part 10 or the surface of the connection portion 22 of the board 20.
Alternatively, in the case that a conductive layer is constituted of a solder, the conductive layer can be formed on the surface of the terminal portion 12 of the electronic part 10 or the surface of the connection portion 22 of the board 20 by the known electrolytic solder plating or electroless solder plating.
This embodiment concerns an electronic part mounting board according to a second aspect of the present invention. As is typically shown in FIG. 6, an electronic part mounting board 2 of Embodiment 2 is constituted of an electronic part 10 composed of a land grid array package, and a board 20 composed of a printed wiring board. Each terminal portion 12 is formed on the electronic part 10, while a circuit including each connection portion 22 is formed on the board 20. The terminal portion 12 is electrically connected to the connection portion 22.
Each projecting portion 16 made of a heat-resisting material is formed on the surface of the electronic part around the terminal portion 12. The projecting portion is contacted with the surface of the board. The projecting portion is made of a heat-resisting material, for example, ceramic, thermosetting type or ultraviolet ray hardening type solder resist, or photosensitive film. Under the consideration of an interval between the electronic part and the board, heights of the terminal portion and the connection portion, and thickness of the conductive layer, the height of the projecting portion 16 is set such that the projecting portion 16 is certainly contacted with the surface of the board when the connection portion is electrically connected to the terminal portion. The horizontal sectional shape of the projecting portion 16 is freely determined. For example, in the case that the horizontal sectional shapes of the terminal portion and the connection portion are circular, the projecting portion may be formed over the surface of the electronic part except for the terminal portion, or may be formed in a ring shape so as to surround the terminal portion.
Moreover, in Embodiment 2, conductive layers 12 and 24 are respectively formed on the surfaces of the connection portion 12 and the terminal portion 22. Namely, the conductive portions 14 and 24 are formed at the connection portion between the connection portion 22 and the terminal portion 12.
More specifically, the conductive layers 14 and 24 made of a solder containing Pb37%--Sn63% are formed on the surface of the terminal portion 12 of the electronic part 10 and the surface of the connection portion 22 of the circuit of the board 20, respectively. In Embodiment 2, the melting point of the conductive layer 14 formed on the surface of the terminal portion 12 is set to be the same as that of the conductive layer 24 formed on the surface of the connection portion 22; however, the above melting points may be set to be different from each other. In this case, the conductive layer having a high melting point is preferably formed in a bump shape. The melting point of the solder can be measured by, for example the known differential thermal analysis. In the case that the melting point of the conductive layer 14 formed on the surface of the terminal portion 12 is the same as that of the conductive layer 24 formed on the surface of the connection portion 22, the conductive layers 14 and 24 are fused to each other. Meanwhile, in the case that the melting point of the conductive layer 14 formed on the surface of the terminal portion 12 is different from that of the conductive layer 24 formed on the surface of the connection portion 22, the conductive layer having a low melting point is fused onto the conductive layer having a high melting point.
The electronic part mounting board 2 in Embodiment 2 can be fabricated by the following electronic part mounting method according to the second aspect of the present invention.
First, a solder paste 14A is screen-printed on each terminal portion 12 of an electronic part 10 composed of an LGA package by a conventional manner (see FIG. 7(A)). The solder paste is mainly composed of a solder powder containing Pb37%--Sn63%. After that, the solder paste is subjected to reflow treatment, to form a conductive layer 14 formed in a bump shape.
Next, a projecting portion 16 made of a heat-resisting material is formed on the surface of the electronic part 10 composed of the LGA package around the terminal portion 12 (see FIG. 7(B)). As the heat-resisting material, there may be used a thermosetting type or ultraviolet ray hardening type solder resist used for a printed wiring board, or a photosensitive film. For example, the thermosetting type or ultraviolet ray hardening type solder paste is printed on the surface of the electronic part by screen printing, followed by heat treatment or ultraviolet irradiation, to form the projecting portion 16. In addition, the formation of the conductive layer 14 on the surface of the terminal portion 12 and the formation of the projecting portion 16 may be performed in the reversed order, as needed.
Alternatively, in the case that the electronic part is composed of the LGA package, a ceramic seat perforated at the corresponding position to the terminal portion may used as the heat-resisting material. The ceramic seats are laminated on the LGA package using adhesive or the like, to form the projecting portion. Moreover, each ceramic green seat for fabricating the LGA package and each ceramic seat perforated at the corresponding position to the terminal porion are laminated and then simultaneously baked, to form a projecting portion integrated with the LGA package.
On the other hand, a conductive layer 24 is formed on the connection portion 22 of the circuit formed on the board 20 (see FIG. 7(C)). The conductive layer 24 is made of, for example a solder, and its formation is performed by, for example electrolytic solder plating. In addition, the conductive layer 24 is formed by printing of a solder paste using a printing method.
After that, in such a state that the terminal portion 12 is contacted with the connection portion 22 according to the height relation between the connection portion 22 and the projecting portion 16, or in such a state that the projecting portion 16 is contacted with the surface of the board 20, or in such a state that the terminal portion 12 is contacted with the connection portion 22 and the projecting portion 16 is contacted with the surface of the board 20, the connection portion 12 is electrically connected to the terminal portion 22. More specifically, the conductive layers 14 and 24 formed on the surfaces of the connection portion 12 and the terminal portion 22 are melted and fused using the known method such as infrared ray heating, saturated vapor heating (VPS), hot air heating (air reflow) or the like. After the connection portion 2 is electrically connected to the terminal portion 12, the projecting portion 16 is contacted with the surface of the board 20. In this case, the whole area of the projecting portion is not necessarily contacted with the surface of the board.
In the case that the conductive layer is constituted of a solder paste, the process of forming the conductive layers 14 or 24 on the surface of the terminal portion 12 of the electronic part 10 or the surface of the connection portion 22 of the board 20 may be performed using the so-called dispenser discharge method or the so-called pin transfer method just as in Embodiment 1. In the case that the conductive layer is constituted of a solder, just as in Embodiment 1, there may be adopted the solder leveller method of imparting a solder ball by a dispenser and ultrasonic-bonding the solder ball; and various plating methods.
The conductive layer formed on the surface of the terminal portion 12 of the electronic part 10 or the surface of the connection portion 2 of the board 20 may be constituted of a conductive paste mainly containing silver or copper. In this case, a conductive paste layer is formed on the surface of the terminal portion 12 of the electronic part 10 or the surface of the connection portion 22 of the board 20 by the printing method, dispenser discharge method or the pin transfer method. The conductive paste layer thus obtained is then hardened to form the above conductive layer.
Although the present invention has been described according to the preferred embodiments, it is not limited to these embodiments.
In the electronic part mounting method according to the first aspect of the present invention, the respective conductive layers may be formed in the same manner or the different manners. Moreover, the respective conductive layers may be made of the same kind of material or the different kinds of materials while being different from each other in the melting point. In Embodiment 1, the conductive layer having a high melting point is formed on the terminal portion of the electronic part; however, the conductive layer having a low melting point may be formed on the surface of the terminal portion of the electronic part.
In the electronic part mounting method according to the second aspect of the present invention, the conductive layer may be formed on the surface of either of the connection portion or the terminal portion. In the case that the conductive layers are formed on the respective connection portion and the terminal portion, they may be formed in the same manner or the different manners. The respective conductive layers may be made of the same kind of material or the different kinds of materials. On the surface of the board, for example, a solder resist may be formed. In this case, the projecting portion is contacted with the solder resist formed on the surface of the board.
According to the present invention, the interval between the electronic part and the board can be kept constant. This makes it possible to avoid the problem in generating connection failure between the terminal portion of the electronic part and the connection portion of the circuit provided on the printed wiring board, or the problem in generating short-circuit between the adjacent terminal portions or the connection portions due to the conductive layer.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4914814 *May 4, 1989Apr 10, 1990International Business Machines CorporationProcess of fabricating a circuit packageUS5186383 *Oct 2, 1991Feb 16, 1993Motorola, Inc.Method for forming solder bump interconnections to a solder-plated circuit trace* Cited by examinerNon-Patent CitationsReference1Hertz et al, "Solder Embossed PCB Location For Debossed Component", Motorola Technical Developments, Schaumburg, Ill., vol. 16, pp. 89-90, Aug. 1992.2 *Hertz et al, Solder Embossed PCB Location For Debossed Component , Motorola Technical Developments, Schaumburg, Ill., vol. 16, pp. 89 90, Aug. 1992.3Hodson, "Dispensing Surface Mount Adhesives and Solder Pastes", Electronic Packaging and Production, Newton, Mass., vol. 31, No. 11, pp. 36-40, Nov. 1990.4 *Hodson, Dispensing Surface Mount Adhesives and Solder Pastes , Electronic Packaging and Production, Newton, Mass., vol. 31, No. 11, pp. 36 40, Nov. 1990.* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS5597110 *Aug 25, 1995Jan 28, 1997Motorola, Inc.Method for forming a solder bump by solder-jetting or the likeUS5790078 *Nov 1, 1996Aug 4, 1998Nec CorporationSuperconducting mixer antenna arrayUS5917706 *May 28, 1996Jun 29, 1999Sgs-Thomson Microelectronics S.A.Chip card micromodule as a surface-mount deviceUS5996222 *May 26, 1998Dec 7, 1999Ford Motor CompanySoldering process with minimal thermal impact on substrateUS6011313 *Feb 1, 1999Jan 4, 2000Ford Motor CompanyFlip chip interconnections on electronic modulesUS6162661 *May 29, 1998Dec 19, 2000Tessera, Inc.Spacer plate solder ball placement fixture and methods thereforUS6189208 *Aug 23, 1999Feb 20, 2001Polymer Flip Chip Corp.Flip chip mounting techniqueUS6209196 *Jan 21, 1999Apr 3, 2001Matsushita Electric Industrial Co., Ltd.Method of mounting bumped electronic componentsUS6219911 *Mar 23, 1999Apr 24, 2001Polymer Flip Chip Corp.Flip chip mounting techniqueUS6243944 *Dec 8, 1997Jun 12, 2001Unisys CorporationResidue-free method of assembling and disassembling a pressed joint with low thermal resistanceUS6250541Apr 20, 2000Jun 26, 2001Visteon Global Technologies, Inc.Method of forming interconnections on electronic modulesUS6259022Oct 19, 1998Jul 10, 2001Sgs-Thomson Microelectronics S.A.Chip card micromodule as a surface-mount deviceUS6263564 *Dec 28, 1998Jul 24, 2001Telefonaktiebolaget Lm Ericsson (Publ)Method of producing a printed board assembly and a shielding element for shielding components on a printed board assemblyUS6278180 *Apr 28, 1998Aug 21, 2001Nikko CompanyBall-grid-array-type semiconductor device and its fabrication method and electronic deviceUS6296169 *Jun 7, 2000Oct 2, 2001Advanced Interconnect SolutionsFlux-application fixture for a ball-grid-array (BGA) assembly processUS6299055 *Apr 23, 1998Oct 9, 2001Lear Automotive Dearborn, Inc.Manufacturing processes of service boxes and their partsUS6410415Nov 28, 2000Jun 25, 2002Polymer Flip Chip CorporationFlip chip mounting techniqueUS6502740 *Mar 13, 2001Jan 7, 2003Mitsumi Electric Co., Ltd.Soldering methodUS6519842 *Dec 8, 2000Feb 18, 2003Ebara CorporationMethod for mounting semiconductor deviceUS6717059 *Oct 11, 2001Apr 6, 2004Nitto Denko CorporationCircuit board and connection structure of terminal portion of the sameUS6718604 *Jun 17, 2000Apr 13, 2004Murata Manufacturing Co., Ltd.Mounting method for electronic device elementsUS6759738 *Feb 16, 1999Jul 6, 2004International Business Machines CorporationSystems interconnected by bumps of joining materialUS7214887 *May 13, 2004May 8, 2007Matsushita Electric Industrial Co., Ltd.Electronic circuit connecting structure, and its connecting methodUS8468691 *Feb 15, 2007Jun 25, 2013Valeo Systemes De Controle MoteurMethod for producing an electronic module by means of sequential fixation of the components, and corresponding production lineUS8518762 *Jun 29, 2011Aug 27, 2013Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereofUS9402321 *Oct 15, 2012Jul 26, 2016Senju Metal Industry Co., Ltd.Soldering method using a low-temperature solder pasteUS20040231878 *May 13, 2004Nov 25, 2004Takaaki HigashidaElectronic circuit connecting structure, and its connecting methodUS20060201997 *May 26, 2006Sep 14, 2006Phoenix Precision Technology CorporationFine pad pitch organic circuit board with plating solder and method for fabricating the sameUS20080251280 *Sep 5, 2007Oct 16, 2008Fujikura Ltd.Soldering structure between circuit boardsUS20090217519 *Feb 15, 2007Sep 3, 2009Valeo Systemes De Controle MoteurMethod for producing an electronic module by means of sequential fixation of the components, and corresponding production lineUS20090224026 *Aug 16, 2006Sep 10, 2009Matsushita Electric Industrial Co., Ltd.Electronic component mounting methodUS20110116738 *Nov 5, 2010May 19, 2011Shinya WatanabeElement mounted device and method for manufacturing element mounted deviceUS20120001335 *Jan 5, 2012Semiconductor Energy Laboratory Co., Ltd.Semiconductor Device and Manufacturing Method ThereofUS20130301231 *Apr 25, 2013Nov 14, 2013Valeo Systemes De Controle MoteurMethod for producing an electronic module by means of sequential fixation of the components, and corresponding production lineUS20150282332 *Oct 15, 2012Oct 1, 2015Senju Metal Industry Co., Ltd.,Soldering method using a low-temperature solder paste* Cited by examinerClassifications U.S. Classification361/760, 174/263, 228/254, 29/840, 361/807, 361/767International ClassificationH05K3/34, H05K3/30, H01L21/60Cooperative ClassificationY02P70/613, H05K2203/0126, H05K2203/0338, H05K2201/09909, H05K2203/043, H05K2201/10992, H05K3/3436, H05K2203/044, H05K2201/10568, H05K3/303, Y10T29/49144, H05K2203/0195, H05K2201/10734, H05K3/3484European ClassificationH05K3/34F6B, H05K3/30C, H05K3/34C4BLegal EventsDateCodeEventDescriptionAug 29, 1994ASAssignmentOwner name: SONY CORPORATION, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GOODMAN, THOMAS W.;FUJITA, HIROYUKI;MURAKAMI, YOSHIKAZU;AND OTHERS;REEL/FRAME:007117/0105;SIGNING DATES FROM 19940729 TO 19940808May 14, 1999FPAYFee paymentYear of fee payment: 4May 15, 2003FPAYFee paymentYear of fee payment: 8Jun 27, 2007REMIMaintenance fee reminder mailedDec 19, 2007LAPSLapse for failure to pay maintenance feesFeb 5, 2008FPExpired due to failure to pay maintenance feeEffective date: 20071219RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services