Source: http://www.google.es/patents/US6670635?dq=flatulence
Timestamp: 2017-06-29 05:54:40
Document Index: 774487336

Matched Legal Cases: ['application No. 10', 'application No. 11', 'application No. 11', 'application No. 7', 'application No. 7', 'application No. 7', 'application No. 8', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09']

Patente US6670635 - Semiconductor device and semiconductor display device - Google PatentesBúsqueda Imágenes Maps Play YouTube Noticias Gmail Drive Más »Iniciar sesiónPatentesA semiconductor device includes a control circuit for carrying out gamma correction of a supplied signal, and a memory for storing data used in the gamma correction. The control circuit and the memory are constituted by TFTs, and are integrally formed on the same insulating substrate. A semiconductor...http://www.google.es/patents/US6670635?utm_source=gb-gplus-sharePatente US6670635 - Semiconductor device and semiconductor display device Búsqueda avanzada de patentesTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents. Número de publicaciónUS6670635 B1Tipo de publicaciónConcesión Número de solicitudUS 09/539,828 Fecha de publicación30 Dic 2003 Fecha de presentación31 Mar 2000 Fecha de prioridad19 Ago 1997TarifaCaducadaTambién publicado comoUS6597014, US6667494, US7126156, US7750347, US20040094765, US20070034873 Número de publicación09539828, 539828, US 6670635 B1, US 6670635B1, US-B1-6670635, US6670635 B1, US6670635B1 InventoresShunpei Yamazaki, Jun Koyama Cesionario originalSemiconductor Energy Laboratory Co., Ltd.Exportar citaBiBTeX, EndNote, RefManCitas de patentes (61), Otras citas (13), Citada por (24), Clasificaciones (43), Eventos legales (5) Enlaces externos: USPTO, Cesión de USPTO, EspacenetSemiconductor device and semiconductor display device
US 6670635 B1 Resumen
Imágenes(22) Reclamaciones(82)
a crystalline semiconductor film comprising silicon over an insulating surface; a source region and a drain region which are provided in said crystalline semiconductor film; a floating gate provided over said crystalline semiconductor film; an interlayer insulating film provided over said floating gate; a control gate provided over said floating gate and said interlayer insulating film; a source electrode connected with said source region and provided over said interlayer insulating film; and a drain electrode connected with said drain region and provided over said interlayer insulating film, wherein said crystalline semiconductor film comprises crystal grains mainly oriented in {110} plane. 2. A device according to claim 1 wherein said crystalline semiconductor film has a thickness of 10 to 100 nm.
3. A device according to claim 1 wherein said crystalline semiconductor film has a thickness of 15 to 45 nm.
4. A device according to claim 1 wherein said crystalline semiconductor film contains an element selected from the group consisting of carbon, nitrogen, oxygen and sulphur, and concentration of the element therein is less than 5×1018 atoms/cm3.
5. A device according to claim 1 wherein said crystalline semiconductor film comprises a non-single crystalline semiconductor.
6. A device according to claim 1 wherein said crystalline semiconductor film contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said crystalline semiconductor film.
7. A device according to claim 1 wherein said semiconductor device is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
a crystalline semiconductor film comprising silicon over an insulating surface; a source region and a drain region provided in said crystalline semiconductor film; a floating gate comprising silicon provided over said crystalline semiconductor film; an interlayer insulating film provided over said floating gate; a control gate provided over said floating gate and said interlayer insulating film; a source electrode connected with said source region and provided over said interlayer insulating film; and a drain electrode connected with said drain region and provided over said interlayer insulating film, wherein said crystalline semiconductor film comprises crystal grains mainly oriented in {110} plane. 9. A device according to claim 8 wherein said crystalline semiconductor film has a thickness of 10 to 100 nm.
10. A device according to claim 8 wherein said crystalline semiconductor film has a thickness of 15 to 45 nm.
11. A device according to claim 8 wherein said crystalline semiconductor film contains an element selected from the group consisting of carbon, nitrogen, oxygen and sulphur, and concentration of the element therein is less than 5×1018 atoms/cm3.
12. A device according to claim 8 wherein said crystalline semiconductor film comprises a non-single crystalline semiconductor.
13. A device according to claim 8 wherein said crystalline semiconductor film contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said crystalline semiconductor film.
14. A device according to claim 8 wherein said semiconductor device is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
an active layer having a thickness of 10 to 100 nm provided over an insulating surface; a pair of impurity regions provided in said active layer; a channel formation region provided in said active layer between said impurity regions; a floating gate provided over said channel formation region and wholly surrounded with an insulator; an interlayer insulating film provided over said floating gate as a part of said insulator; a control gate provided over said floating gate and said interlayer insulating film; and a pair of electrodes each connected with corresponding one of said pair of impurity regions and provided over said interlayer insulating film, wherein said active layer comprises crystal grains mainly oriented in {110} plane. 16. A device according to claim 15 wherein said active layer has a thickness of 15 to 45 nm.
17. A device according to claim 15 wherein said crystalline semiconductor film contains an element selected from the group consisting of carbon, nitrogen, oxygen and sulphur, and concentration of the element therein is less than 5×1018 atoms/cm3.
18. A device according to claim 15 wherein said pair of impurity regions contain an impurity element selected from the group consisting of phosphorus and arsenic.
19. A device according to claim 15 wherein said pair of impurity regions contain boron.
20. A device according to claim 15 wherein said channel formation region contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said channel formation region.
21. A device according to claim 15 wherein said semiconductor device is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
an active layer having a thickness of 10 to 100 nm provided over an insulating surface; a pair of impurity regions provided in said active layer; a channel formation region provided in said active layer between said impurity regions; a floating gate comprising silicon provided over said channel formation region and wholly surrounded with an insulator; an interlayer insulating film provided over said floating gate as a part of said insulator; a control gate provided over said floating gate and said interlayer insulating film; and a pair of electrodes each connected with corresponding one of said pair of impurity regions and provided over said interlayer insulating film, wherein said active layer comprises crystal grains mainly oriented in {110} plane. 23. A device according to claim 22 wherein said active layer has a thickness of 15 to 45 nm.
24. A device according to claim 22 wherein said crystalline semiconductor film contains an element selected from the group consisting of carbon, nitrogen, oxygen and sulphur, and concentration of the element therein is less than 5×1018 atoms/cm3.
25. A device according to claim 22 wherein said pair of impurity regions contain an impurity element selected from the group consisting of phosphorus and arsenic.
26. A device according to claim 22 wherein said pair of impurity regions contain boron.
27. A device according to claim 22 wherein said channel formation region contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said channel formation region.
28. A device according to claim 22 wherein said semiconductor device is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
29. A thin film transistor comprising:
a channel formation region provided over an insulating surface; a pair of low concentration impurity regions provided outside said channel formation region; a pair of high concentration impurity regions each provided outside corresponding one of said low concentration impurity regions; a floating gate provided over said channel formation region; an interlayer insulating film provided over said floating gate; a control gate provided over said floating gate and said interlayer insulating film; and a pair of electrodes each connected with corresponding one of said pair of high concentration impurity regions and provided over said interlayer insulating film, wherein said channel formation region is provided in a crystalline semiconductor film comprising crystal grains mainly oriented in {110} plane. 30. A transistor according to claim 29 wherein said pair of low concentration impurity regions contain an impurity element selected from the group consisting of phosphorus and arsenic.
31. A transistor according to claim 29 wherein said pair of low concentration impurity regions contain boron.
32. A transistor according to claim 29 wherein said pair of high concentration impurity regions contain an impurity element selected form the group consisting of phosphorus and arsenic.
33. A transistor according to claim 29 wherein said pair of high concentration impurity regions contain boron.
34. A transistor according to claim 29 wherein said channel formation region contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said channel formation region.
35. A transistor according to claim 29 wherein said thin film transistor is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
a channel formation region provided over an insulating surface; a pair of low concentration impurity regions provided outside said channel formation region; a pair of high concentration impurity regions each provided outside corresponding one of said low concentration impurity regions; a floating gate comprising silicon provided over said channel formation region; an interlayer insulating film provided over said floating gate; a control gate provided over said floating gate and said interlayer insulating film; and a pair of electrodes each connected with corresponding one of said pair of high concentration impurity regions and provided over said interlayer insulating film, wherein said channel formation region is provided in a crystalline semiconductor film comprising crystal grains mainly oriented in {110} plane. 37. A transistor according to claim 36 wherein said pair of low concentration impurity regions contain an impurity element selected form the group consisting of phosphorus and arsenic.
38. A transistor according to claim 36 wherein said pair of low concentration impurity regions contain boron.
39. A transistor according to claim 36 wherein said pair of high concentration impurity regions contain an impurity element selected from the group consisting of phosphorus and arsenic.
40. A transistor according to claim 36 wherein said pair of high concentration impurity regions contain boron.
41. A transistor according to claim 36 wherein said channel formation region contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said channel formation region.
42. A transistor according to claim 36 wherein said thin film transistor is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
a memory provided over an insulating substrate; and a logic circuit comprising a thin film transistor provided over said insulating substrate around said memory; said memory comprising: a crystalline semiconductor film comprising silicon over said insulating substrate; a source region and a drain region provided in said crystalline semiconductor film; a floating gate provided over said crystalline semiconductor film; an interlayer insulating film provided over said floating gate; a control gate provided over said floating gate and said interlayer insulating film; a source electrode connected with said source region and provided over said interlayer insulating film; and a drain electrode connected with said drain region and provided over said interlayer insulating film, wherein said crystalline semiconductor film comprises crystal grains mainly oriented in {110} plane. 44. A device according to claim 43 wherein said crystalline semiconductor film has a thickness of 10 to 100 nm.
45. A device according to claim 43 wherein said crystalline semiconductor film has a thickness of 15 to 45 nm.
46. A device according to claim 43 wherein said crystalline semiconductor film contains an element selected from the group consisting of carbon, nitrogen, oxygen and sulphur, and concentration of the element therein is less than 5×1018 atoms/cm3.
47. A device according to claim 43 wherein said crystalline semiconductor film comprises a non-single crystalline semiconductor.
48. A device according to claim 43 wherein said crystalline semiconductor film contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said crystalline semiconductor film.
49. A device according to claim 43 wherein said semiconductor device is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
a memory provided over an insulating substrate; and a logic circuit comprising a thin film transistor provided over said insulating substrate around said memory, said memory comprising: an active layer having a thickness of 10 to 100 nm provided over said insulating substrate; a pair of impurity regions provided in said active layer; a channel formation region provided in said active layer between said impurity regions; a floating gate provided over said channel formation region and wholly surrounded with an insulator; and an interlayer insulating film provided over said floating gate as a part of said insulator; a control gate provided over said floating gate and said interlayer insulating film; and a pair of electrodes each connected with corresponding one of said pair of impurity regions, wherein said active layer comprises crystal grains mainly oriented in {110} plane. 51. A device according to claim 50 wherein said active layer has a thickness of 15 to 45 nm.
52. A device according to claim 50 wherein said active layer contains an element selected from the group consisting of carbon, nitrogen, oxygen and sulphur, and concentration of the element therein is less than 5×1018 atoms/cm3.
53. A device according to claim 50 wherein said pair of high concentration impurity regions contain boron.
54. A device according to claim 50 wherein said pair of impurity regions contain boron.
55. A device according to claim 50 wherein said channel formation region contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said channel formation region.
56. A device according to claim 50 wherein said semiconductor device is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
57. A semiconductor device comprising:
a memory comprising a first thin film transistor provided over an insulating substrate; and a logic circuit comprising a second thin film transistor provided over said insulating substrate around said memory, said first thin film transistor of said memory comprising: a channel formation region provided over said insulating substrate; a pair of low concentration impurity regions provided outside said channel formation region; a pair of high concentration impurity regions each provided outside corresponding one of said low concentration impurity regions; a floating gate provided over said channel formation region; and an interlayer insulating film provided over said floating gate; a control gate provided over said floating gate and said interlayer insulating film; and a pair of electrodes each connected with corresponding one of said high concentration impurity regions and provided over said interlayer insulating film, wherein said channel formation region is provided in a crystalline semiconductor film comprising crystal grains mainly oriented in {110} plane. 58. A device according to claim 57 wherein said pair of low concentration impurity regions contain an impurity element selected form the group consisting of phosphorus and arsenic.
59. A device according to claim 57 wherein said pair of low concentration impurity regions contain boron.
60. A device according to claim 57 wherein said pair of high concentration impurity regions contain an impurity element selected form the group consisting of phosphorus and arsenic.
61. A device according to claim 57 wherein said pair of high concentration impurity regions contain boron.
62. A device according to claim 57 wherein said channel formation region contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said channel formation region.
63. A device according to claim 57 wherein said semiconductor device is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
64. A semiconductor device comprising:
a crystalline semiconductor film comprising silicon over an insulating surface; a floating gate provided over said crystalline semiconductor film; and a control gate provided over said floating gate, wherein said crystalline semiconductor film comprises crystal grains mainly oriented in {110} plane. 65. A device according to claim 64 wherein said crystalline semiconductor film has a thickness of 10 to 100 nm.
66. A device according to claim 64 wherein said crystalline semiconductor film has a thickness of 15 to 45 nm.
67. A device according to claim 64 wherein said crystalline semiconductor film contains an element selected from the group consisting of carbon, nitrogen, oxygen and sulphur, and concentration of the element therein is less than 5×1018 atoms/cm3.
68. A device according to claim 64 wherein said crystalline semiconductor film comprises a non-single crystalline semiconductor.
69. A device according to claim 64 wherein said crystalline semiconductor film contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said crystalline semiconductor film.
70. A device according to claim 64 wherein said semiconductor device is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
a crystalline semiconductor film comprising silicon over an insulating surface; a source region and a drain region provided in said crystalline semiconductor film; a channel region provided in said crystalline semiconductor film between said source region and said drain region; a floating gate provided over said crystalline semiconductor film; and a control gate provided over said floating gate, wherein at least one of said source region and said drain region contains an impurity for giving a P-type therein. 72. A device according to claim 71 wherein said crystalline semiconductor film contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said crystalline semiconductor film.
73. A device according to claim 71 wherein said semiconductor device is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
a crystalline semiconductor film comprising silicon over an insulating surface; a floating gate provided over said crystalline semiconductor film; an insulating film provided over said floating gate, said insulating film comprising silicon oxide; and a control gate provided over said floating gate and said insulating film. 75. A device according to claim 74 wherein said crystalline semiconductor film contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said crystalline semiconductor film.
76. A device according to claim 74 wherein said semiconductor device is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
77. A semiconductor device comprising:
a crystalline semiconductor film comprising silicon over an insulating surface; a floating gate provided over said crystalline semiconductor film; and a control gate provided over said floating gate, wherein said crystalline semiconductor film has a crystal grain boundary, and wherein 90% or more of total bonds at said crystal grain boundary has a conformity bond. 78. A device according to claim 77 wherein said crystalline semiconductor film contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said crystalline semiconductor film.
79. A device according to claim 77 wherein said semiconductor device is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
80. A semiconductor device comprising:
a crystalline semiconductor film comprising silicon over an insulating surface; a floating gate provided over said crystalline semiconductor film; and a control gate provided over said floating gate, wherein said crystalline semiconductor film has crystal grain boundaries, and wherein 90% or more of said crystal grain boundaries are corresponding boundaries of Σ3. 81. A device according to claim 80 wherein said crystalline semiconductor film contains nickel therein, and concentration of said nickel is 5×1017 atoms/cm3 or less in said crystalline semiconductor film.
82. A device according to claim 80 wherein said semiconductor device is incorporated into at least one of a mobile computer, a head mount display, a front type projector, a portable telephone and a video camera.
This application is a divisional of copending U.S. application Ser. No. 09/132,633, filed on Aug. 11, 1998.
Reference numeral 104 denotes a gamma correction circuit, and 105 denotes a 4k-bit memory. Based on gamma correction data stored in the memory 105, the gamma correction control circuit carries out gamma correction of a digital picture signal supplied from the A/D conversion circuit 102 or the digital picture signal supply source, and transmits the corrected signal to a source signal side driver 106. In this embodiment, although the 4K-bit memory is used as the memory 105, the storage capacity of the memory 105 is not limited to this value. A memory having storage capacitance of not larger than 4k bits or not less than 4K bits may be used as the memory 105.
Next, the operation of the liquid crystal display device of this embodiment will be described. Reference will be made to FIG. 2. FIG. 2 is a schematic structural view showing the memory 105 of this embodiment. The memory 105 of this embodiment is constituted by a plurality of memory elements, and X- and Y-address decoders 201 and 202. As shown in FIG. 2, a storage element (memory element) for recording each bit information is constituted by two TFTs. One is a P-channel FAMOS (Floating gate Avalanche injection MOS) type nonvolatile memory element Tr1 having a floating gate and the other is an N-channel switching element Tr2. In the two TFTs Tr1 and Tr2, the drain electrodes are connected in series with each other, and this series connection circuit constitutes a one-bit memory element. Memory elements of 64×64 in length and breadth, each of which is made of the foregoing one-bit memory element, are arranged in matrix. Since each memory element can store one-bit information, the memory 105 in this embodiment has a storage capacity of 4096 bits. (=about 4K bits).
At this time, crystallization of the amorphous silicon film 402 proceeds first from nuclei produced in regions 405 and 406 added with nickel, and crystal regions 407 and 408 grown almost parallel to the surface of the substrate 401 are formed. The crystal regions 407 and 408 are respectively referred to as a lateral growth region. The lateral growth region has such an advantage that the total crystallinity is superior since respective crystals are gathered in a comparatively uniform state (FIG. 4B)
Reference numeral 409 denotes the active layer of a P-type TFT constituting a CMOS circuit, 410 denotes the active layer for an N-type TFT constituting the CMOS circuit, and 411 denotes the active layer for an N-type TFT (pixel TFT) for constituting a-pixel matrix circuit.
The foregoing HR-TEM (High Resolution Transmission Electron Microscope) is a method in which a sample is vertically irradiated with an electron beam and the arrangement of atoms (and molecules is estimated by using interference of transmission electrons or elastically scattered electrons. By using this method, it is possible to observe the state of arrangement of crystal lattices as lattice stripes. Thus, by observing the crystal grain boundary, it is possible to infer the bonding state of atoms at the crystal grain boundary.
Such a crystal structure (precisely the structure of crystal grain boundary) indicates that two different crystal grains are in contact with-each other with excellent conformity in the crystal grain boundary. That is, crystal lattices are continuously connected to each other in the crystal grain boundary, so that such a structure is formed that trap levels caused by crystal defects or the like are not easily formed. In other words, it can be said that the crystal lattices are continuous in the crystal grain boundary.
{311} orientation existence ratio=(relative strength of {311} to {220} of a sample)/(relative strength of {311} to {220} of powder),
In the crystal grain boundary formed between two crystal grains, when the plane orientations of both crystals are (110), and if an angle formed by lattice stripes corresponding to the {111} plane is θ, it is known that when θ is 70.5°, the boundary becomes the corresponding boundary of Σ3.
Citas de patentes Patente citada Fecha de presentación Fecha de publicación Solicitante TítuloUS406578121 Jun 197427 Dic 1977Westinghouse Electric CorporationInsulated-gate thin film transistor with low leakage currentUS439468825 Ago 198119 Jul 1983Hamamatsu Systems, Inc.Video system having an adjustable digital gamma correction for contrast enhancementUS44097243 Nov 198018 Oct 1983Texas Instruments IncorporatedMethod of fabricating display with semiconductor circuits on monolithic structure and flat panel display produced therebyUS476647711 Jul 198623 Ago 1988Canon Kabushiki KaishaSemiconductor device including a semiconductor layer having a polycrystalline silicon film with selected atomic constituencyUS477455621 Jul 198627 Sep 1988Nippondenso Co., Ltd.Non-volatile semiconductor memory deviceUS478042428 Sep 198725 Oct 1988Intel CorporationProcess for fabricating electrically alterable floating gate memory devicesUS486173025 Ene 198829 Ago 1989Catalyst Semiconductor, Inc.Process for making a high density split gate nonvolatile memory cellUS492998823 Ago 198829 May 1990Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and method of the manufacture thereofUS501797719 Ene 199021 May 1991Texas Instruments IncorporatedDual EPROM cells on trench walls with virtual ground buried bit linesUS502184813 Mar 19904 Jun 1991Chiu Te LongElectrically-erasable and electrically-programmable memory storage devices with self aligned tunnel dielectric area and the method of fabricating thereofUS505384230 May 19901 Oct 1991Seiko Instruments Inc.Semiconductor nonvolatile memoryUS507178228 Jun 199010 Dic 1991Texas Instruments IncorporatedVertical memory cell array and method of fabricationUS507849829 Jun 19907 Ene 1992Texas Instruments IncorporatedTwo-transistor programmable memory cell with a vertical floating gate transistorUS51464268 Nov 19908 Sep 1992North American Philips Corp.Electrically erasable and programmable read only memory with trench structureUS51889769 Jul 199123 Feb 1993Hitachi, Ltd.Manufacturing method of non-volatile semiconductor memory deviceUS520257625 Jun 199113 Abr 1993Texas Instruments IncorporatedAsymmetrical non-volatile memory cell, arrays and methods for fabricating sameUS52607977 Jun 19909 Nov 1993Matsushita Electric Industrial Co., Ltd.Projection type image display apparatus with circuit for correcting luminance nonuniformityUS53509377 Oct 199227 Sep 1994Semiconductor Energy Laboratory Co., Ltd.Non-volatile memory device having a floating gateUS5430320 *17 Dic 19934 Jul 1995Samsung Electronics Co., Ltd.Thin film transistor having a lightly doped drain and an offset structure for suppressing the leakage currentUS545201925 Oct 199319 Sep 1995Sharp Kabushiki KaishaProjected image displaying apparatus and a method of correcting color unevenness thereinUS54813179 Sep 19942 Ene 1996Canon Kabushiki KaishaGamma correction circuit which selects one of a plurality of gamma corrected signals as an output signal based on the level of an input signalUS548132013 Jul 19922 Ene 1996Semiconductor Energy Laboratory Co., Ltd.Electro-optical apparatus utilizing at least three electro-optical modulating device to provide a sythesized color image and method of driving sameUS553945918 May 199523 Jul 1996Polaroid CorporationOptimal tone scale mapping in electronic camerasUS554113828 Oct 199330 Jul 1996Semiconductor Energy Laboratory Co., Ltd.Laser processing method, and method for forming insulated gate semiconductor deviceUS556961514 Dic 199429 Oct 1996Semiconductor Energy Laboratory Co., Ltd.Method for forming a flash memory by forming shallow and deep regions adjacent the gateUS563351930 Jun 199427 May 1997Semiconductor Energy Laboratory Co., Ltd.Non-volatile floating gate semiconductor deviceUS564212923 Mar 199424 Jun 1997Kopin CorporationColor sequential display panelsUS564382625 Oct 19941 Jul 1997Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor deviceUS56482772 Nov 199415 Jul 1997Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing a semiconductor deviceUS566615924 Abr 19959 Sep 1997Eastman Kodak CompanyElectronic camera system with programmable transmission capabilityUS570582926 Ene 19966 Ene 1998Semiconductor Energy Laboratory Co., Ltd.Semiconductor device formed using a catalyst element capable of promoting crystallizationUS5753544 *7 Jul 199519 May 1998Lg Semicon Co., Ltd.Crystallization process and method of manufacturing thin film transistor using sameUS578412914 Dic 199521 Jul 1998Semiconductor Energy Laboratory Company, Ltd.Electro-optical apparatus utilizing electro-optical modulating devices to provide a synthesized color imageUS57892927 Ago 19964 Ago 1998Semiconductor Energy Laboratory Co., Ltd.Laser processing method, method for forming a flash memory, insulated gate semiconductor device and method for forming the sameUS5789762 *12 Sep 19954 Ago 1998Semiconductor Energy Laboratory Co., Ltd.Semiconductor active matrix circuitUS579334421 Mar 199511 Ago 1998Koyama; JunSystem for correcting display device and method for correcting the sameUS5818083 *27 Mar 19976 Oct 1998Fujitsu LimitedSemiconductor memory device having a floating gateUS589593524 Abr 199720 Abr 1999Semiconductor Energy Laboratory Co., Ltd.Display device having a switch with floating regions in the active layerUS592396228 Abr 199513 Jul 1999Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor deviceUS592656221 Jun 199620 Jul 1999Fuji Photo Film Co., Ltd.Image processing method using reference values to determine exposure stateUS59331993 Jun 19963 Ago 1999Lg Electronics Inc.Gamma correction circuit using analog multiplierUS596591523 Abr 199712 Oct 1999Semiconductor Energy Laboratory Co., Ltd.Laser processing method, method for forming a flash memory, insulated gate semiconductor device and method for forming the sameUS597756214 Nov 19962 Nov 1999Semiconductor Energy Laboratory Co., Ltd.Electro-optical deviceUS598242712 Feb 19969 Nov 1999Innovation Tk Ltd.Digital image processingUS59824626 Mar 19979 Nov 1999Frontec IncorporatedInverse stagger or planar type thin-film transistor device and liquid-crystal display apparatus having floating gate electrode which is capacitively coupled with one or more input electrodesUS60063136 Jun 199621 Dic 1999Sharp Kabushiki KaishaSemiconductor memory device that allows for reconfiguration around defective zones in a memory arrayUS6128648 *23 Nov 19943 Oct 2000International Business Machines CorporationInformation handling system and method for maintaining coherency between network servers and mobile terminalsUS614066720 Feb 199831 Oct 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor thin film in semiconductor device having grain boundariesUS61602711 Feb 200012 Dic 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor thin film and semiconductor deviceUS626861724 May 199931 Jul 2001Semiconductor Energy Laboratory Co., Ltd.Electro-optical deviceUS628504212 Sep 19974 Sep 2001Semiconductor Energy Laboratory Co., Ltd.Active Matry DisplayUS633554115 Abr 19961 Ene 2002Semiconductor Energy Laboratory Co., Ltd.Semiconductor thin film transistor with crystal orientationUS633571631 Ago 19981 Ene 2002Semiconductor Energy Laboratory Co., Ltd.Semiconductor display device correcting system and correcting method of semiconductor display deviceJPH0582787A * Título no disponibleJPH0878329A Título no disponibleJPH07130652A Título no disponibleJPH07135318A Título no disponibleJPH07321339A Título no disponibleJPH10294280A Título no disponibleJPH11345767A Título no disponibleJPH11354442A Título no disponible* Citada por examinadorOtras citasReferencia1English abstract re Japanese patent application No. 10-294280, published Nov. 4, 1998.2English abstract re Japanese patent application No. 11-345767, published Dec. 14, 1999.3English abstract re Japanese patent application No. 11-354442, published Dec. 10, 1998.4English abstract re Japanese patent application No. 7-130652, published May 19, 1995.5English abstract re Japanese patent application No. 7-135318, published May 23, 1995.6English abstract re Japanese patent application No. 7-321339, published Dec. 8, 1995.7English abstract re Japanese patent application No. 8-078329, published Mar. 22, 1996.8Shimokawa et al, "Characterization of High-Efficiency Cast-Si Solar Cell Wafers by MBIC Measurement", Japanese Journal of Applied Physics vol. 27, No. 5, May, pp. 751-758, 1998.9U.S. patent application No. 09/095,027 (pending) to Ohtani et al filed Jun. 9, 1998, including specification, claims, abstract, drawings, PTO filing receipt and allowed claims.10U.S. patent application No. 09/138,691 (pending) to Yamazaki et al, filed Aug. 24, 1998, including specification, claims, abstract, drawings and PTO filing receipt.11U.S. patent application No. 09/144,538 (pending) including specification, claims and drawings.12U.S. patent application No. 09/540,357 (pending) to Yamazaki et al. including PTO filing receipt, specification, claims, abstract, and drawings.13U.S. patent application No. 09/540,639 (pending) to Yamazaki et al. including PTO filing receipt, specification, claims, abstract, and drawings. Citada por Patente citante Fecha de presentación Fecha de publicación Solicitante TítuloUS6999136 *16 Sep 200314 Feb 2006Lg.Philips Lcd Co., Ltd.Liquid crystal display and fabricating method thereofUS703867425 Sep 20022 May 2006Semiconductor Energy Laboratory Co., Ltd.Display device and method for driving the sameUS7248320 *9 Feb 200424 Jul 2007Semiconductor Energy Laboratory Co., Ltd.Liquid crystal display deviceUS749527816 May 200524 Feb 2009Semiconductor Energy Laboratory Co., Ltd.Non-volatile memory and semiconductor deviceUS75079957 Jun 200624 Mar 2009Semiconductor Energy Laboratory Co., Ltd.Semiconductor memory cell and semiconductor memory deviceUS75985658 Ago 20066 Oct 2009Semiconductor Energy Laboratory Co., Ltd.Semiconductor memory element, semiconductor memory device and method of fabricating the sameUS760933213 Jul 200727 Oct 2009Semiconductor Energy Laboratory Co., Ltd.Liquid crystal display deviceUS775034719 Oct 20066 Jul 2010Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and semiconductor display deviceUS79950248 Jun 20109 Ago 2011Semiconductor Energy Laboratory Co., Ltd.Semiconductor deviceUS810248023 Oct 200924 Ene 2012Semiconductor Energy Laboratory Co., Ltd.Liquid crystal display deviceUS849276823 Ago 201223 Jul 2013Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of fabricating the sameUS85645783 Ago 201122 Oct 2013Semiconductor Energy Laboratory Co., Ltd.Semiconductor deviceUS858774123 Ene 201219 Nov 2013Semiconductor Energy Laboratory Co., Ltd.Liquid crystal display deviceUS881634718 Jul 201326 Ago 2014Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of fabricating the sameUS905367916 Sep 20049 Jun 2015Semiconductor Energy Laboratory Co., Ltd.Semiconductor display device correcting system and correcting method of semiconductor display deviceUS936864221 Ago 201414 Jun 2016Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of fabricating the sameUS20030063054 *25 Sep 20023 Abr 2003Semiconductor Energy Laboratory Co., Ltd.Display device and method for driving the sameUS20030193485 *10 Abr 200216 Oct 2003Da Cunha John M.Active display systemUS20040075783 *16 Sep 200322 Abr 2004Lee Seok WooLiquid crystal display and fabricating method thereofUS20040160540 *9 Feb 200419 Ago 2004Semiconductor Energy Laboratory Co., Ltd.Liquid crystal display deviceUS20050218405 *16 May 20056 Oct 2005Semiconductor Energy Laboratory Co., Ltd.Non-volatile memory and semiconductor deviceUS20060267073 *7 Jun 200630 Nov 2006Semiconductor Energy Laboratory Co., Ltd.Semiconductor memory cell and semiconductor memory deviceUS20060267077 *8 Ago 200630 Nov 2006Semiconductor Energy Laboratory Co., Ltd.Semiconductor memory element, semiconductor memory device and method of fabricating the sameUS20100245306 *8 Jun 201030 Sep 2010Semiconductor Energy Laboratory Co., Ltd.Semiconductor device* Citada por examinadorClasificaciones Clasificación de EE.UU.257/59, 257/66, 257/72, 349/47, 349/46, 257/314, 257/326, 257/E27.111, 349/43, 257/E29.293, 257/68, 257/69, 257/E21.413, 349/42 Clasificación internacionalH01L21/84, H01L21/77, G02F1/1362, H01L21/336, H01L29/786, H01L27/12 Clasificación cooperativaG09G3/3688, H01L27/11546, H01L27/11526, H01L29/4908, H01L29/66757, G09G3/3696, H01L27/1296, H01L27/105, H01L27/1277, H01L29/78675, G09G2320/0276, H01L29/04, G02F1/13454 Clasificación europeaH01L29/66M6T6F15A2, H01L27/12T30J, H01L27/12T30B2A, H01L29/04, H01L29/49B, H01L27/115F6P2, H01L27/105, H01L27/115F6, H01L29/786E4C2, G09G3/36C14AEventos legales FechaCódigoEventoDescripción8 Jun 2007FPAYFee paymentYear of fee payment: 41 Jun 2011FPAYFee paymentYear of fee payment: 87 Ago 2015REMIMaintenance fee reminder mailed30 Dic 2015LAPSLapse for failure to pay maintenance fees16 Feb 2016FPExpired due to failure to pay maintenance feeEffective date: 20151230GirarImagen originalPágina principal de Google - Sitemap - Descargas en bloque de USPTO - Política de Privacidad - Condiciones de Servicio - Acerca de Google Patentes - Enviar sugerenciasDatos proporcionados por IFI CLAIMS Patent Services