Source: http://www.google.com/patents/US7730335?dq=system+for+measuring+web+traffic&ei=Lg8FT__TIIr-sQKzxaGRCg
Timestamp: 2014-03-11 18:05:17
Document Index: 360381249

Matched Legal Cases: ['Application No. 05010993', 'Application No. 05010993', 'Application No. 05010992', 'Application No. 05010992', 'Application No. 05010994', 'Application No. 05010994']

Patent US7730335 - Low power computer with main and auxiliary processors - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsAn architecture for a computer includes a primary processor that consumes power at a first rate, that is operated when the computer is in an high power mode and that is not powered when the computer is in a low power mode. A primary graphics processor communicates with the primary processor, is operated...http://www.google.com/patents/US7730335?utm_source=gb-gplus-sharePatent US7730335 - Low power computer with main and auxiliary processorsAdvanced Patent SearchPublication numberUS7730335 B2Publication typeGrantApplication numberUS 10/865,732Publication dateJun 1, 2010Filing dateJun 10, 2004Priority dateJun 10, 2004Fee statusPaidAlso published asCN1707400A, CN1707400B, CN1866161A, CN1866161B, CN1866162A, CN1866162B, EP1605361A2, EP1605361A3, EP1607836A2, EP1607836A3, EP1621972A2, EP1621972A3, US7788514, US7827423, US8572416, US20050278559, US20080222357, US20080222437, US20100235660Publication number10865732, 865732, US 7730335 B2, US 7730335B2, US-B2-7730335, US7730335 B2, US7730335B2InventorsSehat Sutardja, Hong-Yi ChenOriginal AssigneeMarvell World Trade Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (57), Non-Patent Citations (16), Referenced by (1), Classifications (17), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetLow power computer with main and auxiliary processorsUS 7730335 B2Abstract An architecture for a computer includes a primary processor that consumes power at a first rate, that is operated when the computer is in an high power mode and that is not powered when the computer is in a low power mode. A primary graphics processor communicates with the primary processor, is operated when the computer is in the high power mode and is not powered when the computer is in the low power mode. A secondary graphics processor communicates with a secondary processor. The secondary processor consumes power at a second rate that is less than the first rate. The secondary processor and the secondary graphics processor are operated when the computer is in the low power mode.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4425615Nov 14, 1980Jan 10, 1984Sperry CorporationHierarchical memory system having cache/disk subsystem with command queues for plural disksUS5485595Oct 4, 1993Jan 16, 1996Cirrus Logic, Inc.Flash memory mass storage architecture incorporating wear leveling technique without using cam cellsUS5502838 *Apr 28, 1994Mar 26, 1996Consilium Overseas LimitedTemperature management for integrated circuitsUS5581736Jul 18, 1994Dec 3, 1996Microsoft CorporationMethod and system for dynamically sharing RAM between virtual memory and disk cacheUS5596708Jan 25, 1996Jan 21, 1997At&T Global Information Solutions CompanyMethod and apparatus for the protection of write data in a disk arrayUS5659718Aug 19, 1994Aug 19, 1997Xlnt Designs, Inc.Synchronous bus and bus interface deviceUS5768164Apr 15, 1996Jun 16, 1998Hewlett-Packard CompanySpontaneous use display for a computing systemUS5809336Jun 7, 1995Sep 15, 1998Patriot Scientific CorporationHigh performance microprocessor having variable speed system clockUS5937423Dec 26, 1996Aug 10, 1999Intel CorporationRegister interface for flash EEPROM memory arraysUS6035408 *Jan 6, 1998Mar 7, 2000Magnex Corp.Portable computer with dual switchable processors for selectable power consumptionUS6122720Aug 7, 1998Sep 19, 2000Altera CorporationCoarse-grained look-up table architectureUS6282614Apr 15, 1999Aug 28, 2001National Semiconductor CorporationApparatus and method for reducing the power consumption of a microprocessor with multiple levels of cachesUS6457135 *Aug 10, 1999Sep 24, 2002Intel CorporationSystem and method for managing a plurality of processor performance statesUS6496915Dec 31, 1999Dec 17, 2002Ilife Solutions, Inc.Apparatus and method for reducing power consumption in an electronic data storage systemUS6501999Dec 22, 1999Dec 31, 2002Intel CorporationMulti-processor mobile computer system having one processor integrated with a chipsetUS6578129Jul 23, 1999Jun 10, 2003Imec VzwOptimized virtual memory management for dynamic data typesUS6594724Mar 30, 2000Jul 15, 2003Hitachi Global Storage Technologies Netherlands B.V.Enhanced DASD with smaller supplementary DASDUS6598148Jul 29, 1998Jul 22, 2003Patriot Scientific CorporationHigh performance microprocessor having variable speed system clockUS6624816 *Sep 10, 1999Sep 23, 2003Intel CorporationMethod and apparatus for scalable image processingUS6628469Jul 11, 2000Sep 30, 2003International Business Machines CorporationApparatus and method for low power HDD storage architectureUS6631469 *Jul 17, 2000Oct 7, 2003Intel CorporationMethod and apparatus for periodic low power data exchangeUS6631474Dec 31, 1999Oct 7, 2003Intel CorporationSystem to coordinate switching between first and second processors and to coordinate cache coherency between first and second processors during switchingUS6639827Mar 12, 2002Oct 28, 2003Intel CorporationLow standby power using shadow storageUS6763480Dec 24, 2002Jul 13, 2004Sandisk CorporationFlash EEprom systemUS6775180Dec 23, 2002Aug 10, 2004Intel CorporationLow power state retentionUS6859856Oct 23, 2001Feb 22, 2005Flex P Industries Sdn. BhdMethod and system for a compact flash memory controllerUS6901503 *Oct 29, 2001May 31, 2005Cambridge Consultants Ltd.Data processing circuits and interfacesUS6925529Jul 12, 2001Aug 2, 2005International Business Machines CorporationData storage on a multi-tiered disk systemUS6976180May 30, 2002Dec 13, 2005Dualcor Technologies, Inc.Personal electronics deviceUS6985778May 28, 2003Jan 10, 2006Samsung Electronics Co., Ltd.NAND flash memory interface deviceUS6986066Jan 5, 2001Jan 10, 2006International Business Machines CorporationComputer system having low energy consumptionUS7035442Jun 1, 2001Apr 25, 2006Secugen CorporationUser authenticating system and method using one-time fingerprint templateUS7069388Jul 10, 2003Jun 27, 2006Analog Devices, Inc.Cache memory data replacement strategyUS7082495Feb 21, 2003Jul 25, 2006Microsoft CorporationMethod and apparatus to reduce power consumption and improve read/write performance of hard disk drives using non-volatile memoryUS7093147 *Apr 25, 2003Aug 15, 2006Hewlett-Packard Development Company, L.P.Dynamically selecting processor cores for overall power efficiencyUS7184003Jan 13, 2003Feb 27, 2007Dualcor Technologies, Inc.Personal electronics device with display switchingUS7221331May 5, 2003May 22, 2007Microsoft CorporationMethod and system for auxiliary display of information for a computing deviceUS7231531Feb 28, 2003Jun 12, 2007Dualcor Technologies, Inc.Personal electronics device with a dual core processorUS7240228May 5, 2003Jul 3, 2007Microsoft CorporationMethod and system for standby auxiliary processing of information for a computing deviceUS7254730Feb 14, 2003Aug 7, 2007Intel CorporationMethod and apparatus for a user to interface with a mobile computing deviceUS20020124196Jan 5, 2001Sep 5, 2002Morrow Lewis A.Computer system having low energy consumptionUS20020129288Mar 8, 2001Sep 12, 2002Loh Weng WahComputing device having a low power secondary processor coupled to a keyboard controllerUS20030100963Nov 28, 2001May 29, 2003Potts John F. L.Personal information device on a mobile computing platformUS20030135771Feb 28, 2003Jul 17, 2003Cupps Bryan T.Novel personal electronics device with a dual core processorUS20030153354Jan 13, 2003Aug 14, 2003Cupps Bryan T.Novel personal electronics device with keypad applicationUS20030163666Jan 13, 2003Aug 28, 2003Cupps Bryan T.Novel personal electronics device with display switchingUS20030226044May 30, 2002Dec 4, 2003Bryan T. CuppsNovel personal electronics deviceUS20040163004 *Feb 14, 2003Aug 19, 2004James KardachMethod and apparatus for a user to interface with a mobile computing deviceUS20040225901May 5, 2003Nov 11, 2004Bear Eric GouldMethod and system for auxiliary processing of information for a computing deviceUS20050015562Jul 16, 2003Jan 20, 2005Microsoft CorporationBlock cache size management via virtual memory manager feedbackUS20050066209 *Jun 17, 2004Mar 24, 2005Kee Martin J.Portable electronic device having high and low power processors operable in a low power modeUS20050131584 *Dec 12, 2003Jun 16, 2005Octigabay Systems CorporationMethods and apparatus for replacing cooling systems in operating computersUS20060069848Sep 30, 2004Mar 30, 2006Nalawadi Rajeev KFlash emulation using hard diskUS20060075185Oct 6, 2004Apr 6, 2006Dell Products L.P.Method for caching data and power conservation in an information handling systemUS20060129861Feb 9, 2006Jun 15, 2006Kee Martin JPortable electronic device having high and low power processors operable in a low power modeUS20070028292Feb 20, 2004Feb 1, 2007Secure Systems LimitedBus bridge security system and method for computersUS20070055841Dec 16, 2003Mar 8, 2007Real Enterprise Solutions Development B.V.Memory allocation in a computer system* Cited by examinerNon-Patent CitationsReference1"How to increase virtual memory in XP", Mar. 25, 2002, Retrieved from: http://www.computing.net/answers/windows-xp/how-to-increase-virtual-memory-in-xp/20067.html [Online].2Communication from the European Patent Office dated Oct. 11, 2006 with the European Search Report for Application No. 05010993.3-1245; 3 pages.3Communication from the European Patent Office dated Oct. 11, 2006 with the European Search Report for Application No. 05010993.3�1245; 3 pages.4Communication from the European Patent Office dated Oct. 6, 2006 with the partial European Search Report for Application No. 05010992.5-1245; 5 pages.5Communication from the European Patent Office dated Oct. 6, 2006 with the partial European Search Report for Application No. 05010992.5�1245; 5 pages.6Communication from the European Patent Office dated Oct. 9, 2006 with the European Search Report for Application No. 05010994.1-1245; 3 pages.7Communication from the European Patent Office dated Oct. 9, 2006 with the European Search Report for Application No. 05010994.1�1245; 3 pages.8U.S. Appl. No. 10/779,544, filed Feb. 13, 2004; Entitled "Computer WIth Low-Power Secondary Processor and Secondary Display".9U.S. Appl. No. 60/678,249, filed May 2005, Yang.10U.S. Appl. No. 60/799,151, filed May 2005, Sutardja et al.11U.S. Appl. No. 60/820,867, filed Jul. 2006, Sutardja et al.12U.S. Appl. No. 60/822,015, filed Aug. 2006, Sutardja et al.13U.S. Appl. No. 60/823,453, filed Aug. 2006, Sutardja et al.14U.S. Appl. No. 60/825,368, filed Sep. 2006, Sutardja et al.15U.S. Appl. No. 60/890,684, filed Feb. 2007, Sutardja et al.16U.S. Application Entitled "Adaptive Storage System", filed Jun. 10, 2004.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8284205 *Oct 24, 2007Oct 9, 2012Apple Inc.Methods and apparatuses for load balancing between multiple processing units* Cited by examinerClassifications U.S. Classification713/320, 713/300, 713/324International ClassificationG06F12/08, G06F1/32Cooperative ClassificationG06F2212/222, G06F12/0897, G06F1/3275, G06F12/0866, G06F1/3203, G06F12/08, Y02B60/1225European ClassificationG06F1/32P5P8, G06F1/32P, G06F12/08B12, G06F12/08, G06F12/08B22LLegal EventsDateCodeEventDescriptionDec 2, 2013FPAYFee paymentYear of fee payment: 4Sep 21, 2004ASAssignmentOwner name: MARVELL WORLD TRADE LTD., BARBADOSFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MARVELL INTERNATIONAL, LTD.;REEL/FRAME:015155/0123Effective date: 20040820Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MARVELL INTERNATIONAL, LTD.;REEL/FRAME:15155/123Owner name: MARVELL WORLD TRADE LTD.,BARBADOSJun 10, 2004ASAssignmentOwner name: MARVELL INTERNATIONAL LTD., BERMUDAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MARVELL SEMICONDUCTOR, INC.;REEL/FRAME:015466/0763Effective date: 20040608Owner name: MARVELL SEMICONDUCTOR, INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUTARDJA, SEHAT;CHEN, HONG-YI;REEL/FRAME:015465/0839;SIGNING DATES FROM 20040602 TO 20040608Owner name: MARVELL SEMICONDUCTOR, INC.,CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUTARDJA, SEHAT;CHEN, HONG-YI;SIGNED BETWEEN 20040602 AND 20040608;REEL/FRAME:15465/839Owner name: MARVELL INTERNATIONAL LTD.,BERMUDAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MARVELL SEMICONDUCTOR, INC.;REEL/FRAME:15466/763Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUTARDJA, SEHAT;CHEN, HONG-YI;SIGNING DATES FROM 20040602 TO 20040608;REEL/FRAME:015465/0839RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google