Source: http://www.google.se/patents/US7820513
Timestamp: 2018-01-19 21:28:18
Document Index: 200661660

Matched Legal Cases: ['Application No. 094136197', 'Application No. 2005070131', 'Application No. 10', 'Application No. 200410050127', 'Application No. 200580032314', 'Application No. 200680021817', 'Application No. 200680023301', 'Application No. 03817697', 'Application No. 03817699', 'Application No. 05711376', 'Application No. 11', 'Application No. 112006001735', 'Application No. 2006', 'Application No. 10', 'Application No. 200580007279', 'Application No. 95122087', 'Application No. 95122087', 'Application No. 95123858', 'Application No. 95123858', 'Application No. 95123858', 'Application No. 95135820', 'Application No. 95135820', 'Application No. 95135820', 'Application No. 200580032314', 'Application No. 200507013']

Patent US7820513 - Nonplanar semiconductor device with partially or fully wrapped around gate ... - Google Patent
A nonplanar semiconductor device and its method of fabrication is described. The nonplanar semiconductor device includes a semiconductor body having a top surface opposite a bottom surface formed above an insulating substrate wherein the semiconductor body has a pair laterally opposite sidewalls. A gate...http://www.google.se/patents/US7820513?utm_source=gb-gplus-sharePatent US7820513 - Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication
Publikationsnummer US7820513 B2
Publiceringsdatum 26 okt 2010
Även publicerat som CN1577850A, CN100541797C, DE60335301D1, EP1639649A1, EP1639649B1, EP2270868A1, EP2270868B1, US7456476, US8273626, US20060172497, US20090061572, US20110020987, WO2005010994A1
Publikationsnummer 12259464, 259464, US 7820513 B2, US 7820513B2, US-B2-7820513, US7820513 B2, US7820513B2
Citat från patent (418), Citat från andra källor (124), Hänvisningar finns i följande patent (61), Klassificeringar (20), Juridiska händelser (1)
US 7820513 B2
3. The method of claim 2 wherein said insulating substrate comprises a lower monocrystalline silicon substrate and a top silicon insulating film.
1 Auth, Christopher P., et al., Vertical, Fully-Depleted, Surrounding Gate MOSFETs on sub-0.1 um Thick Silicon Pillars, 54th Annual Device Research Conference Digest, 1996, 2 pgs.
2 Buchanan, D. A., et al., Fabrication of Midgap Metal Gates Compatible With Ultrathin Dielectrics, Applied Physics Letters, vol. 73.12, Sep. 21, 1998,3 pgs.
3 Burenkov, A. et al., Corner Effect in Double and Triple Gate FinFETs, European Solid-State Device Research 2003, 33rd Conference on ESSDERC, 4pgs.
4 Chang, S. T., et al., 3-D Simulation of Strained Si/SiGe Heterojunction FinFets, Semiconductor Device Research Symposium, Dec. 2003, 2 pgs.
5 Chau, Robert, Advanced Metal Gate/High-K Dielectric Stacks for High-Performance CMOS Transistors, Components Research, Intel Corporation, 2004, 3 pgs.
6 Choi, Yang-Kyu, et al., A Spacer Patterning Technology for Nanoscale CMOS, IEEE, (49)3, XP-001102694, Mar. 2002, 6 pgs.
7 Choi, Yang-Kyu, et al., Sub-20nm CMOS FinFET Technologies, IEEE, IEDM, 2001, 4 pgs.
8 Claflin, B., et al., Interface Studies of Tungsten Nitride and Titanium Nitride Composite Metal Gate Electrodes With Thin Dielectric Layers, Journal of Vacuum Science and Technology A 16.3, May/Jun. 1998, 5 pgs.
9 Collaert, N., et al., A Functional 41-stage ring oscillator using scaled FinFET devices with 25-nm gate lengths and 10-nm fin widths applicable for the 45-nm CMOS node, IEEE Electron Device Letters, vol. 25, No. 8, Aug. 2004, 3 pgs.
10 Final Office Action from U.S. Appl. No. 11/080,765 mailed Nov. 13, 2007, 13 pgs.
11 Final Office Action from U.S. Appl. No. 11/154,138, mailed Dec. 8, 2009, 12 pgs.
12 Final Office Action from U.S. Appl. No. 11/158,661 mailed Jan. 15, 2008, 25 pgs.
13 Final Office Action from U.S. Appl. No. 11/240,487 mailed Sep. 21, 2009, 22 pgs.
14 Final Office Action from U.S. Appl. No. 11/322,795, mailed Jan. 13, 2010, 12 pgs.
15 Final Office Action from U.S. Appl. No. 11/335,103, mailed May 26, 2010, 14 pgs.
16 Final Office Action from U.S. Appl. No. 11/828,290, mailed Feb. 17, 2010, 18 pgs.
17 Fried, David M., et al., High-Performance P-Type Independent-Gate FinFETs, IEEE 25(4), 2004, 3 pgs.
18 Fried, David M., et al., Improved Independent Gate N-Type FinFET Fabrication and Characterization, IEEE 24(9), Sep. 2003, 3 pgs.
19 Guo, Jing, et al., Performance Projections for Ballistic Carbon Nanotube Field-Effect Transistors, Applied Physics Letters 80(17), Apr. 29, 2002, 3 pgs.
20 Hisamoto, Digh, et al., A Folded-Channel MOSFET for Deepsub-tenth Micron Era, 1998 IEEE International Electron Device Meeting Technical Digest, 3 pgs.
21 Hisamoto, Digh, et al., A Fully Depleted Lean-Channel Transistor (DELTA)-A Novel Vertical Ultrathin SOI MOSFET, IEEE Electron Device Letters, V. 11 (1), Jan. 1990, 4 pgs.
22 Hisamoto, Digh, FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20 nm, IEEE Transactions on Electron Devices, vol. 47, No. 12, Dec. 2000, 6 pgs.
23 Huang, Xuejue, et al., Sub 50-nm FinFET: PMOS, 1999 IEEE International Electron Device Meeting Technical Digest, 4 pgs.
24 Hwang, Jeong-Mo, et al., Novel Polysilicon/Tin Stacked-Gate Structure for Fully-Depleted SOI/CMOS, International Electronic Devices Meeting Technical Digest, 1992, 4 pgs.
25 Ieong, M., et al., Three Dimensional CMOS Devices and Integrated Circuits, IEEE CICC, San Jose, CA Sep. 21-24, 2003, 8 pgs.
26 International Preliminary Report on Patentability from Application No. PCT/US2006/024516 mailed Jan. 10, 2008, 11 pgs.
27 International Preliminary Report on Patentability from PCT/US/2006/037634, mailed Apr. 10, 2008, 12 pgs.
28 International Preliminary Report on Patentability from PCT/US2005/010505 mailed on Oct. 12, 2006, 16 pgs.
29 International Search Report & Written Opinion from PCT/US2004/032442 mailed on Jun. 16, 2005, 12 pgs.
30 International Search Report & Written Opinion from PCT/US2005/000947 mailed on May 3, 2005, 14 pgs.
31 International Search Report & Written Opinion from PCT/US2005/033439 mailed on Jan. 31, 2006, 7 pgs.
32 International Search Report & Written Opinion from PCT/US2005/035380 mailed on Feb. 13, 2006, 14 pgs.
33 International Search Report & Written Opinion from PCT/US2005/037169 mailed on Feb. 23, 2006, 11 pgs.
34 International Search Report & Written Opinion from PCT/US2006/000378 mailed on May 24, 2006, 11 pgs.
35 International Search Report & Written Opinion from PCT/US2006/024516 mailed on Jan. 17, 2007, 18 pgs.
36 International Search Report & Written Opinion from PCT/US2006/025751 mailed on Dec. 6, 2006, 14 pgs.
37 International Search Report & Written Opinion from PCT/US2006/037634 mailed on May 31, 2007, 21 pgs.
38 International Search Report & Written Opinion from PCT/US2006/037643 mailed on Jan. 24, 2007, 14 pgs.
39 International Search Report and Written Opinion from PCT/US2004/032442 mailed Jun. 16, 2005, 22 pgs.
40 International Search Report and Written Opinion from PCT/US2005/010505 mailed Aug. 26, 2005, 24 pgs.
41 International Search Report and Written Opinion from PCT/US2005/010505 mailed on Aug. 26, 2005, 24 pgs.
42 International Search Report and Written Opinion from PCT/US2005/020339 mailed on Oct. 4, 2005, 12 pgs.
43 International Search Report from PCT/US 03/26242 mailed on Jan 26, 2004, 8 pgs.
44 International Search Report from PCT/US 03/39727 mailed on Apr. 27, 2004, 6 pgs.
45 International Search Report from PCT/US2003/26242 mailed Jan. 26, 2004, 8 pgs.
46 International Search report from PCT/US2003/39727 mailed Apr. 27, 2004, 6 pgs.
47 International Search Report PCT/US2003/40320 mailed Jun. 2, 2004, 6 pgs.
48 Invitation to Pay Additional Fees from PCT/US2004/032442 mailed on Apr. 12, 2005, 5 pgs.
49 IPO Search Report for Application No. 094136197, mailed Sep. 19, 2008, 1 pg.
50 IPOS Written Opinion from Patent Application No. 2005070131 mailed Jun. 21, 2007, 4 pgs.
51 Javey, Ali, et al., Ballistic carbon nanotube field-effect transistors, Nature, vol. 424, Aug. 7, 2003, 4 pgs.
52 Javey, Ali, et al., High-k dielectrics for advanced carbon-nanotube transistors and logic gates, www.nature.com/naturematerials.com, 2002, 6 pgs.
53 Jin, B., Mobility Enhancement in Compressively Strained Sige Surface Channel PMOS Transistors with HFO2/TIN Gate Stack, Components Research, Intel Corporation, 12 pgs.
54 Jones, E. C., et al., Doping Challenges in Exploratory Devices for High Performance Logic, 14th Int'l Conference, Piscataway, NJ, Sep. 22-27, 2002, 6 pgs.
55 Kim, Sung M., et al., A Novel Multi-channel Field Effect Transistor (McFET) on Bulk Si for High Performance Sub-80nm Application, IEEE, 2004, 4 pgs.
56 Kuo, Charles, et al., A Capacitorless Double-Gate DRAM Cell Design for High Density Applications, IEEE, 2002, 4 pgs.
58 Martel, Richard, et al., Carbon Nanotube Field Effect Transistors for Logic Applications, IEEE, 4 pgs.
59 Mayer, T. M., et al., Chemical Vapor Deposition of Flouroalkylsilane Monolayer Films for Adhesion Control in Microelectromechanical Systems, J. Vac. Sci. Technol. B. 18(5), 2000, 8 pgs.
60 Nackaerts, et al., A 0.314um2 6T-SRAM Cell build with Tall Triple-Gate Devices for 45nm node applications using 0.75NA 193nm lithography, IEEE, 2004, 4 pgs.
61 Non-Final Office Action from U.S. Appl. No. 11/322,795 mailed Jul. 28, 2009, 18 pgs.
62 Non-Final Office Action from U.S. Appl. No. 11/855,823, mailed Jul. 23, 2009, 31 pgs.
63 Notice of Preliminary Rejection from Korean Application No. 10-2007-7030988 incl. translation, (Sep. 14, 2009), 15 pgs.
64 Nowak, E. J., et al., A Functional FinFET-DGCMOS SRAM Cell, Int'l. Electron Devices Meeting, San Francisco, CA Dec. 8-11, 2002, 4 pgs.
65 Nowak, E. J., et al., Scaling Beyond the 65 nm Node with FinFET-DGCMOS, IEEE CICC, San Jose, CA Sep. 21-24, 2003, 4 pgs.
66 Nowak, E. J., et al., Turning Silicon On Its Edge, IEEE Circuits & Devices Magazine vol. 1, Jan./Feb. 2004, 12 pgs.
67 Office Action from Chinese Patent Application No. 200410050127.0, mailed Sep. 1, 2006, 11 pgs.
68 Office Action from Chinese Patent Application No. 200580032314.9, mailed Jan. 29, 2010, 20 pgs.
69 Office Action from Chinese Patent Application No. 200680021817.0, mailed Dec. 11, 2009, 10 pgs.
70 Office Action from Chinese Patent Application No. 200680023301.X mailed Jun. 26, 2009, 21 pgs.
71 Office Action from European Patent Application No. 03817697.0, mailed Mar. 9, 2010, 5 pgs.
72 Office Action from European Patent Application No. 03817699.6 mailed Aug. 29, 2007, 3 pgs.
73 Office Action from European Patent Application No. 05711376.3, mailed Jan. 11, 2010, 5 pgs.
74 Office Action from German Patent Application No. 11 2006 003 576.2-33 mailed Dec. 12, 2008, 6 pgs.
75 Office Action from German Patent Application No. 112006001735.7, mailed Oct. 20, 2009, 6 pgs.
76 Office Action from Japanese Patent Application No. 2006-549560, mailed Apr. 13, 2010, 6 pgs.
77 Office Action from Korea Patent Application No. 10-2007-7030988, mailed Mar. 12, 2010, 3 pgs.
78 Office Action from PRC Application No. 200580007279.5, PCT/US05/ 000947, mailed Apr. 4, 2008, 2 pgs.
79 Office Action from Taiwan Patent Application No. 95122087 mailed Dec. 16, 2008, 14 pgs.
80 Office Action from Taiwan Patent Application No. 95122087 mailed Jun. 10, 2008, 8 pgs.
81 Office Action from Taiwan Patent Application No. 95123858, dated Oct. 9, 2008, 10pgs.
82 Office Action from Taiwan Patent Application No. 95123858-translation, mailed Mar. 3, 2009, 11 pgs.
83 Office Action from Taiwan Patent Application No. 95123858—translation, mailed Mar. 3, 2009, 11 pgs.
84 Office Action from Taiwan Patent Application No. 95135820 mailed Jun. 4, 2009, 9 pgs.
85 Office Action from Taiwan Patent Application No. 95135820 mailed on Jan. 9, 2009, 14 pgs.
86 Office Action from Taiwan Patent Application No. 95135820, mailed Oct. 22, 2009, 5 pgs.
87 Office Action from U.S. Appl. No. 10/227,068 mailed Dec. 18, 2006, 25 pgs.
88 Office Action from U.S. Appl. No. 10/703,316 mailed Dec. 15, 2006, 22 pgs.
89 Office Action from U.S. Appl. No. 11/080,765 mailed May 2, 2007, 47 pgs.
90 Office Action from U.S. Appl. No. 11/154,138 mailed Jun. 23, 2009, 14 pgs.
91 Office Action from U.S. Appl. No. 11/234,014 mailed Jan. 23, 2008, 9 pgs.
92 Office Action from U.S. Appl. No. 11/240,440, mailed May 12, 2010, 8 pgs.
93 Office Action from U.S. Appl. No. 11/240,487 mailed Mar. 17, 2009, 13 pgs.
94 Office Action from U.S. Appl. No. 11/240,487, mailed Dec. 11, 2009, 10 pgs.
95 Office Action from U.S. Appl. No. 11/322,795 mailed Mar. 4, 2009, 12 pgs.
96 Office Action from U.S. Appl. No. 11/335,103, mailed Nov. 13, 2009, 17 pgs.
97 Office Action from U.S. Appl. No. 11/855,823, mailed Dec. 30, 2008, 18 pgs.
98 Office Action from U.S. Appl. No. 11/855,823, mailed Mar. 15, 2020, 31 pgs.
99 Office Action from U.S. Appl. No. 12/025,665 mailed on Nov. 12, 2008, 8 pgs.
100 Office Action from U.S. Appl. No. 12/114,227, mailed Mar. 30, 2010, 30 pgs.
101 Office Action from U.S. Appl. No. 12/369,642, mailed Apr. 27, 2010, 15 pgs.
102 Ohsawa, Takashi, et al., Memory Design Using a One-Transistor Gain Cell on SOI, IEEE 37(11), Nov. 2002, 13 pgs.
103 Park, Donggun, et al., 3-dimensional nano-CMOS Transistors to Overcome Scaling Limits, IEEE 2004, ISBN 0-7803-8511-X, 6 pgs.
104 Park, Jae-Hyoun, et al., Quantum-Wired MOSFET Photodetector Fabricated by Conventional Photolighography on SOI Substrate, Nanotechnology, 4th IEEE Conference on Munich, Germany, Aug. 16-19, 2004, Piscataway, NJ, 3 pgs.
105 Park, Jong-Tae, et al., Pi-Gate SOI MOSFET, IEEE Electron Device Letters, vol. 22, No. 8, Aug. 2001, 2 pgs.
106 Park, T., et al., Fabrication of Body-Tied FinFETs (Omega MOSFETs) Using Bulk Si Wafers, 2003 Symposium on VLSI Technology Digest of Technical Papers, 2 pgs.
107 Park, T., et al., PMOS Body-Tied FinFET (Omega MOSFET) Characteristics, IEEE Device Research Conference, Piscataway, NJ, Jun. 23-25, 2003, 2 pgs.
108 Second Office Action from Chinese Patent Application No. 200580032314.9 mailed May 8, 2009, 14 pgs.
109 Seevinck, Evert, et al., Static-Noise Margin Analysis of MOS SRAM Cells, IEEE, Journal of Solid-State Circuits, (SC-22)5, Oct. 1987, 7 pgs.
110 Stadele, M., et al., A Comprehensive Study of Corner Effects in Tri-gate Transistors, IEEE, 2004, 4 pgs.
111 Stolk, Peter A., et al., Modeling Statistical Dopant Fluctuations in MOS Transistors, IEEE Transactions on Electron Devices, (45)9, 1997, 4 pgs.
112 Subramanian, V., et al., A Bulk-Si-compatible Ultrathin-body SOI Technology for sub-100nm MOSFETs, IEEE, 1999, 4 pgs.
113 Sugizaki, T., et al., Novel Multi-bit SONOS Type Flash Memory Using a High-k Charge Trapping Layer, VLSI Technology, Digest of Technical Papers. Symposium on Jun. 10-12, 2003, 2 pgs.
114 Tanaka, T., et al., Scalability Study on a Capacitorless IT-DRAM: From Single-gate PD-SOI to Double-gate FinDRAM, IEEE, 2004, 4 pgs.
115 Tang, Stephen H., et al., FinFET-A Quasi-Planar Double-Gate MOSFET, IEEE International Solid-State Circuits Conference, Feb. 6, 2001, 3 pgs.
116 Tang, Stephen H., et al., FinFET—A Quasi-Planar Double-Gate MOSFET, IEEE International Solid-State Circuits Conference, Feb. 6, 2001, 3 pgs.
117 Tokoro, Kenji, et al., Anisotropic Etching Properties of Silicon in KOH and TMAH Solutions, International Symposium on Micromechatronics and Human Science, IEEE, 1998, 6 pgs.
118 Wang, X., et al., "Band alignments in sidewall strained Si/strained SiGe heterostructures", Solid-State Electronics 46, May 28, 2002, 5 pgs.
119 Wolf, Stanley, et al., Silicon Processing for the VLSI Era, vol. 1: Process Technology, Lattice Press, Sep. 1986, 3 pgs.
120 Written Opinion from Singapore Patent Application No. 200507013-1, issued Mar. 7, 2008, 4 pgs.
122 Xiong, W., et al., Corner Effect in Multiple-Gate SOI MOSFETs, IEEE, 2003, 3 pgs.
123 Xiong, Weize, et al., Improvement of FinFET Electrical Characteristics by Hydrogen Annealing, 25(8), Aug. 2004, 3 pgs.
124 Yang, Fu-Liang, et al., 5nm-Gate Nanowire FinFET, IEEE, 2004, 2 pgs.
US8629506 * 19 mar 2009 14 jan 2014 International Business Machines Corporation Replacement gate CMOS
US8765558 22 mar 2012 1 jul 2014 International Business Machines Corporation Replacement gate CMOS
US9257641 17 sep 2014 9 feb 2016 Industrial Technology Research Institute Via structure, memory array structure, three-dimensional resistance memory and method of forming the same
US9577100 * 16 jun 2014 21 feb 2017 Globalfoundries Inc. FinFET and nanowire semiconductor devices with suspended channel regions and gate structures surrounding the suspended channel regions
US20100237424 * 19 mar 2009 23 sep 2010 International Business Machines Corporation Replacement gate cmos
US20150295070 * 30 nov 2012 15 okt 2015 Institute of Microelectronics, Chinese Academy of Sciences Finfet and method for manufacturing the same
US20150364603 * 16 jun 2014 17 dec 2015 International Business Machines Corporation Finfet and nanowire semiconductor devices with suspended channel regions and gate structures surrounding the suspended channel regions
USA-klassificering 438/283, 257/E21.444, 438/284, 257/E21.415
Internationell klassificering H01L29/423, H01L21/84, H01L29/786, H01L21/336
Kooperativ klassning H01L29/66772, H01L29/785, H01L29/42392, H01L29/66795, H01L29/66545, H01L29/42384