Source: http://www.google.com/patents/US20090043571?dq=5958006
Timestamp: 2016-09-25 07:18:35
Document Index: 758539150

Matched Legal Cases: ['art 200', 'art 400', 'art 600', 'art 200', 'art 200', 'art 200', 'art 400', 'art 400', 'art 400', 'art 600', 'art 600', 'art 600']

Patent US20090043571 - Methods and Systems for Sample Rate Conversion - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsMethods and systems for sample rate conversion convert a sampled signal to a higher data rate signal. Conversion pulses are received, having a conversion rate that is higher than the sample rate of the sampled signal. Sample points are then reconstructed from the sampled signal, in real time, on either...http://www.google.com/patents/US20090043571?utm_source=gb-gplus-sharePatent US20090043571 - Methods and Systems for Sample Rate ConversionAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS20090043571 A1Publication typeApplicationApplication numberUS 12/185,638Publication dateFeb 12, 2009Filing dateAug 4, 2008Priority dateAug 15, 2003Also published asUS7409339, US8005667, US20050035887Publication number12185638, 185638, US 2009/0043571 A1, US 2009/043571 A1, US 20090043571 A1, US 20090043571A1, US 2009043571 A1, US 2009043571A1, US-A1-20090043571, US-A1-2009043571, US2009/0043571A1, US2009/043571A1, US20090043571 A1, US20090043571A1, US2009043571 A1, US2009043571A1InventorsHoang NhuOriginal AssigneeBroadcom CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (5), Referenced by (2), Classifications (19), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetMethods and Systems for Sample Rate Conversion
US 20090043571 A1Abstract
an oscillator for generating conversion pulses having a conversion rate that is higher than a sample rate of the sampled signal; and a processor to reconstruct from the sampled signal two sample points for each conversion pulse, interpolate between the two reconstructed sample points for each conversion pulse to form interpolated values corresponding to respective conversion pulses, and output the interpolated values, wherein the outputted interpolated amplitudes form the higher data rate signal having a data rate equal to the conversion rate. 2. The apparatus of claim 1, wherein the processor reconstructs sample points at the conversion rate from the samples signal and identifies the two reconstructed points on either side of the conversion pulse.
3. The apparatus of claim 1, the processor counts a number of system clocks between a sample of the sampled signal and the conversion pulse, identifies reconstruction filter coefficients from the counted number of system clocks, and computes reconstructed sample points using the reconstruction filter coefficients.
4. The apparatus of claim 2 wherein the processor identifies the two reconstructed sample points for each conversion pulse from a set of most significant bits of the counted number of system clocks.
5. The apparatus of claim 3 wherein the processor identifies, from the counted number of system clocks, a relative location of the conversion pulse between the two reconstructed sample points and weights the two reconstructed sample points according to the relative location of the conversion pulse between the two identified reconstructed sample points.
6. The apparatus of claim 5 wherein the processor identifies the relative location of the conversion pulse between the two identified reconstructed sample points, from a set of least significant bits of the counted number of system clocks.
9. The apparatus of claim 1, wherein the sampled signal is a decimated composite BTSC video signal, the decimated sample rate is approximately 31.5 kHz, and the conversion rate is one of 32 kHz, 44.1 kHz, or 48 kHz.
[0001] The present application is a continuation of U.S. application Ser. No. 10/641,034, filed Aug. 15, 2003 (now allowed), which is hereby incorporated by reference in its entirety.
[0003] The present invention is directed to signal processing and, more particularly, to methods and systems for sample rate conversion.
[0005] In signal processing, sampled signals often need to be converted to higher or lower sample rates. For example, in audio signal processing, an audio signal is sampled at a sample rate. The resulting sampled signal is processed in a digital signal processor (“DSP”). When the DSP operates at a lower rate than the sample rate, the sampled signal is decimated to the lower rate. Decimation is well known in the art.
[0006] The DSP output is typically required to be a standardized sample rate. When the standardized sample data rate is higher than the DSP rate, the output data needs to be converted to the higher sample rate. Such a conversion is referred to herein as sample rate conversion.
[0007] Conventional sample rate converters suffer from a variety of drawbacks. For example, conventional SRCs typically interpolate between existing sample points to obtain new sample points. The interpolation is typically performed using known, pre-determined, fixed ratios between the lower data rate and the higher data rate. Results are then clocked out at the higher data rate. Such an interpolation is not performed in real time. Thus, when the higher data rate clock is affected by jitter or small/large frequency variations, for example, the higher data rate output does not necessarily track the lower data rate data.
[0008] What are needed, therefore, are improved methods and systems for sample rate conversion.
[0009] The present invention is directed to improved methods and systems for sample rate conversion. In accordance with the invention, a sampled signal is converted to a higher data rate signal. Conversion pulses are received, having a conversion rate that is higher than the sample rate of the sampled signal. Sample points are then reconstructed from the sampled signal, in real time, on either side of a conversion pulse. An interpolation is performed between the reconstructed sample points, at the time of the conversion pulse. The interpolation results are outputted in real time. The process is repeated for additional conversion pulses. The outputted interpolated amplitudes form the higher data rate signal having a data rate equal to the conversion rate.
[0010] Sample rate conversion is thus performed in real time according to the higher data rate clock, rather than with pre-determined fixed ratios. As a result, when the higher data rate clock is affected by, for example, jitter or other frequency variations, the higher data rate samples are immediately calculated from corresponding lower data rate samples. This helps to insure that the output higher rate data tracks the lower rate data, thus providing a more accurate sample rate conversion.
[0011] Additional features and advantages of the invention will be set forth in the description that follows. Yet further features and advantages will be apparent to a person skilled in the art based on the description set forth herein or may be learned by practice of the invention. The advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
[0012] It is to be understood that both the foregoing summary and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
[0013] The present invention will be described with reference to the accompanying drawings, wherein like reference numbers indicate identical or functionally similar elements. Also, the leftmost digit(s) of the reference numbers identify the drawings in which the associated elements are first introduced.
[0014] FIG. 1 is a block diagram of an example audio signal processing system 100.
[0015] FIG. 2 is an example process flowchart 200 that illustrates an improved sample rate conversion process, in accordance with the present invention.
[0016] FIG. 3 is a block diagram of the example audio signal processing system 100, further including a rate manager interface and a rate manager numerical control oscillator, in accordance with the present invention.
[0017] FIG. 4 is an example process flowchart 400 for implementing step 206 from FIG. 2.
[0018] FIGS. 5A is a timing diagram of an example sampled signal 502, including samples 504.
[0019] FIG. 5B is an expanded view of a portion of FIG. 5A, centered about a conversion pulse 508 b. [0020] FIG. 6 is an example process flowchart 600 for implementing step 208 from FIG. 2.
DETAILED DESCRIPTION OF THE INVENTION [0021] The present invention is directed to improved methods and systems for sample rate conversion. The present invention can be utilized in a variety of signal processing environments. For illustrative purposes, the present invention is described herein in an example video signal processing environment. The invention is not, however, limited to video signal processing. Based on the teachings herein, one skilled in the relevant art(s) will understand that the invention can be implemented in a variety of signal processing environments.
[0022] FIG. 1 is a block diagram of an example audio signal processing system 100, including a BTSC intermediate frequency demodulator (“IF demodulator”) 102 and a BTSC decoder (“decoder”) 104. BTSC is a well known Broadcast Television Systems Committee Standard. IF demodulators and decoders are well known in the relevant arts. IF demodulator 102 outputs digital composite BTSC data (“data”) 106. The data 106 has a data rate of, for example, 315.7 kHz. The invention is not, however, limited to this example. Decoder 104 includes a digital signal processor (“DSP”) 116 that typically operates at a data rate that is lower than the data rate of the data 106. Accordingly, the decoder 104 includes a decimator 108 that decimates the data 106 to the DSP data rate. Decimators are well known in the relevant art(s). In the example of FIG. 1, the decimator 108 is illustrated as a X10 decimator that decimates the 317.7 kHz data 106 to a data rate of approximately 31.57 kHz.
[0023] The DSP 116 outputs decoded data 112. The decoded data 112 is further processed by one or more subsequent processes 114.
[0024] In some situations, the one or more subsequent processes 114, or a subset thereof, operate at a different data rate than the data rate of the decoded data 112. In such a situation, the decoded data 112 is decimated to a lower data rate, and/or converted to one or more higher data rates. When the decoded data 112 is converted to a higher data rate, a sample rate conversion (“SRC”) process generates sample points at the higher data rate. This typically requires interpolation between lower data rate samples.
[0025] Conventional SRC processes utilize fixed ratios between the lower data rate and the desired higher data rate. Higher data rate samples are calculated from the lower rate samples using the fixed ratios. The resulting higher data rate samples are clocked out using a clock that runs at the higher data rate. Such an interpolation is a real time interpolation. Such conventional SRC processes suffer from a variety of drawbacks. For example, when the higher data rate clock is affected by frequency variations or jitter, for example, the higher data rate output does not necessarily track the lower data rate data. This is because the higher rate clock is used to clock out the predetermined interpolated value. It does not control when the interpolation is performed.
[0026] In accordance with the present invention, sample rate conversion is performed in real time according to the higher data rate clock, rather than with fixed ratios. As a result, when the higher data rate clock is affected by, for example, frequency variations or jitter, the higher data rate samples are immediately calculated on corresponding lower data rate samples. This helps to insure that the output higher rate data tracks the lower rate data, thus providing a more accurate sample rate conversion.
[0027] FIG. 2 is an example process flowchart 200 that illustrates an improved SRC process, in accordance with the present invention. The example process flowchart 200 can be implemented in a variety signal processing environments. For exemplary purposes, the example process flowchart 200 is described below with reference to FIG. 3. FIG. 3 is a block diagram of the example audio signal processing system 100, further including a rate manager interface (“RM IF”) unit 302 and a rate manager numerical control oscillator (“RM NCO”) 304. The invention is not, however, limited to audio signal processing systems. Operation of the RM IF unit 302 and the RM NCO 304 are described below.
[0028] The example process flowchart begins at step 202, which includes receiving sample data. In the example of FIG. 3, decimated data 110 represents the received sample data. However, the received sample data is not necessarily decimated data.
[0029] In the example of FIG. 3, the sample data has a data rate of 31.57 kHz. The invention is not, however, limited to this example.
[0030] Step 204 includes receiving conversion pulses having a conversion rate that is higher than the sample rate. In the example of FIG. 3, conversion pulses 306 are generated by RM NCO 304. The conversion pulses 306 are provided to the decoder 104 through the RM IF 302. The conversion rate of the conversion pulses 306 are any desired fixed or selectable rate(s). In an embodiment, the conversion rate of the conversion pulses is selectable between 32 kHz, 44.1 kHz, and 48 kHz. The invention is not, however, limited to this example.
[0031] Step 206 includes reconstructing, in real time, two sample points on either side of a conversion pulse. Step 206 can include identifying two sets of reconstruction filter coefficients from the conversion pulses received in step 204, as described below with respect to FIG. 4.
[0032] Step 208 includes interpolating, at the time of the conversion pulse, an amplitude between the two reconstructed data points. Exemplary methods for interpolating are described below with reference to FIGS. 5 and 6.
[0033] Step 210 includes outputting the interpolated amplitude in real time. Steps 206-210 are then repeated for subsequent conversion pulses. The outputted interpolated amplitudes form a higher data rate signal having a data rate equal to the conversion rate.
[0034] Reconstructing step 206 can be implemented in a variety of ways. FIG. 4 is an example process flowchart 400 for implementing step 206. The flowchart 400 is described with respect to FIGS. 5A and 5B. FIG. 5A is a timing diagram of an example signal 502, represented by samples 504. The samples 504 represent samples of signal 112 in FIG. 3. As illustrated in FIG. 5A, conversion pulses 306 occur at a greater frequency than the samples 504. FIG. 5B is an expanded view of a portion of FIG. 5A, centered about a conversion pulse 306 b. The invention is not, however, limited to the examples of FIGS. 4 and 5.
[0035] The flowchart 400 begins with step 402, includes determining the arrival time of the conversion pulse. In an embodiment, this is performed by counting a number of system clock cycles between an original sample and the conversion pulse. In the example of FIG. 3, a system clock 310 is provided to the decoder 104. The system clock 310 has a frequency of, for example, 108 kHz. The invention is not, however, limited to this example. In FIGS. 5A and 5B, system clock cycles are counted from sample 504 a to conversion pulse 306 b. [0036] Step 404 includes identifying or determining the two sets of reconstruction filter coefficients (e.g., our of 64 pre-stored filter coefficients) on either side of the conversion pulse. In the example of FIG. 5B, this is represented as coefficients 506 a and 506 b, on either side of conversion pulse 306 b. [0037] The determination of step 404 can be performed using the timing determination from step 402. For example, the 64 filter coefficients are based on dividing the time between the lower data rate samples 504 by 64. In the example of FIG. 5B, for a 108 kHz system clock, there are approximately 3420 system clock cycles between each sample 504. Thus, there are approximately 53 system clock cycles between the two reconstuction points 506 a and 506 b. [0038] Step 406 includes computing the two reconstructed points using the 2 sets of coefficients. Step 406 is performed by filtering the sample data 112 using the to sets of reconstruction filter coefficients identified in step 404. The sample data is filtered with, for example, a finite impulse response filter (“FIR”), using any desired number of taps. In an exemplary embodiment, an 18 tap FIR filter is utilized.
[0039] Processing them proceeds to step 208, where an interpolation is performed between the two reconstructed points at the time of the conversion pulse 306 b. [0040] Step 208 can be implemented in a variety of ways. FIG. 6 is an example process flowchart 600 for implementing step 208. The flowchart 600 is described with reference to FIGS. 5A and 5B. The invention is not, however, limited to the examples of FIGS. 5 and 6.
[0041] The flowchart 600 begins with step 602, which includes identifying, from the counted number of system clock cycles, a relative location of the conversion pulse between the identified reconstructed data points. In the example of FIG. 5B, the number of system clock cycles that occur between the reconstructed sample point 506 a and the conversion pulse 306 b are counted.
[0042] Step 604 includes weighting the reconstructed data points (e.g., weighting the retrieved results of the filtering of step 412), according to the relative location of the conversion pulse between the two identified reconstructed sample points. For example, recall from above that there are approximately 53 system clock cycles between reconstructed sample point 506 a and 506 b (FIG. 5B). Suppose, for example, that there are 40 system clock cycles between the reconstructed sample point 506 a and the conversion pulse 306 b. Then there are approximately 13 system clock cycles between the conversion pulse 306 b and the reconstructed sample point 506 b. The amplitudes of the reconstructed sample points 506 a and 506 b are then weighted accordingly (e.g., 4/5*Y1+1/5*Y2, where Y1 represents reconstructed sample point 506 a and Y2 represent reconstructed sample point 506 b). Processing then proceeds to step 210, where the interpolated value is output.
[0043] In an embodiment, system clock cycles are recorded with a 12 bit counter. Identification of the reconstructed points on either side of the conversion pulse is determined from the 6 most significant bits of the counter. The relative location of the conversion pulse between the two identified reconstructed points is determined from the 6 least significant bits. Based on the teachings herein, one skilled in the relevant art(s) will understand that other formulas can also be used.
[0044] The present invention has been described above with the aid of functional building blocks illustrating the performance of specified functions and relationships thereof. The boundaries of these functional building blocks have been arbitrarily defined herein for the convenience of the description. Alternate boundaries can be defined so long as the specified functions and relationships thereof are appropriately performed. Any such alternate boundaries are thus within the scope and spirit of the claimed invention. One skilled in the art will recognize that these functional building blocks can be implemented by discrete components, application specific integrated circuits, processors executing appropriate software and the like and combinations thereof.
[0045] While various embodiments of the present invention have been described above, it should be understood that they have been presented by way of example only, and not limitation. Thus, the breadth and scope of the present invention should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS547141 *Jul 23, 1895Oct 1, 1895 TargetUS5644677 *Sep 13, 1993Jul 1, 1997Motorola, Inc.Signal processing system for performing real-time pitch shifting and method thereforUS6772022 *Jun 17, 1999Aug 3, 2004Agere Systems, Inc.Methods and apparatus for providing sample rate conversion between CD and DATUS7409339 *Aug 15, 2003Aug 5, 2008Broadcom CorporationMethods and systems for sample rate conversionUS20030161486 *Feb 26, 2002Aug 28, 2003Wu David ChaohuaMethod and apparatus of performing sample rate conversion of a multi-channel audio signal* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS7961255Feb 6, 2009Jun 14, 2011Broadcom CorporationTelevision functionality on a chipUS20090190656 *Feb 6, 2009Jul 30, 2009Broadcom CorporationTelevision Functionality on a Chip* Cited by examinerClassifications U.S. Classification704/211, 348/E05.114, 704/E19.001, 348/E05.002, 341/61, 348/441International ClassificationH04N5/44, H04N5/46, G10L19/14, H04N5/913Cooperative ClassificationH04N5/4401, H04N7/035, H04N5/46, H04N2005/91364, H04N21/4263, H04N21/426European ClassificationH04N21/426, H04N21/426B3, H04N5/46Legal EventsDateCodeEventDescriptionJan 18, 2011ASAssignmentOwner name: BROADCOM CORPORATION, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NHU, HOANG;REEL/FRAME:025655/0600Effective date: 20030815Feb 23, 2015FPAYFee paymentYear of fee payment: 4Feb 11, 2016ASAssignmentOwner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTHFree format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001Effective date: 20160201RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services