Source: http://patents.com/us-9553014.html
Timestamp: 2017-09-24 13:57:30
Document Index: 27143717

Matched Legal Cases: ['Application No. 10', 'Application No. 10', 'Application No. 100121500', 'Application No. 1056122', 'Application No. 1056122', 'Application No. 201104206', 'Application No. 201104206', 'Application No. 201110201962']

US Patent # 9,553,014. Bonded processed semiconductor structures and carriers - Patents.com
United States Patent 9,553,014
Sadaka , et al. January 24, 2017
Family ID: 1000002363204
14/694,794
US 20150228535 A1 Aug 13, 2015
13900157 May 22, 2013 9041214
12839203 Jun 11, 2013 8461017
Current CPC Class: H01L 21/76254 (20130101); H01L 21/2007 (20130101); H01L 21/6835 (20130101); H01L 21/76898 (20130101); H01L 23/5384 (20130101); H01L 23/562 (20130101); H01L 24/28 (20130101); H01L 24/80 (20130101); H01L 24/83 (20130101); H01L 24/92 (20130101); H01L 24/98 (20130101); H01L 25/50 (20130101); H01L 24/03 (20130101); H01L 24/05 (20130101); H01L 24/08 (20130101); H01L 24/27 (20130101); H01L 24/29 (20130101); H01L 24/32 (20130101); H01L 24/94 (20130101); H01L 2221/68327 (20130101); H01L 2221/68363 (20130101); H01L 2221/68377 (20130101); H01L 2221/68381 (20130101); H01L 2224/0362 (20130101); H01L 2224/03616 (20130101); H01L 2224/0401 (20130101); H01L 2224/04026 (20130101); H01L 2224/056 (20130101); H01L 2224/05009 (20130101); H01L 2224/05647 (20130101); H01L 2224/05687 (20130101); H01L 2224/08121 (20130101); H01L 2224/08146 (20130101); H01L 2224/0903 (20130101); H01L 2224/16145 (20130101); H01L 2224/27444 (20130101); H01L 2224/27616 (20130101); H01L 2224/29187 (20130101); H01L 2224/32145 (20130101); H01L 2224/73204 (20130101); H01L 2224/80 (20130101); H01L 2224/802 (20130101); H01L 2224/80006 (20130101); H01L 2224/80011 (20130101); H01L 2224/80121 (20130101); H01L 2224/80203 (20130101); H01L 2224/80357 (20130101); H01L 2224/80805 (20130101); H01L 2224/80895 (20130101); H01L 2224/80896 (20130101); H01L 2224/80905 (20130101); H01L 2224/83 (20130101); H01L 2224/832 (20130101); H01L 2224/83005 (20130101); H01L 2224/83011 (20130101); H01L 2224/83022 (20130101); H01L 2224/83121 (20130101); H01L 2224/83191 (20130101); H01L 2224/83193 (20130101); H01L 2224/83203 (20130101); H01L 2224/83205 (20130101); H01L 2224/83805 (20130101); H01L 2224/83896 (20130101); H01L 2224/92 (20130101); H01L 2224/9211 (20130101); H01L 2224/94 (20130101); H01L 2225/06513 (20130101); H01L 2225/06541 (20130101); H01L 2924/00 (20130101); H01L 2924/00014 (20130101); H01L 2924/01005 (20130101); H01L 2924/01006 (20130101); H01L 2924/01013 (20130101); H01L 2924/01019 (20130101); H01L 2924/01023 (20130101); H01L 2924/01029 (20130101); H01L 2924/01033 (20130101); H01L 2924/01051 (20130101); H01L 2924/01074 (20130101); H01L 2924/01079 (20130101); H01L 2924/01322 (20130101); H01L 2924/05042 (20130101); H01L 2924/05442 (20130101); H01L 2924/10253 (20130101); H01L 2924/12042 (20130101); H01L 2924/1301 (20130101); H01L 2924/1305 (20130101); H01L 2924/13091 (20130101); H01L 2924/14 (20130101); H01L 2924/3512 (20130101); H01L 2224/94 (20130101); H01L 2224/80 (20130101); H01L 2224/9211 (20130101); H01L 2224/80895 (20130101); H01L 2224/83896 (20130101); H01L 2224/9211 (20130101); H01L 2224/80 (20130101); H01L 2224/83 (20130101); H01L 2221/68381 (20130101); H01L 2224/92 (20130101); H01L 2224/80 (20130101); H01L 2221/68381 (20130101); H01L 2224/92 (20130101); H01L 2224/83 (20130101); H01L 2221/68381 (20130101); H01L 2224/9211 (20130101); H01L 2224/80 (20130101); H01L 2221/68381 (20130101); H01L 2224/05647 (20130101); H01L 2924/00014 (20130101); H01L 2224/05687 (20130101); H01L 2924/05042 (20130101); H01L 2224/05687 (20130101); H01L 2924/05442 (20130101); H01L 2224/80905 (20130101); H01L 2224/80895 (20130101); H01L 2224/80896 (20130101); H01L 2224/73204 (20130101); H01L 2224/16145 (20130101); H01L 2224/32145 (20130101); H01L 2924/00 (20130101); H01L 2924/3512 (20130101); H01L 2924/00 (20130101); H01L 2924/10253 (20130101); H01L 2924/00 (20130101); H01L 2924/1301 (20130101); H01L 2924/00 (20130101); H01L 2924/1305 (20130101); H01L 2924/00 (20130101); H01L 2924/13091 (20130101); H01L 2924/00 (20130101); H01L 2924/12042 (20130101); H01L 2924/00 (20130101); H01L 2924/14 (20130101); H01L 2924/00 (20130101)
Current International Class: H01L 21/30 (20060101); H01L 21/762 (20060101); H01L 21/20 (20060101); H01L 21/683 (20060101); H01L 21/768 (20060101); H01L 25/00 (20060101); H01L 23/538 (20060101); H01L 23/00 (20060101)
6548391 April 2003 Ramm et al.
6756286 June 2004 Aspar et al.
7205211 April 2007 Aspar et al.
7320929 January 2008 Aga et al.
7508034 March 2009 Takafuji et al.
9041214 May 2015 Sadaka
2004/0061176 April 2004 Takafuji et al.
2006/0040469 February 2006 Aga et al.
2009/0057890 March 2009 Maebashi et al.
2009/0174018 July 2009 Dungan et al.
2010/0068868 March 2010 Kim et al.
2010/0230724 September 2010 Sinha
2011/0117708 May 2011 Shimomura et al.
1492481 Apr 2004 CN
1672261 Sep 2005 CN
101197297 Jun 2008 CN
0533551 Mar 1993 EP
20050025591 Mar 2005 KR
100621960 Sep 2006 KR
Koester et al., Wafer-Level 3D Integration Technology, Nov. 2008 IBM Journal of Research and Development, vol. 52, No. 6, Nov. 2008, pp. 583-597. cited by applicant .
Korean Office Action for Korean Application No. 10-2011-0058448 dated Jul. 16, 2012, 3 pages. cited by applicant .
Korean Office Action for Korean Application No. 10-2011-0058448 dated Jan. 8, 2013, 4 pages. cited by applicant .
Reif, Rafael, et al., 3-D Interconnects Using Cu Wafer Bonding : Technology and Applications, Proceedings of the Advanced Metallization Conference, San Diego, CA, Oct. 1-3, 2002, pp. 37-45. cited by applicant .
Taiwanese Search Report for Taiwan Application No. 100121500 dated Jul. 23, 2013, 1 page. cited by applicant .
Tan et al., 3-D Interconnects Using Cu Wafer Bonding: Technology and Applications, NSF/SRC ERC for Environmentally Benign Semiconductor Manufacturing Annual Retreat and Semi-Annual Industrial Advisory Board Meeting, Aug. 21-22, 2003, Stanford University. cited by applicant .
Deptuch, Grzegorz, et al., Vertical Integration of Integrated Circuits and Pixel Detectors, Femilab, VERTEX 08 28/07--Jan. 8, 2008. cited by applicant .
Du, Jiangang et al., SingIF10/0314 MSA GLAe Crystal Silicon MEMS Fabrications Based on Smart-Cut Technique, Sensors and Actuators A, 2004, pp. 116-121, vol. 112. cited by applicant .
French Preliminary Search Report for French Application No. 1056122 dated Mar. 29, 2011, 5 pages. cited by applicant .
French Written Opinion for French Application No. 1056122 dated Mar. 29, 2011, 7 pages. cited by applicant .
Hungarian Search Report for Singapore Application No. 201104206-6 dated Feb. 2, 2012, 6 pages. cited by applicant .
Hungarian Written Opinion for Singapore Application No. 201104206-6 dated Feb. 2, 2012, 8 pages. cited by applicant .
Chinese Office Action and Search Report for Chinese Application No. 201110201962.X dated Aug. 22, 2013, 7 pages. cited by applicant .
Daggubati, Manmohan, et al., Dependence of the Fracture of PowerTrench MOSFET Device on its Topography in Cu Bonding Process, IEEE Transactions on Components and Packaging Technologies, Mar. 2009, pp. 73-78, vol. 32, No. 1. cited by applicant.
This application is a continuation of U.S. patent application Ser. No. 13/900,157, filed May 22, 2013, now U.S. Pat. No. 9,041,214, issued May 26, 2015, which application is a divisional of U.S. patent application Ser. No. 12/839,203, filed Jul. 19, 2010, now U.S. Pat. No. 8,461,017, issued Jun. 11, 2013, the disclosure of each of which is hereby incorporated herein by this reference in its entirety.
1. A semiconductor structure, comprising: at least one bonded semiconductor structure including two or more processed semiconductor structures that are attached together along a first direct bonded interface therebetween, the first direct bonded interface including direct metal-to-metal atomic bonds and direct dielectric-to-dielectric atomic bonds; and a temporary carrier die or wafer directly bonded to one processed semiconductor structure of the at least one bonded semiconductor structure along a second direct bonded interface therebetween, the second direct bonded interface comprising direct atomic or molecular bonds between at least one of silicon oxide and silicon nitride on a first side of the second direct bonded interface, and at least one of silicon, silicon oxide, and silicon nitride on a second side of the second direct bonded interface, the temporary carrier die or wafer having a weakened zone comprising a plurality of implanted ions therein at an average depth from a surface of the temporary carrier die or wafer bonded to the one processed semiconductor structure of the at least one bonded semiconductor structure.
4. The semiconductor structure of claim 1, wherein at least one of the two or more processed semiconductor structures comprises a substrate and a device region on the substrate, the device region including a plurality of device structures.
5. The semiconductor structure of claim 4, wherein the substrate has a warp of less than about thirty micrometers (30 .mu.m), a bow of less than about ten micrometers (10 .mu.m), and a total thickness variation of less than about one micrometer (1 .mu.m).
6. The semiconductor structure of claim 4, wherein the plurality of device structures includes a plurality of through wafer interconnects extending through the device region and at least partially through the substrate.
7. The semiconductor structure of claim 6, wherein at least one of the through wafer interconnects is exposed at a back surface of the substrate.
8. The semiconductor structure of claim 1, further comprising a bonding material between the temporary carrier die or wafer and the at least one bonded semiconductor structure.
9. The semiconductor structure of claim 8, wherein the bonding material comprises at least one of an oxide, a nitride, and an oxynitride.
10. The semiconductor structure of claim 1, wherein the two or more processed semiconductor structures include a stack of processed semiconductor structures, each processed semiconductor structure comprising a die or wafer including at least a portion of an integrated circuit.
11. The semiconductor structure of claim 10, wherein the processed semiconductor structures of the stack are bonded together using metal-to-metal bonds between active conductive features of the processed semiconductor structures.
12. The semiconductor structure of claim 10, wherein the temporary carrier die or wafer is a temporary carrier wafer.
13. The semiconductor structure of claim 12, wherein the stack of processed semiconductor structures comprises at least one semiconductor wafer.
14. A method of fabricating a semiconductor structure, comprising: forming a first semiconductor structure including at least a portion of an integrated circuit on a first substrate; implanting ions into a carrier wafer to form a weakened region within the carrier wafer; directly bonding the carrier wafer to a first side of the first semiconductor structure and forming a direct bonded interface therebetween, the direct bonded interface comprising direct atomic or molecular bonds between at least one of silicon oxide and silicon nitride on a first side of the direct bonded interface, and at least one of silicon, silicon oxide, and silicon nitride on a second side of the second direct bonded interface; processing the first semiconductor structure while the carrier wafer is attached to the first semiconductor structure using the carrier wafer to handle the first semiconductor structure; directly bonding a second semiconductor structure to a second side of the first semiconductor structure opposite the first side of the semiconductor structure to which the carrier wafer is directly bonded and forming another direct bonded interface therebetween, the another direct bonded interface including direct metal-to-metal atomic bonds and direct dielectric-to-dielectric atomic bonds; and separating a layer of material from the carrier wafer from a remaining portion of the carrier wafer along the weakened region therein.
15. The method of claim 14, wherein processing the first semiconductor structure comprises removing a portion of the first substrate from the second side of the first semiconductor structure and exposing at least one conductive structure of the at least a portion of the integrated circuit of the first semiconductor structure.
16. The method of claim 15, wherein directly bonding the second semiconductor structure to the second side of the first semiconductor structure comprises directly bonding the at least one conductive structure of the at least a portion of the integrated circuit of the first semiconductor structure to at least one conductive element of the second semiconductor structure.
17. The method of claim 14, wherein directly bonding the second semiconductor structure to the second side of the first semiconductor structure comprises directly bonding at least one of a semiconductor material and an oxide material of the second semiconductor structure to at least one of a semiconductor material and an oxide material of the first semiconductor structure.
18. The method of claim 14, wherein the direct bonding of the second semiconductor structure to the second side of the first semiconductor structure results in the separating of the layer of material from the carrier wafer along the weakened region therein.
19. The method of claim 14, wherein the direct bonding of the carrier wafer to the first side of the first semiconductor structure comprises weakening the carrier wafer along the weakened region therein without dividing the carrier wafer along the weakened region therein.
The three-dimensional (3D) integration of two or more semiconductor structures can produce a number of benefits to microelectronic applications. For example, 3D integration of microelectronic components can result in improved electrical performance and power consumption while reducing the area of the device footprint. See, for example, P. Garrou, et al. "The Handbook of 3D Integration," Wiley-VCH (2008).
One proposed solution to this problem is to bind the semiconductor structure, e.g., such as a semiconductor wafer, to a reinforcing substrate, such as another wafer (e.g., a carrier wafer) to provide mechanical strength during processing (e.g., thinning) of the semiconductor wafer. The process of bonding the semiconductor wafer to the reinforcing substrate is often referred to as "wafer bonding." After processing the semiconductor wafer, the reinforcing substrate may be released from the semiconductor.
For example, a semiconductor wafer may be temporarily bonded to a reinforcing substrate using an adhesive material. The adhesive material bears the force associated with holding the semiconductor wafer and the reinforcing substrate together during processing of the semiconductor wafer. Furthermore, the adhesive material and the reinforcing substrate may function as a mechanical support to provide structural stability to the semiconductor wafer during processing of the semiconductor wafer. Many spin-coated amorphous polymers, such as polyimides, benzocyclobutene (BCB), NAFION.RTM. and photoresist materials have been used as adhesive materials for wafer bonding.
Adhesive materials may be unstable at increased temperatures, however, which may limit the temperatures at which semiconductor device fabrication may be conducted. Furthermore, solvent or solvent vapors may be released from such adhesive materials at elevated temperatures. This process is often referred to as "outgassing." Outgassing may result in the formation of bubbles or voids in the adhesive material. Such bubbles or voids may result in non-uniform bonding strength between the semiconductor wafer and the reinforcing substrate, and may compromise the integrity of the bond. The adhesive material is completely removed after semiconductor wafer processing using a chemical removal process (e.g., dissolving in a solvent). The chemical removal process may be time-consuming and damaging to semiconductor devices and integrated circuit devices formed on the semiconductor wafer. Thus, adhesive bonding may be problematic when used in temporarily bonding a semiconductor wafer to a reinforcing substrate.
Another method of providing support for a semiconductor wafer during processing involves directly bonding two semiconductor substrates using a so called "direct" wafer bonding process. Direct wafer bonding processes are conventionally used in forming semiconductor-on-insulator (SeOI) structures (e.g., silicon-on-insulator (SOI) structures) that are of interest for fabrication of advanced ICs for three-dimensional (3D) device integration. In a conventional direct wafer bonding process a surface oxide layer may be formed over at least one of the wafers. The surface oxide layer may then be bonded to a silicon material or another oxide material on a surface of the other wafer. For example, a surface of an oxide material on a semiconductor wafer may be contacted with a surface of a reinforcing substrate and the two structures may be bonded together via atomic and/or molecular adhesion. To achieve a bond between two semiconductor wafers, the semiconductor wafers should have low surface roughness compatible surface chemistries (i.e., hydrophilicity and hydrophobicity), and should be at least substantially free of dust and other debris.
The following description provides specific details, such as material types and processing conditions, in order to provide a thorough description of embodiments of the present disclosure and implementation thereof. However, a person of ordinary skill in the art will understand that the embodiments of the present disclosure may be practiced without employing these specific details and in conjunction with conventional fabrication techniques. In addition, the description provided herein does not form a complete process flow for manufacturing a semiconductor device or system. Only those process acts and structures necessary to understand the embodiments of the present invention are described in detail herein. The materials described herein may be formed (e.g., deposited or grown) by any suitable technique including, but not limited to, spin coating, blanket coating, Bridgman and Czochralski processes, chemical vapor deposition ("CVD"), plasma enhanced chemical vapor deposition ("PECVD"), atomic layer deposition ("ALD"), plasma enhanced ALD, or physical vapor deposition ("PVD"). While the materials described and illustrated herein may be formed as layers, the materials are not limited to layers and may be formed in other three-dimensional configurations.
The terms "horizontal" and "vertical," as used herein, define relative positions of elements or structures with respect to a major plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate, and are orthogonal dimensions interpreted with respect to the orientation of the structure being described, as illustrated in the drawing being referred to when the structure is being described. As used herein, the team "vertical" means and includes a dimension substantially perpendicular to the major surface of a substrate or wafer as illustrated, and the term "horizontal" means a dimension substantially parallel to the major surface of the substrate or wafer as illustrated and extending between left and right sides of the drawing. Prepositions, such as "on," "over," "above" and "under," as used herein, are relative terms corresponding to the vertical direction with respect to the structure being described.
As used herein, the term "semiconductor structure" means and includes any structure that is used in the formation of a semiconductor device. Semiconductor structures include, for example, dies and wafers (e.g., carrier substrates and device substrates), as well as assemblies or composite structures that include two or more dies and/or wafers three-dimensionally integrated with one another. Semiconductor structures also include fully fabricated semiconductor devices, as well as intermediate structures formed during fabrication of semiconductor devices. Semiconductor structures may comprise conductive, semiconductive materials, and/or non-conductive materials.
As used herein, the term "processed semiconductor structure" means and includes any semiconductor structure that includes one or more at least partially formed device structures. Processed semiconductor structures are a subset of semiconductor structures, and all processed semiconductor structures are semiconductor structures.
As used herein, the term "bonded semiconductor structure" means and includes any structure that includes two or more semiconductor structures that are attached together. Bonded semiconductor structures are a subset of semiconductor structures, and all bonded semiconductor structures are semiconductor structures. Furthermore, bonded semiconductor structures that include one or more processed semiconductor structures are also processed semiconductor structures.
As used herein, the term "device structure" means and includes any portion of a processed semiconductor structure that is, includes, or defines at least a portion of an active or passive component of a semiconductor device to be formed on or in the semiconductor structure. For example, device structures include active and passive components of integrated circuits such as, for example, transistors, transducers, capacitors, resistors, conductive lines, conductive vias, and conductive contact pads.
As used herein, the term "through wafer interconnect" or "TWI" means and includes any conductive via extending through at least a portion of a first semiconductor structure that is used to provide a structural and/or an electrical interconnection between the first semiconductor structure and a second semiconductor structure across an interface between the first semiconductor structure and the second semiconductor structure. Through wafer interconnects are also referred to in the art by other terms such as "through silicon vias" or "through substrate vias" (TSVs) and "through wafer vias" or "TWVs." TWIs typically extend through a semiconductor structure in a direction generally perpendicular to the generally flat, major surfaces of the semiconductor structure (i.e., in a direction parallel to the "Z" axis).
As used herein, the term "III-V type semiconductor material" means and includes any material predominantly comprised of one or more elements from group IIIA of the periodic table (B, Al, Ga, In, and Ti) and one or more elements from group VA of the periodic table (N, P, As, Sb, and Bi).
Referring to FIG. 1, a processed semiconductor structure 100 is shown that includes a device region 102 that may extend into substrate 106 and on and/or over a surface of a substrate 106. The processed semiconductor structure 100 includes an active surface 104 and an opposite back surface 108. The active surface 104 comprises an exposed major surface of the device region 102 of the processed semiconductor structure 100, while the back surface 108 comprises an exposed major surface of the substrate 106. The substrate 106 may comprise, for example, a semiconductor material such as silicon (Si), germanium (Ge), a III-V semiconductor material, etc. Furthermore, the substrate 106 may comprise a single crystal of semiconductor material, or one or more epitaxial layers of semiconductor material upon a base substrate. In additional embodiments, the substrate 106 may comprise one or more dielectric materials such as an oxide (e.g., silicon dioxide (SiO.sub.2) or aluminum oxide (Al.sub.2O.sub.3)), a nitride (e.g., silicon nitride (Si.sub.3N.sub.4), boron nitride (BN) or aluminum Nitride (AlN)), etc.
The substrate 106 may be selected to have desirable properties for use in a direct wafer bonding process, as will be described in further detail. For example, the substrate 106 may include a silicon wafer having a low bow, warp and total thickness variation (TTV). As used herein, the term "bow" means and includes a measure of concavity, curvature or deformation of a median surface of a semiconductor substrate at a centerline independent of any thickness variations. As used herein, the term "warp" means and includes a difference between a maximum deviation and a minimum deviation of the median surface relative to a backside reference plane of a semiconductor substrate. As used herein, the terms "total thickness variation" and "TTV" each mean and include a maximum variation in thickness of a semiconductor substrate and is generally defined as a difference between a minimum thickness and maximum thickness measured on the semiconductor substrate. For example, the total thickness variation of a semiconductor substrate may be determined by measuring the semiconductor substrate in five (5) or more locations in a cross pattern on the semiconductor substrate and calculating a maximum measured difference in thickness.
Semiconductor substrates with high warp, bow and total thickness variation may be undesirable for use in direct wafer bonding processes for several reasons. For example, during direct wafer bonding processes, high warp, bow and total thickness variation levels may result in uneven contact between the semiconductor substrates being bonded. Such uneven contact may result in thermal variations and disruptions in molecular adhesion during the direct wafer bonding process. Furthermore, high warp and bow values may increase the risk of the semiconductor substrate cracking during the device fabrication due to stresses induced as the wafer is adhered to a vacuum chuck. Accordingly, a silicon wafer having a low warp, bow and total thickness variation may be used as the substrate 106 to provide sufficient uniformity and flatness for the wafer bonding process. As a non-limiting example, the substrate 106 may be a high quality silicon wafer having a warp of less than about thirty micrometers (30 .mu.m), a bow of less than about ten micrometers (10 .mu.m) and a total thickness variation of less than about one micrometer (1 .mu.m).
After forming the device region 102, a bonding material 118, shown in broken lines, may optionally be formed over a major surface of the processed semiconductor structure 100. The bonding material 118 may be formed from a material that exhibits good adhesion with another material in a direct bonding process. For example, the bonding material 118 may comprise a dielectric material such as an oxide (e.g., silicon dioxide (SiO.sub.2)), an oxynitride (e.g., silicon oxynitride (SiON)), or a nitride (e.g., silicon nitride (Si.sub.3N.sub.4)). The bonding material 118 may have a thickness of, for example, between about one hundred nanometers (100 nm) and about two micrometers (2 .mu.m). The bonding material 118 may be deposited over an active surface 104 on the device region 102 using, for example, chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), or plasma enhanced chemical vapor deposition (PECVD). The bonding material 118 may be planarized, for example, to reduce surface topography of the bonding material 118. The bonding material 118 may be planarized utilizing, for example, one or more of etching, grinding and chemical mechanical polishing.
The carrier wafer 200 may comprise a wafer having a low bow, warp and total thickness variation, as previously described herein for the substrate 106, in order to provide sufficient uniformity and flatness for the wafer bonding process. As a non-limiting example, the carrier wafer 200 may be a high quality silicon wafer having a warp of less than about thirty micrometers (30 .mu.m), a bow of less than about ten micrometers (10 .mu.m) and a total thickness variation of less than about one micrometer (1 .mu.m).
Before bringing the surfaces of the bonding material 118 of the processed semiconductor structure 100 and the carrier wafer 200 into contact, a conventional surface cleaning process may optionally be performed to remove surface debris and to form at least one hydrophilic surface. By way of example and not limitation, the exposed surfaces of the dielectric material 114 or, if present, the bonding material 118 of the processed semiconductor structure 100 and the carrier wafer 200 may be introduced to a solution that includes a mixture of water (H.sub.2O), ammonium hydroxide (NH.sub.4OH) and hydrogen peroxide (H.sub.2O.sub.2) at a ratio of about 5:1:1, respectively, to clean and impart hydrophilicity to the exposed surfaces of the dielectric material 114 or, if present, the bonding material 118 of the processed semiconductor structure 100 and the carrier wafer 200.
A conventional cleaning sequence known in the art as an "RCA clean" may also, optionally, be performed on at least one of the surfaces of the dielectric material 114 or, if present, the bonding material 118 of the processed semiconductor structure 100 and the carrier wafer 200 to remove organic contaminants, ionic contaminants and metallic contaminants that may interfere with bonding of the surfaces. The surfaces of the dielectric material 114 or, if present, the bonding material 118 of the processed semiconductor structure 100 and the carrier wafer 200 may be rinsed repeatedly in deionized (DI) water prior to bonding to prevent surface particles and to maintain hydrophilicity. The dielectric material 114 or, if present, the bonding material 118 of the processed semiconductor structure 100 may be bonded to the carrier wafer 200 to form a bonded semiconductor structure 300 using techniques such as thermal bonding, thermal compression bonding or thermal ultrasonic bonding.
As a non-limiting example, the ionic species may comprise one or more of hydrogen ions, helium ions and boron ions. The one or more ionic species may be implanted at a dose of between about 1.times.10.sup.16 ions/cm.sup.2 and 2.times.10.sup.17 ions/cm.sup.2, or between 1.times.10.sup.16 ions/cm.sup.2 and 1.times.10.sup.17 ions/cm.sup.2. The one or more ionic species may be implanted at an energy of between about ten kiloelectron volts (10 KeV) and one hundred and fifty kiloelectron volts (150 KeV). The depth at which the ions are implanted into the carrier wafer 200 to form the implanted zone 206 is at least partially a function of the energy with which the ions are implanted into the carrier wafer 200. Thus, the implanted zone 206 may be formed at a desired depth in the carrier wafer 200 by selectively controlling the energy of the implanted ions. A depth D1 of the implanted zone 206 within the carrier wafer 200 may correspond to a desired thickness and/or volume of a layer of the semiconductor material 202 that may be subsequently transferred to the processed semiconductor structure 100, as described in further detail below. As a non-limiting example, the atomic species may be implanted into the carrier wafer 200 with an energy selected to form the implanted zone 206 at a depth D1 of between about ten nanometers (10 nm) and about one thousand nanometers (1000 nm) (i.e., about 100 .ANG. to about 10000 .ANG.).
Another bonding material 218 may, optionally, be formed over a major surface of the carrier wafer 200 nearest the implanted zone 206 and may also be formed over a major surface of the carrier wafer 200 prior to formation of the implanted zone 206. The bonding material 218 may be formed from a material that exhibits good molecular adhesion with the dielectric material 114 or, if present, the bonding material 118 overlying the processed semiconductor structure 100 (FIGS. 1 and 2). The bonding material 218 may be formed from one or more dielectric materials, such as silicon dioxide (SiO.sub.2), silicon oxynitride (SiO.sub.xN.sub.y) and silicon nitride (Si.sub.3N.sub.4). The bonding material 218 may have a thickness of between about one hundred nanometers (100 nm) and about two micrometers (2 .mu.m). By way of example and not limitation, the carrier wafer 200 may be formed from a silicon material and a bonding material 218 comprising silicon dioxide (SiO.sub.2) may be formed on the carrier wafer 200 by performing a conventional thermal oxidation process. The bonding material 218 may also be deposited using, for example, chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), or plasma enhanced chemical vapor deposition (PECVD).
Referring back to FIG. 2, the carrier wafer 200 may be bonded to the processed semiconductor structure 100 by abutting an exposed surface of the carrier wafer 200 (i.e., an exposed surface of the semiconductor material 202 or, if present, the bonding material 218) against an exposed surface of the processed semiconductor structure 100 (i.e., the dielectric material 114 or, if present, the bonding material 118) to form the bonded semiconductor structure 300. The carrier wafer 200 may be bonded to the processed semiconductor structure 100 at room temperature or at an elevated temperature (e.g., at least above one hundred degrees Celsius (100.degree. C.)) and pressure for a sufficient amount of time to bond the bonding material 118 with the semiconductor material 202 or, if present, the bonding material 218. By way of non-limiting example, an annealing process may be performed by exposing the processed semiconductor structure 100 and the carrier wafer 200 to a temperature of between about one hundred degrees Celsius (100.degree. C.) and about four hundred degrees Celsius (400.degree. C.) for between about 30 minutes and 120 minutes to bond the carrier wafer 200 and the processed semiconductor structure 100. In some embodiments, the processed semiconductor structure 100 may be bonded to the carrier wafer 200 without using an adhesive material, which may reduce or eliminate temperature and pressure limitations on further processing acts that might otherwise result from use of such an adhesive.
As another non-limiting example, a wet etching process may be performed to remove the portion of the substrate 106 with respect to the through wafer interconnects 116 and the etch stop material 120, if present, by introducing a solution including potassium hydroxide (KOH) or tetramethylammonium hydroxide (TMAH) to the exposed surface of the substrate 106. The carrier wafer 200 is used to handle the processed semiconductor structure 100, and provides mechanical support for the processed semiconductor structure 100 during thinning of the substrate 106 to expose surfaces of the through wafer interconnects 116. The remaining portion of the substrate 106 may have a thickness D2 of from about one-half of a micrometer (0.5 .mu.m) to about one hundred micrometers (100 .mu.m).
After forming the device region 402 of the processed semiconductor structure 400, one or more conductive structures, such as conductive pads 420, may be formed over the device region 402. The conductive pads 420 may include one or more conductive materials, such as one or more metals (e.g., copper (Cu), aluminum (Al), tungsten (W), polycrystalline silicon and/or gold (Au)). For example, the conductive pads 420 may be formed on the processed semiconductor structure 400 in a back-end-of-line (BEOL) process. In some embodiments, the conductive pads 420 may be formed by depositing a conductive material (not shown) over a dielectric material 414 and patterning the conductive material using photolithography techniques to form the conductive pads 420. In other embodiments, the conductive pads 420 may be formed by depositing the conductive material into a plurality of openings (not shown) in the dielectric material 414, and performing a chemical mechanical polishing (CMP) process to remove portions of the conductive material overlying the openings (commonly referred to as the "Damascene Process"). The bonded semiconductor structure 300 and the processed semiconductor structure 400 may be structurally and electrically coupled with one another by aligning and bonding the through wafer interconnects 116 of the processed semiconductor structure 100 with the conductive pads 420 of the processed semiconductor structure 400.
Referring to FIG. 6, the processed semiconductor structure 100 may be bonded to the processed semiconductor structure 400 to form another bonded semiconductor structure 500 in which the through wafer interconnects 116 of the processed semiconductor structure 100 are structurally and electrically coupled to the conductive pads 420 of the processed semiconductor structure 400. In some embodiments, the through wafer interconnects 116 may be directly bonded to the conductive pads 420 using a direct metal-to-metal bonding process, such as a thermo-compression bonding process, non-thermo-compression bonding or a eutectic bonding process. For example, the through wafer interconnects 116 and the conductive pads 420 may each be formed from copper, and a low temperature copper-to-copper bonding process may be performed by exposing the bonded semiconductor structure 300 (FIG. 2) and the processed semiconductor structure 400 to a temperature of between about one hundred degrees Celsius (100.degree. C.) and about four hundred degrees Celsius (400.degree. C.) for a sufficient amount of time for the through wafer interconnects 116 and the conductive pads 420 to bond to one another.
An optional bonding material may be formed over one or more of back surface 108 and active surface 404. As illustrated by a non-limiting example of FIG. 6, an optional dielectric bonding material, e.g., comprising a silicon dioxide (SiO.sub.2) material 122, which is shown in broken lines, may optionally be formed over the substrate 106 using an oxide deposition process, such as, for example, a low temperature plasma deposition process. The optional silicon dioxide material 122 may further be planarized to expose conductive pads 420; such a planarization may be performed, for example, by a chemical mechanical polishing process.
The silicon dioxide material 122 may be bonded to the dielectric material 414 of the processed semiconductor structure 400 using an oxide-to-oxide bonding process such as that described with reference to FIG. 4. For example, the silicon dioxide material 122 may be bonded to the dielectric material 414 at room temperature or at an elevated temperature (e.g., at least above one hundred degrees Celsius (100.degree. C.)). Metal-to-metal bonding processes and oxide-to-oxide bonding processes may be performed at low temperatures (i.e., temperatures of less than about four hundred degrees Celsius (400.degree. C.) and, thus, avoid damage to the device regions 102 and 402 of the processed semiconductor structures 100 and 400. Vertically stacking the processed semiconductor structures 100 and 400 after performing the back-end-of-line (BEOL) processes according to methods of the present disclosure enables formation of conductive interconnections (e.g., coupling of through wafer interconnects 116 and conductive pads 420) between the processed semiconductor structures 100 and 400 during the bonding process.
During or upon completion of bonding of the processed semiconductor structures 100 and 400, a portion of the material 202' of the carrier wafer 200 (FIG. 5) may be separated (i.e., detached) from the bonded semiconductor structure 500 leaving a transferred layer of material 202'' remaining on the processed semiconductor structure 100. Separation of the portion of material 202' of carrier wafer 200 may be performed by various chemical, thermal or mechanical processes, such as by a grinding process, an etching process, a polishing process or a lift-off process. For example, a single annealing process may be performed to bond the processed semiconductor structures 100 and 400 to one another while separating (i.e., detaching) the portion of the material 202' of the carrier wafer 200 to form the transferred layer of material 202''. The annealing process may be performed by contacting a major surface of the processed semiconductor structure 100 (i.e., an exposed major surface of the substrate 106 and the exposed surfaces of the via plugs 110) with a major surface of the processed semiconductor structure 400 (i.e., an exposed major surface of the dielectric material 414 of the substrate 406 and exposed surfaces of the conductive pads 420) and annealing at a temperature of between about two hundred degrees Celsius (200.degree. C.) and about four hundred degrees Celsius (400.degree. C.). The annealing process may simultaneously bond the processed semiconductor structures 100 and 400 (i.e., bond the through wafer interconnects 116 to the conductive pads 420) and split the portion of the material 202' of the carrier wafer 200 from the transferred material 202''.
By way of example and not limitation, the process known in the industry as the SMARTCUT.RTM. process may be used to separate or detach the portion of the material 202' from the transferred layer of material 202''. Such processes are described in detail in, for example, U.S. Pat. No. RE39,484 to Bruel; U.S. Pat. No. 5,374,564 to Bruel; U.S. Pat. No. 6,303,468 to Aspar et al.; U.S. Pat. No. 6,335,258 to Aspar et al.; U.S. Pat. No. 6,756,286 to Moriceau et al.; U.S. Pat. No. 6,809,044 to Aspar et al.; and U.S. Pat. No. 6,946,365 to Aspar et al., the disclosures of each of which are incorporated herein in their entirety by this reference.
The thickness D2 of the transferred layer of material 202'' may be substantially equal to the depth D1 of the implanted zone 206 within the carrier wafer 200 shown in FIGS. 2 and 3. In some embodiments, the transferred layer of material 202'' may be used as a base or substrate for forming additional device structures, wherein additional device structure may be in electrical communication with device structures of processed semiconductor structure 100 and processed semiconductor structure 400. After detaching the transferred layer of material 202'' from the carrier wafer 200, an exposed surface of the transferred layer of material 202'' may be undesirably rough. For example, the surface of the transferred layer of material 202'' may have an average roughness of between about one nanometer (1 nm) and about 20 nanometers (20 nm). The surface of the transferred layer of material 202'' may be smoothed to a desired degree in order to facilitate further processing as described below, according to techniques known in the art such as, for example, one or more of a grinding process, a wet etching process and chemical mechanical polishing (CMP) process. Thus, the thickness D2 of the transferred layer of material 202'' may be sufficient to enable a portion of the transferred layer of material 202'' to be removed to substantially smooth a surface thereof. For example, the thickness D2 of the transferred layer of material 202'' may be between about ten nanometers (10 nm) and about one thousand nanometers (1000 nm).
In other embodiments, one or more further processed semiconductor structures may be attached, e.g., via a bonding process, to bonded semiconductor structure 500, wherein the one or more further processed semiconductor structures may be formed utilizing the methods described above and may be in electrical communication with additional device structures formed in and/or over the transferred layer of material 202'' and also in electrical communication with device structures 110 and 410, respectively, of processed semiconductor structure 100 and processed semiconductor structure 400.
In other embodiments, the transferred layer of material 202'' may be removed from the bonded semiconductor structure 500 after processing using an anisotropic etching process, a chemical mechanical polishing (CMP) process or a combination thereof. In such an embodiment, surface roughness of the transferred layer of material 202'' may not be a concern, and the transferred layer of material 202'' may be formed as a very thin layer. For example, the thickness D2 of the transferred layer of material 202'' may be between about ten nanometers (10 nm) and about six hundred nanometers (600 nm).
The remaining the portion of the material 202' of the carrier wafer 200 that is detached may be recycled and reused in additional processing.
Referring to FIG. 8, the known good dice then may be structurally and electrically coupled to another wafer 800 in accordance with the methods previously described herein. The wafer 800 may include a plurality of dice at least partially fabricated thereon. For example, through wafer interconnects 610 of the known good semiconductor dice 602 may be aligned and bonded with conductive pads 820 of the dice on the wafer 800. An annealing process may be performed as previously described with respect to FIG. 6 to detach a portion 602' of a carrier die along a weakened zone 604 within the carrier die, while at the same time forming a metal-to-metal bond between the through wafer interconnects 610 of the known good die 602 and the conductive pads 820 of an at least partially formed die on the wafer 800. In some embodiments, a remaining portion 602'' of the carrier die may be removed using an etching process or a chemical mechanical polishing (CMP) process. In other embodiments, the remaining portion 602'' of the carrier die may be used as a base layer for fabricating additional device structures. In some embodiments, a plurality of the known good dice 602 with the dice attached thereto may be structurally and electrically coupled to the wafer 800 to at least substantially reconstruct a wafer like the wafer 600 shown in FIG. 7 over the wafer 800, and the portions 602' of the carrier dice may be detached at least substantially simultaneously in a single process. Reconstruction of the wafer, like semiconductor wafer 600, may include populating the wafer with the known good dice, followed by the deposition of an oxide material and planarization to form a continuous surface with the known good dice embedded within the oxide material.
Previous Patent US 9,553,013 | Next Patent US 9,553,015