Source: http://www.google.de/patents/US7898041
Timestamp: 2013-05-19 04:44:22
Document Index: 269969765

Matched Legal Cases: ['Application No. 06815547', 'Application No. 11', 'Application No. 094136197', 'Application No. 10', 'Application No. 05711376', 'Application No. 112006001735', 'Application No. 95134963', 'Application No. 200680023301', 'Application No. 03817699', 'Application No. 200580007279', 'Application No. 95122087', 'Application No. 95122087', 'Application No. 95123858', 'Application No. 95123858', 'Application No. 95135820', 'Application No. 95135820', 'Application No. 95135820', 'Application No. 11', 'Application No. 200580032314', 'Application No. 2005070131', 'Application No. 200604766']

Patent US7898041 - Block contact architectures for nanoscale channel transistors - Google PatenteSuche Bilder Maps Play YouTube News Gmail Drive Mehr » Erweiterte Patentsuche | Webprotokoll | Anmelden Erweiterte Patentsuche PatenteA contact architecture for nanoscale channel devices having contact structures coupling to and extending between source or drain regions of a device having a plurality of parallel semiconductor bodies. The contact structures being able to contact parallel semiconductor bodies having sub-lithographic...http://www.google.de/patents/US7898041?utm_source=gb-gplus-sharePatent US7898041 - Block contact architectures for nanoscale channel transistors Ver�ffentlichungsnummerUS7898041 B2PublikationstypErteilung Anmeldenummer11/855,823 Ver�ffentlichungsdatum1. M�rz 2011Eingetragen14. Sept. 2007 Priorit�tsdatum30. Juni 2005Auch ver�ffentlicht unterCN101208805AUS7279375US20070001219US20080258207WO2007005697A2WO2007005697A3 ErfinderJustin K. BraskRobert S. ChauSuman DattaMark L. DoczyBrian S. DoyleJack KavalierosAmlan MajumdarMarko RadosavljevicUday ShahUrspr�nglich Bevollm�chtigterIntel Corporation US-Klassifikation257/401257/E29.13257/288257/388257/213Internationale KlassifikationH01L27/01 UnternehmensklassifikationH01L29/41791H01L29/7851H01L29/66795H01L29/78681H01L29/66545H01L29/785H01L29/78684 Europ�ische KlassifikationH01L29/78SH01L29/417D14H01L29/66M6T6F16FReferenzenPatentzitate (162)Nichtpatentzitate (119) Referenziert von (10)Externe LinksUSPTO USPTO-Zuordnung EspacenetBlock contact architectures for nanoscale channel transistorsUS 7898041 B2 Zusammenfassung A contact architecture for nanoscale channel devices having contact structures coupling to and extending between source or drain regions of a device having a plurality of parallel semiconductor bodies. The contact structures being able to contact parallel semiconductor bodies having sub-lithographic pitch.
Patentzitate Zitiertes PatentEingetragen Ver�ffentlichungsdatum Antragsteller TitelUS423114910. Okt. 19784. Nov. 1980Texas Instruments IncorporatedNarrow band-gap semiconductor CCD imaging device and method of fabricationUS448765230. M�rz 198411. Dez. 1984Motorola, Inc.Slope etch of polyimideUS471170116. Sept. 19868. Dez. 1987Texas Instruments IncorporatedSelf-aligned transistor methodUS48187159. Juli 19874. Apr. 1989Industrial Technology Research InstituteMethod of fabricating a LDDFET with self-aligned silicideUS490506321. Juni 198827. Febr. 1990American Telephone And Telegraph Company, At&T Bell LaboratoriesFloating gate memoriesUS49065896. Febr. 19896. M�rz 1990Industrial Technology Research InstituteInverse-T LDDFET with self-aligned silicideUS490704823. Nov. 19876. M�rz 1990Xerox CorporationDouble implanted LDD transistor self-aligned with gateUS499487326. Dez. 198919. Febr. 1991Motorola, Inc.Local interconnect for stacked polysilicon deviceUS499657430. Juni 198926. Febr. 1991Fujitsu LimitedMIS transistor structure for increasing conductance between source and drain regionsUS502320323. Juni 198911. Juni 1991Korea Electronics & Telecommunications Research Institute Et Al.Method of patterning fine line width semiconductor topology using a spacerUS51206662. Mai 19909. Juni 1992Fujitsu LimitedManufacturing method for semiconductor deviceUS51247773. Jan. 199123. Juni 1992Samsung Electronics Co., Ltd.Dielectric medium for capacitor of semiconductor deviceUS517903724. Dez. 199112. Jan. 1993Texas Instruments IncorporatedIntegration of lateral and vertical quantum well transistors in the same epitaxial stackUS521627127. Sept. 19911. Juni 1993Kabushiki Kaisha ToshibaBiCMOS device with low bandgap CMOS contact regions and low bandgap bipolar base regionUS527810212. Febr. 199311. Jan. 1994Fujitsu LimitedSOI device and a fabrication process thereofUS530899924. Febr. 19933. Mai 1994Fujitsu LimitedMOS FET having a thin film SOI structureUS532881025. Nov. 199212. Juli 1994Micron Technology, Inc.Method for reducing, by a factor or 2.sup.-N, the minimum masking pitch of a photolithographic processUS533895930. M�rz 199316. Aug. 1994Samsung Electronics Co., Ltd.Thin film transistor with three dimensional multichannel structureUS534683617. Aug. 199313. Sept. 1994Micron Technology, Inc.Process for forming low resistance contacts between silicide areas and upper level polysilicon interconnectsUS53468398. Jan. 199313. Sept. 1994Texas Instruments IncorporatedSidewall doping technique for SOI transistorsUS535711919. Febr. 199318. Okt. 1994Board Of Regents Of The University Of CaliforniaField effect devices having short period superlattice structures using Si and GeUS539150627. Jan. 199321. Febr. 1995Kawasaki Steel CorporationManufacturing method for semiconductor devices with source/drain formed in substrate projection.US546662125. Okt. 199314. Nov. 1995Hitachi, Ltd.Method of manufacturing a semiconductor device having silicon islandsUS547586927. Mai 199412. Dez. 1995Nec CorporationRadio base station capable of distinguishing between interference due to collisions of outgoing call signals and an external interference noiseUS547903327. Mai 199426. Dez. 1995Sandia CorporationComplementary junction heterostructure field-effect transistorUS548287716. Febr. 19949. Jan. 1996Samsung Electronics Co., Ltd.Method for making a semiconductor device having a silicon-on-insulator structureUS551488513. Jan. 19957. Mai 1996Myrick; James J.SOI methods and apparatusUS552185917. Jan. 199528. Mai 1996Fujitsu LimitedSemiconductor memory device having thin film transistor and method of producing the sameUS554335131. Okt. 19946. Aug. 1996Matsushita Electric Industrial Co., Ltd.Method of producing electrically insulated silicon structureUS554558613. Mai 199413. Aug. 1996Nec CorporationMethod of making a transistor having easily controllable impurity profileUS556307720. Juni 19958. Okt. 1996Hyundai Electronics Industries Co., Ltd.Method of fabricating a thin film transistor having vertical channelUS55762272. Nov. 199419. Nov. 1996United Microelectronics Corp.Process for fabricating a recessed gate MOS deviceUS557851320. Apr. 199526. Nov. 1996Mitsubishi Denki Kabushiki KaishaMethod of making a semiconductor device having a gate all around type of thin film transistorUS559591920. Febr. 199621. Jan. 1997Chartered Semiconductor Manufacturing Pte Ltd.Method of making self-aligned halo process for reducing junction capacitanceUS559594127. Febr. 199521. Jan. 1997Mitsubishi Denki Kabushiki KaishaMethod of forming fine patternsUS56524543. Juli 199629. Juli 1997Iwamatsu; ToshiakiSemiconductor device on an SOI substrateUS565880626. Okt. 199519. Aug. 1997National Science CouncilMethod for fabricating thin-film transistor with bottom-gate or dual-gate configurationUS566520328. Apr. 19959. Sept. 1997International Business Machines CorporationSilicon etching methodUS568204817. Mai 199628. Okt. 1997Nissan Motor Co., Ltd.Groove-type semiconductor deviceUS569886913. Sept. 199516. Dez. 1997Kabushiki Kaisha ToshibaInsulated-gate transistor having narrow-bandgap-sourceUS570101624. Nov. 199523. Dez. 1997Kabushiki Kaisha ToshibaSemiconductor device and method for its manufactureUS571687913. Jan. 199710. Febr. 1998Goldstar Electron Company, Ltd.Method of making a thin film transistorUS573954412. Dez. 199514. Apr. 1998Matsushita Electric Industrial Co., Ltd.Quantization functional device utilizing a resonance tunneling effect and method for producing the sameUS576044229. Sept. 19952. Juni 1998Kabushiki Kaisha ToshibaSemiconductor device of a silicon on insulator metal-insulator type with a concave featureUS57705132. Mai 199523. Juni 1998Mitsubishi Denki Kabushiki KaishaMethod for producing semiconductor device with heat dissipation structureUS577333117. Dez. 199630. Juni 1998International Business Machines CorporationMethod for making single and double gate field effect transistors with sidewall source-drain contactsUS577682122. Aug. 19977. Juli 1998Vlsi Technology, Inc.Method for forming a reduced width gate electrodeUS579308818. Juni 199611. Aug. 1998Integrated Device Technology, Inc.Structure for controlling threshold voltage of MOSFETUS580484831. Okt. 19978. Sept. 1998Sony CorporationField effect transistor having multiple gate electrodes surrounding the channel regionUS581132428. Febr. 199722. Sept. 1998Lg Semicon Co., Ltd.Method for manufacturing thin film transistorUS581489519. Dez. 199629. Sept. 1998Sony CorporationStatic random access memory having transistor elements formed on side walls of a trench in a semiconductor substrateUS582162912. Juli 199513. Okt. 1998United Microelectronics CorporationBuried structure SRAM cell and methods for fabricationUS582776920. Nov. 199627. Okt. 1998Intel CorporationMethod for fabricating a transistor with increased hot carrier resistance by nitridizing and annealing the sidewall oxide of the gate electrodeUS584427813. Sept. 19951. Dez. 1998Kabushiki Kaisha ToshibaSemiconductor device having a projecting element regionUS585622524. Nov. 19975. Jan. 1999Chartered Semiconductor Manufacturing LtdCreation of a self-aligned, ion implanted channel region, after source and drain formationUS58594569. Sept. 199612. Jan. 1999Texas Instruments IncorporatedMultiple transistor integrated circuit with thick copper interconnectUS588001514. Okt. 19949. M�rz 1999Sgs-Thomson Microelectronics, Inc.Method of producing stepped wall interconnects and gatesUS588830929. Dez. 199730. M�rz 1999Taiwan Semiconductor Manufacturing Company, Ltd.Lateral etch inhibited multiple for forming a via through a microelectronics layer susceptible to etching within a fluorine containing plasma followed by an oxygen containing plasmaUS588930427. Juni 199730. M�rz 1999Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS589971025. Febr. 19984. Mai 1999Sony CorporationMethod for forming field effect transistor having multiple gate electrodes surrounding the channel regionUS590528526. Febr. 199818. Mai 1999Advanced Micro Devices, Inc.Ultra short trench transistors and process for making sameUS590831331. Dez. 19961. Juni 1999Intel CorporationMethod of forming a transistorUS595270118. Aug. 199714. Sept. 1999National Semiconductor CorporationDesign and fabrication of semiconductor structure having complementary channel-junction insulated-gate field-effect transistors whose gate electrodes have work functions close to mid-gap semiconductor valueUS596591423. Dez. 199712. Okt. 1999Mitsubishi Denki Kabushiki KaishaThin film transistor having a branched gate and channelUS59767679. Okt. 19972. Nov. 1999Micron Technology, Inc.Ammonium hydroxide etch of photoresist masked siliconUS59857266. Nov. 199816. Nov. 1999Advanced Micro Devices, Inc.Damascene process for forming ultra-shallow source/drain extensions and pocket in ULSI MOSFETUS601392618. Apr. 199711. Jan. 2000Mitsubishi Denki Kabushiki KaishaSemiconductor device with refractory metal elementUS60181768. Sept. 199725. Jan. 2000Samsung Electronics Co., Ltd.Vertical transistor and memory cellUS60312498. Juli 199729. Febr. 2000Semiconductor Energy Laboratory Co., Ltd.CMOS semiconductor device having boron doped channelUS60514526. Jan. 199818. Apr. 2000Kabushiki Kaisha ToshibaMethod for manufacturing a semiconductor device with ion implantationUS605435529. Juni 199825. Apr. 2000Kabushiki Kaisha ToshibaMethod of manufacturing a semiconductor device which includes forming a dummy gateUS606367524. Okt. 199716. Mai 2000Texas Instruments IncorporatedMethod of forming a MOSFET using a disposable gate with a sidewall dielectricUS606367724. Okt. 199716. Mai 2000Texas Instruments IncorporatedMethod of forming a MOSFET using a disposable gate and raised source and drainUS60668696. Okt. 199723. Mai 2000Micron Technology, Inc.Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitorUS608720831. M�rz 199811. Juli 2000Advanced Micro Devices, Inc.Method for increasing gate capacitance by using both high and low dielectric gate materialUS60936215. Apr. 199925. Juli 2000Vanguard International Semiconductor Corp.Method of forming shallow trench isolationUS61142011. Juni 19985. Sept. 2000Texas Instruments-Acer IncorporatedMethod of manufacturing a multiple fin-shaped capacitor for high density DRAMsUS61142066. Nov. 19985. Sept. 2000Advanced Micro Devices, Inc.Multiple threshold voltage transistor implemented by a damascene processUS61177415. Jan. 199912. Sept. 2000Texas Instruments IncorporatedMethod of forming a transistor having an improved sidewall gate structureUS612084623. Dez. 199719. Sept. 2000Advanced Technology Materials, Inc.Method for the selective deposition of bismuth based ferroelectric thin films by chemical vapor depositionUS614407215. Jan. 19997. Nov. 2000Mitsubishi Denki Kabushiki KaishaSemiconductor device formed on insulating layer and method of manufacturing the sameUS61502227. Jan. 199921. Nov. 2000Advanced Micro Devices, Inc.Method of making a high performance transistor with elevated spacer formation and self-aligned channel regionsUS61534859. Nov. 199828. Nov. 2000Chartered Semiconductor Manufacturing Ltd.Salicide formation on narrow poly lines by pulling back of spacerUS61630535. Nov. 199719. Dez. 2000Ricoh Company, Ltd.Semiconductor device having opposite-polarity region under channelUS616588015. Juni 199826. Dez. 2000Taiwan Semiconductor Manufacturing CompanyDouble spacer technology for making self-aligned contacts (SAC) on semiconductor integrated circuitsUS617482016. Febr. 199916. Jan. 2001Sandia CorporationUse of silicon oxynitride as a sacrificial material for microelectromechanical devicesUS61909759. Dez. 199820. Febr. 2001Matsushita Electric Industrial Co., Ltd.Method of forming HCMOS devices with a silicon-germanium-carbon compound semiconductor layerUS62008654. Dez. 199813. M�rz 2001Advanced Micro Devices, Inc.Use of sacrificial dielectric structure to form semiconductor device with a self-aligned threshold adjust and overlying low-resistance gateUS621830930. Sept. 199917. Apr. 2001Lam Research CorporationMethod of achieving top rounding and uniform etch depths while etching shallow trench isolation featuresUS625172915. Dez. 199926. Juni 2001U.S. Philips CorporationMethod of manufacturing a nonvolatile memoryUS625176329. Juni 199826. Juni 2001Kabushiki Kaisha ToshibaSemiconductor device and method for manufacturing sameUS62522849. Dez. 199926. Juni 2001International Business Machines CorporationPlanarized silicon fin deviceUS625913524. Sept. 199910. Juli 2001International Business Machines CorporationMOS transistors structure for reducing the size of pitch limited circuitsUS626192114. Sept. 199917. Juli 2001Taiwan Semiconductor Manufacturing Co., Ltd.Method of forming shallow trench isolation structureUS62624566. Nov. 199817. Juli 2001Advanced Micro Devices, Inc.Integrated circuit having transistors with different threshold voltagesUS62745031. Febr. 199914. Aug. 2001United Microelectronics Corp.Etching method for doped polysilicon layerUS628792428. Sept. 199911. Sept. 2001Texas Instruments IncorporatedIntegrated circuit and methodUS62944167. Mai 199925. Sept. 2001Texas Instruments-Acer IncorporatedMethod of fabricating CMOS transistors with self-aligned planarization twin-well by using fewer mask countsUS630723530. M�rz 199823. Okt. 2001Micron Technology, Inc.Another technique for gated lateral bipolar transistorsUS631036722. Febr. 200030. Okt. 2001Kabushiki Kaisha ToshibaMOS transistor having a tensile-strained SI layer and a compressive-strained SI-GE layerUS63198077. Febr. 200020. Nov. 2001United Microelectronics Corp.Method for forming a semiconductor device by using reverse-offset spacer processUS63352513. Apr. 20011. Jan. 2002Kabushiki Kaisha ToshibaSemiconductor apparatus having elevated source and drain structure and manufacturing method thereforUS635880018. Sept. 200019. M�rz 2002Vanguard International Semiconductor CorporationMethod of forming a MOSFET with a recessed-gate having a channel length beyond photolithography limitUS641380223. Okt. 20002. Juli 2002The Regents Of The University Of CaliforniaFinfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufactureUS67166868. Juli 20036. Apr. 2004Advanced Micro Devices, Inc.Method for forming channels in a finfet deviceUS690915127. Juni 200321. Juni 2005Intel CorporationNonplanar device with stress incorporation layer and method of fabricationUS695596127. Mai 200418. Okt. 2005Macronix International Co., Ltd.Method for defining a minimum pitch in an integrated circuit beyond photolithographic resolutionUS701344722. Juli 200314. M�rz 2006Freescale Semiconductor, Inc.Method for converting a planar transistor design to a vertical double gate transistor designUS70605391. M�rz 200413. Juni 2006International Business Machines CorporationMethod of manufacture of FinFET devices with T-shaped fins and devices manufactured therebyUS710539030. Dez. 200312. Sept. 2006Intel CorporationNonplanar transistors with metal gate electrodesUS710589427. Febr. 200312. Sept. 2006Taiwan Semiconductor Manufacturing Co., Ltd.Contacts to semiconductor fin devicesUS710593430. Aug. 200412. Sept. 2006International Business Machines CorporationFinFET with low gate capacitance and low extrinsic resistanceUS716389830. Juli 200316. Jan. 2007Stmicroelectronics S.R.L.Method for manufacturing semiconductor integrated circuit structuresUS72149916. Dez. 20028. Mai 2007Taiwan Semiconductor Manufacturing Co., Ltd.CMOS inverters configured using multiple-gate transistorsUS733924131. Aug. 20054. M�rz 2008Freescale Semiconductor, Inc.FinFET structure with contactsUS73486423. Aug. 200525. M�rz 2008International Business Machines CorporationFin-type field effect transistorUS745277812. Apr. 200518. Nov. 2008Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor nano-wire devices and methods of fabricationUS745647115. Sept. 200625. Nov. 2008International Business Machines CorporationField effect transistor with raised source/drain fin strapsUS745647627. Juni 200325. Nov. 2008Intel CorporationNonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabricationUS747942128. Sept. 200520. Jan. 2009Intel CorporationProcess for integrating planar and non-planar CMOS transistors on a bulk substrate and article made therebyUS75857345. M�rz 20088. Sept. 2009Samsung Electronics Co., Ltd.Method of fabricating multi-gate transistor and multi-gate transistor fabricated therebyUS761241629. Sept. 20043. Nov. 2009Nec CorporationSemiconductor device having a conductive portion below an interlayer insulating film and method for producing the sameUS765598930. Nov. 20062. Febr. 2010International Business Machines CorporationTriple gate and double gate finFETs with different vertical dimension finsUS770101822. M�rz 200520. Apr. 2010Nec CorporationSemiconductor device and method for manufacturing sameUS2002001161230. Juli 200131. Jan. 2002Kabushiki Kaisha ToshibaSemiconductor device and method for manufacturing the sameUS2003020363629. Apr. 200230. Okt. 2003Anthony Thomas C.Method of fabricating high density sub-lithographic features on a substrateUS2004003612714. Febr. 200326. Febr. 2004Intel CorporationTri-gate devices and methods of fabricationUS200401085236. Dez. 200210. Juni 2004Taiwan Semiconductor Manufacturing Co., Ltd.Multiple-gate transistor structure and method for fabricatingUS2004011318113. Dez. 200217. Juni 2004Intel CorporationLateral phase change memory and method thereforUS2004016926927. Febr. 20032. Sept. 2004Hu ChenmingContacts to semiconductor fin devicesUS2004023888725. Juni 20022. Dez. 2004Nec CorporationField-effect transistor constituting channel by carbon nano tubesUS2005012736210. Dez. 200316. Juni 2005Doris Bruce B.Sectional field effect devices and method of fabricationUS2005013382924. Nov. 200423. Juni 2005Mitsubishi Denki Kabushiki KaishaHigh-frequency semiconductor deviceUS2005016292821. Dez. 200428. Juli 2005Interuniversitair Microelektronica Centrum (Imec)Non-volatile multibit memory cell and method of manufacturing thereofUS2005020260423. M�rz 200515. Sept. 2005Massachusetts Institute Of TechnologyIntegrated semiconductor device and method to make sameUS2006001433830. Juni 200419. Jan. 2006International Business Machines CorporationMethod and structure for strained finfet devicesUS2006004350024. Aug. 20042. M�rz 2006Freescale Semiconductor, Inc.Transistor structure with stress modification and capacitive reduction feature in a channel direction and method thereofUS2006017006631. Jan. 20053. Aug. 2006Freescale Semiconductor Inc.Hybrid-fet and its application as sramUS2006017249727. Juni 20033. Aug. 2006Chau Robert SNonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabricationUS2006018085916. Febr. 200517. Aug. 2006Intel CorporationMetal gate carbon nanotube transistorUS2006020489823. Febr. 200614. Sept. 2006Infineon Technologies AgProcess for producing sublithographic structuresUS2006022013121. M�rz 20065. Okt. 2006Kinoshita AtsuhiroFin-type channel transistor and method of manufacturing the sameUS2006024406630. Juni 20062. Nov. 2006Taiwan Semiconductor Manufacturing Co., Ltd.Contacts to semiconductor fin devicesUS2006026369923. Mai 200523. Nov. 2006Micron Technology, Inc.Methods for forming arrays of a small, closely spaced featuresUS200602812669. Juni 200514. Dez. 2006Round Rock Research, LlcMethod and apparatus for adjusting feature size and positionUS2007000121930. Juni 20054. Jan. 2007Intel CorporationBlock contact architectures for nanoscale channel transistorsUS200700296243. Aug. 20058. Febr. 2007International Business Machines CorporationFin-type field effect transistorUS2007004573531. Aug. 20051. M�rz 2007Citibank, N.A., As Collateral AgentFinFET structure with contactsUS2007005204131. Mai 20048. M�rz 2007Panasonic CorporationSemiconductor device and method of fabricating the sameUS2007018768227. Aug. 200416. Aug. 2007Nec CorporationSemiconductor device having fin-type effect transistorUS200702414143. Juni 200518. Okt. 2007Nec CorporationSemiconductor Device and Manufacturing Process ThereforUS2008001789030. Juni 200624. Jan. 2008Sandisk 3D LlcHighly dense monolithic three dimensional memory array and method for formingUS2008001793416. M�rz 200724. Jan. 2008Samsung Electronic Co., Ltd.Wire-type semiconductor devices and methods of fabricating the sameUS2008011116314. Nov. 200615. Mai 2008Infineon Technologies AgField effect transistor with a fin structureUS2008011651517. Nov. 200622. Mai 2008Infineon Technologies Agam CampeonMugfet with increased thermal massUS2008012879730. Nov. 20065. Juni 2008International Business Machines CorporationStructure and method for multiple height finfet devicesUS200802123922. M�rz 20074. Sept. 2008Infineon TechnologiesMultiple port mugfet sramUS2008023765524. M�rz 20082. Okt. 2008Kabushiki Kaisha ToshibaSemiconductor apparatus and method for manufacturing sameUS2008025820714. Sept. 200723. Okt. 2008Brask Justin KBlock Contact Architectures for Nanoscale Channel TransistorsUS2009006157228. Okt. 20085. M�rz 2009Intel CorporationNonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabricationUS2009009918116. Nov. 200716. Apr. 2009Allergan, Inc.Sulfoximines as kinase inhibitorsUS2010020092313. Apr. 201012. Aug. 2010Taiwan Semiconductor Manufacturing Co., Ltd.Multiple-gate transistor structure and method for fabricatingNichtpatentzitateReferenz1"International Preliminary Report on Patentability", PCT/US2004/032442, (Apr. 13, 2006), 13 pgs.2"International Preliminary Report on Patentability", PCT/US2005/010505, (Oct. 12, 2006), 16 pgs.3"International Search Report & Written Opinion", PCT/US2004/032442, (Jun. 16, 2005), 22 pgs.4"International Search Report & Written Opinion", PCT/US2004/032442, (Jun. 16, 2006), 12 pgs.5"International Search Report & Written Opinion", PCT/US2005/000947, (May 3, 2005), 7 pgs.6"International Search Report & Written Opinion", PCT/US2005/010505, (Aug. 26, 2005), 24 pgs.7"International Search Report & Written Opinion", PCT/US2005/033439, (Jan. 31, 2006), 7 pgs.8"International Search Report & Written Opinion", PCT/US2005/035380, (Feb. 13, 2006), 14 pgs.9"International Search Report & Written Opinion", PCT/US2005/037169, (Feb. 23, 2006), 11 pgs.10"International Search Report & Written Opinion", PCT/US2006/000378, (May 24, 2006), 11 pgs.11"International Search Report & Written Opinion", PCT/US2006/024516, (Jan. 17, 2007), 18 pgs.12"International Search Report & Written Opinion", PCT/US2006/025751, (Dec. 6, 2006), 14 pgs.13"International Search Report & Written Opinion", PCT/US2006/037634, (May 31, 2007), 21 pgs.14"International Search Report and Written Opinion", PCT/US2005/010505, (Aug. 26, 2005), 24 pgs.15"International Search Report and Written Opinion", PCT/US2005/020339, (Oct. 4, 2005), 11 pgs.16"International Search Report", PCT/US 03/26242, (Jan. 26, 2004), 8 pgs.17"International Search Report", PCT/US 03/39727, (Apr. 27, 2004), 6 pgs.18"International Search Report", PCT/US2003/40320, (Jun. 2, 2004), 6 pgs.19"Invitation to Pay Additional Fees", PCT/US2004/032442, (Apr. 12, 2005), 5 pgs.20"Office Action", European Patent Application No. 06815547.2 (P22156EP), Mailed Sep. 9, 2008, 3 pages.212nd OA KR 10-2007-7030988 mailed Mar. 12, 2010 3 pgs.22Auth, Christopher P., et al., "Vertical, Fully-Depleted, Surrounding Gate MOSFETs on sub-0.1nm Thick Silicon Pillars", 54th Annual Device Research Conference Digest, IEEE, (1996), 108-109.23Buchanan, D. A., et al., "Fabrication of Midgap Metal Gates Compatible With Ultrathin Dielectrics", Applied Physics Letters , 73(12), (Sep. 21, 1998), pp. 1676-1678.24Burenkov, A., "Corner effect in Double and Triple Gate FinFETs", European Solid-State Device Research 2003, 33rd Conference on. ESSDERC, (Sep. 16, 2003), pp. 135-138.25Chang, L., et al., "CMOS Circuit Performance Enhancement by Surface Orientation Optimization", IEEE Transactions on Electron Devices, 51(10), (Oct. 2004), pp. 1621-1627.26Chang, S. T., et al., "3-D Simulation of Strained S/SiGe heterojunction FinFets", Semiconductor Device Research Symposium, 2003 International Dec. 10-12, 2003, Piscataway, NJ, USA, (Dec. 2003), pp. 176-177.27Chau, Robert , Final Office Action mailed Feb. 17, 2010, 18 pages.28Chau, Robert, "Advanced Metal Gate/High-K Dielectric Stacks for High-Performance Cmos Transistors", Components Research, Intel Corporation, (2004), 1-3.29Chau, Robert, et al., Advanced Depleted-Substrate Transistors: Single-Gate, Double-Gate and Tri-Gate (invited paper), Components Research, Logic Technology Development, Hillsboro, OR, 2 pgs.30Choi, Yang-Kyu, et al., "A Spacer Patterning Technology for Nanoscale CMOS", IEEE, (49)3, XP-001102694, (Mar. 2002), pp. 436-441.31Choi, Yang-Kyu, et al., "Sub-20nm CMOS FinFET Technologies", IEEE, IEDM 01-421 to 1-424, (2001), pp. 421-424.32Claflin, B., et al., "Interface Studies of Tungsten Nitride and Titanium Nitride Composite Metal Gate Electrodes With Thin Dielectric Layers", Journal of Vacuum Science and Technology A 16.3, (May/Jun. 1998), pp. 1757-1761.33Collaert, N. , et al., "A Functional 41-stage ring oscillator using scaled FinFET devices with 25-nm gate lengths and 10-nm fin widths applicable for the 45-nm Cmos node", IEEE Electron Device Letters, vol. 25, No. 8, Aug. 2004, 3 pgs.34Final Office Action from U.S. Appl. No. 11/080,765 mailed Nov. 13, 2007, 13 pgs.35Final Office Action from U.S. Appl. No. 11/158,661 mailed Jan. 15, 2008, 25 pgs.36Final Office Action from U.S. Appl. No. 11/240,487 mailed Sep. 21, 2009, 22 Pages.37Final Office Action from U.S. Appl. No. 12/025,665 mailed Jun. 10, 2009, 10 pgs.38Fried, David M., et al., "High-Performance P-Type Independent-Gate FinFETs", IEEE Electron Device Letters, 25(4), (Apr. 2004), pp. 199-201.39Fried, David M., et al., "Improved Independent Gate N-Type FinFET Fabrication and Characterization", IEEE Electron Device Letters, 24(9), (Sep. 2003), pp. 592-594.40German Office Action for German Patent Application No. 11 2006 003 576.2-33 mailed Dec. 12, 2008, 3 pgs.41Guo, Jing, et al., "Performance Projections for Ballistic Carbon Nanotube Field-Effect Transistors", Applied Physics Letters, 80(17), (Apr. 29, 2002), pp. 3192-3194.42Hisamoto, D., et al., "FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20 nm", IEEE Transaction on Electron Devices, 47(12), (Dec. 2000), pp. 2320-2325.43Hisamoto, D., et al., "FinFET�A Self-Aligned Double-Gate MOSFET Scalable to 20 nm", IEEE Transaction on Electron Devices, 47(12), (Dec. 2000), pp. 2320-2325.44Hisamoto, Digh, et al, "A Folded-Channel MOSFET for Deepsub-tenth Micron Era", 1998 IEEE International Electron Device Meeting Technical Digest, (1998), pp. 1032-1034.45Hisamoto, Digh, et al., "A Fully Depleted Lean-Channel Transistor (DELTA)-A Novel Vertifcal Ultrathin SOI MOSFET", IEEE Electron Device Letters, IEEE, 11(1), 1990, pp. 36-3846Hisamoto, Digh, et al., "A Fully Depleted Lean-Channel Transistor (DELTA)�A Novel Vertifcal Ultrathin SOI MOSFET", IEEE Electron Device Letters, IEEE, 11(1), 1990, pp. 36-3847Huang, et al., "Sub 50 nm FinFET: PMOS", 1999 IEEE International Electron Device Meeting Technical Digest, (1999), pp. 67-70.48Hwang, Jeong-Mo, et al., "Novel Polysilicon/Tin Stacked-Gate Structure for Fully-Depleted SOI/CMOS", International Electronic Devices Meeting Technical Digest, (1992), pp. 345-348.49Ieong, et al., "Three Dimensional CMOS Devices and Integrated Circuits", IEEE CICC, San Jose, CA (Sep. 21-24, 2003), pp. 207-217.50International Preliminary Report on Patentability from Application No. PCT/US/2006/025751 mailed Jan. 9, 2008, 8 pgs.51International Preliminary Report on Patentability from Application No. PCT/US/2006/037634 mailed Apr. 10, 2008, 11 pgs.52International Preliminary Report on Patentability from Application No. PCT/US2006/024516 mailed Jan. 10, 2008, 11 pgs.53International Search Report & Written Opinion from PCT/US2006/037643 mailed on Jan. 24, 2007, 14 pgs.54International Search Report PCT/US2003/40320 mailed Jun. 2, 2004, 6 pgs.55IPO Search Report for Application No. 094136197, date mailed Sep. 19, 2008, 1 pg.56Javey, Ali , et al., "Ballistic Carbon Nanotube Field-Effect 424, Aug. 7, 2003, 4 pgs., Transistors", Nature, vol. 424, Aug. 7, 2003, 4 pgs.57Javey, Ali , et al., "High-k Dielectrics for Advanced Carbon-Nanotube Transistors and Logic Gates", www.nature.com/naturematerials.com, (Nov. 2002), pp. 1-8.58Jin, B. , "Mobility Enhancement in Compressively Strained Sige Surface Channel PMOS Transistors with HFO2/TIN Gate Stack", Componenets Research, Intel Corporation, pp. 1-12.59Jones, E. C., et al., "Doping Challenges in Exploratory Devices for High Performance Logic", 14th Int'l Conference, Piscataway, NJ, (Sep. 22-27, 2002), pp. 1-6.60Kim, Sung M., et al., "A Novel Multi-channel Field Effect Transistor (McFET) on Bulk Si for High Performance Sub 80-nm Application", IEEE, (2004), pp. 639-642.61Kuo, Charles , et al., "A Capacitorless Double Gate DRAM Technology for Sub-100-nm Embedded and Stand-Alone Memory Applications", IEEE 50(12):, (2003), pp. 2408-2416.62Kuo, Charles , et al., "A Capacitorless Double-Gate DRAM Cell Design for High Density Applications", IEEE, (2002), pp. 843-846.63Ludwig, et al., "FinFET Technology for Future Microprocessors", 2003 IEEE Int'l . SOI Conference, New Port Beach, CA, (Sep. 29-Oct. 2, 2003), pp. 33-34.64Martel, Richard , et al., "Carbon Nanotube Field Effect Transistors for Logic Application", IEEE, pp. 7.5.1-7.5.4.65Mayer, T. M., et al., "Chemical Vapor Deposition of Flouroalkylsilane Monolayer Films for Adhesion Control in Microelectromechanical Systems", J. Vac. Sci. Technol. B. 18(5):, (2000), pp. 2433-2440.66Nackaerts, et al., "A 0.314um2 6T-SRAM Cell Build with Tall Triple-Gate Devices for 45nm node applications using 0.75NA 193 nm lithography", IEDM 2004, pp. 269-272.67Non-Final Office Action for U.S. Appl. No. 12/259,464, Mailed Oct. 20, 2009, 41.68Non-Final Office Action from U.S. Appl. No. 11/322,795 Mailed Jul. 28, 2009, 18 pgs.69Notice of Allowance from U.S. Appl. No. 11/173,866 mailed, May 31, 2007, 7 pgs.70Notice of Preliminary Rejection mailed Sep. 14, 2009 for Korean Application No. 10-2007-7030988 incl. translation, (Sep. 14, 2009), 4 pages.71Nowak E. J., et al., "A Functional FinFET-DGCMOS SRAM Cell", Int'l . Electron Devices Meeting, San Francisco, CA (Dec. 8-11, 2002), pp. 411-414.72Nowak, E. J., "Scaling Beyond the 65 nm Node with FinFET-DGCMOS", IEEE CIC, San Jose, CA (Sep. 21-24, 2003), pp. 339-342.73Nowark, Edward J., et al., "Turning Silicon On Its Edge.", IEEE Circuits & Devices Magazine vol. 1, (Jan./Feb. 2004), pp. 20-31.74Office Action for EP Application No. 05711376.3 mailed Jan. 11, 2010, 5 pages.75Office Action for German Application No. 112006001735.7 with translation mailed Oct. 20, 2009, 6 pages.76Office Action for Taiwan Application No. 95134963 (P22156TW) issued Jun. 1, 2009; incl. translation, Whole document.77Office Action from Chinese Patent Application No. 200680023301.X mailed Jun. 26, 2009, whole document.78Office Action from European Patent Application No. 03817699.6 mailed Aug. 29, 2007, 3 pgs.79Office Action from PRC Application No. 200580007279.5, PCT/US05/ 000947, mailed Apr. 4, 2008, 2 pgs.80Office Action from Taiwan Patent Application No. 95122087 mailed Dec. 16, 2008, 14 pgs.81Office Action from Taiwan Patent Application No. 95122087 mailed Jun. 10, 2008, 8 pgs.82Office Action from Taiwan Patent Application No. 95123858, dated Mar. 3, 2009, 4pgs.83Office Action from Taiwan Patent Application No. 95123858, dated Oct. 9, 2008, 10pgs.84Office Action from Taiwan Patent Application No. 95135820 mailed Jun. 4, 2009, 18 pgs.85Office Action from Taiwan Patent Application No. 95135820 mailed Oct. 22, 2009, 5 pgs.86Office Action from Taiwan Patent Application No. 95135820 mailed on Jan. 9, 2009, 14 pgs.87Office Action from U.S. Appl. No. 11/080,765 mailed May 2, 2007, 47 pgs.88Office Action from U.S. Appl. No. 11/173,866 mailed, Feb. 8, 2007, 21 pgs.89Office Action from U.S. Appl. No. 11/234,014 mailed Jan. 23, 2008, 9 pgs.90Office Action from U.S. Appl. No. 11/240,487 mailed Mar. 17, 2009, 13 pgs.91Office Action from U.S. Appl. No. 11/322,795 mailed Mar. 4, 2009, 12 pgs.92Office Action from U.S. Appl. No. 12/025,665 mailed on Nov. 12, 2008, 8 pgs.93Office Action from U.S. Patent Application No. 11/154,138 mailed Jun. 23, 2009, 14 pgs.94Ohsawa, Takashi , et al., "Memory Design Using a One-Transistor Gain Cell on SOI", IEEE 37 (11):, (Nov. 2002), pp. 1510-1522.95Park, Donggun, et al., "3-dimensional nano-CMOS Transistors to Overcome Scaling Limits", IEEE 2004, ISBN 0-7803-8511-X, pp. 35-40.96Park, et al., "PMOS Body-Tied FinFET (Omega MOSFET) Characteristics", Device Research Conference, Piscataway, NJ, Jun. 23-25, 2003, IEEE, pp. 33-34.97Park, J., "Pi-Gate SOI MOSFET", IEEE Electron Device Letters, vol. 22, No. 8, (Aug. 2001), pp. 405-406.98Park, Jae-Hyoun, et al., "Quantum-Wired MOSFET Photodetector Fabricated by Conventional Photolighography on SOI Substrate", Nanotechnology, 2004, 4th IEEE Conference on Munich, Germany, Aug. 16-19, 2004, Piscataway, NJ, pp. 425-427, XP010767302.99Park, T., et al., "Fabrication of Body-Tied FinFETs (Omega MOSFETs) Using Bulk Si Wafers", 2003 Symposium on VLSI Technology Digest of Technical Papers, (2003), pp. 1-2.100Second Office Action from Chinese Patent Application No. 200580032314.9 mailed May 8, 2009, 14 pgs.101Seevinck, Evert , et al., "Static-Noise Analysis of MOS SRAM Cells", IEEE, Journal of Solid-State Circuits, (SC-22)5, (Oct. 1987), pp. 748-754.102Stadele, M. , et al., "A Comprehensive Study of Corner Effects in Tri-gate Transistors", IEEE 2004, pp. 165-168.103Stolk, Peter A., et al., "Modeling Statistical Dopant Fluctuations in MOS Transistors", IEEE Transactions on Electron Devices, 45(9), (1997), pp. 153-156.104Subramanian V. , "A Bulk-Si-Compatible Ultrathin-body SOI Technology for Sub-100m MOSFETS", Proceeding of the 57th Annual Device Research Conference, (1999), pp. 28-29.105Sugizakai, T. , et al., "Novel Multi-bit SONOS Type Flash Memory Using a High-k Charge Trapping Layer", VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on Jun. 10-12, 2003., pp. 27-28.106Tanaka, T., et al., "Scalability Study on a Capacitorless IT-DRAM: From Single-gate PD-SOI to Double-gate FinDRAM", IEEE, (2004), pp. 1-4.107Tang, Stepehn H., et al., "FinFET-A Quasi-Planar Double-Gate MOSFET", 2001 IEEE International Solid-State Circuits Conference, Feb. 6, 2001, 3 pgs.108Tang, Stepehn H., et al., "FinFET�A Quasi-Planar Double-Gate MOSFET", 2001 IEEE International Solid-State Circuits Conference, Feb. 6, 2001, 3 pgs.109Tokoro, Kenji , et al., "Anisotropic Etching Properties of Silicon in KOH and TMAH Solutions", International Symposium on Micromechatronics and Human Service, IEEE, 1998, 6 pgs.110U.S. Office Action, "U.S. Appl. No. 10/227,068", (Dec. 18, 2006), pp. 1-25.111U.S. Office Action, "U.S. Appl. No. 10/703,316", (Dec. 15, 2006), pp. 1-22.112Wang, X. , et al., "Band alignments in sidewall strained Si/strained SiGe heterostructures", (May 28, 2002), 1-5.113Wolf, Stanley , et al., "Wet Etching Silicon", Silicon Processing for the VLSI Era, vol. 1: Process Technology, Sep. 1986, 3 pgs.114Written Opinion from Patent Application No. 2005070131 mailed Mar. 18, 2007, 4 pgs.115Written Opinion from Singapore Patent Application No. 200604766-6 mailed Apr. 4, 2008, 4 pgs.116Xiong, W., et al., "Corner Effect in Multiple-Gate SOI MOSFETs", IEEE, (2003), 111-113.117Xiong, Weize, et al., "Improvement of FinFET Electrical Characteristics by Hydrogen Annealing", 25(8):, (2004), pp. 541-543.118Yang, Fu-Liang, et al, "25nm CMOS Omega FET's," IEEE 2002, 10.3.1-10.3.4.119Yang, Fu-Liang, et al., "5nm-Gate Nanowire FinFET", IEEE, (2004), pp. 196-197. Referenziert von Zitiert von PatentEingetragen Ver�ffentlichungsdatum Antragsteller TitelUS818792821. Sept. 201029. Mai 2012Taiwan Semiconductor Manufacturing Company, Ltd.Methods of forming integrated circuitsUS826402116. Apr. 201011. Sept. 2012Taiwan Semiconductor Manufacturing Company, Ltd.Finfets and methods for forming the sameUS82640329. Apr. 201011. Sept. 2012Taiwan Semiconductor Manufacturing Company, Ltd.Accumulation type FinFET, circuits and fabrication method thereofUS829888128. Juni 201030. Okt. 2012International Business Machines CorporationNanowire FET with trapezoid gate structureUS82989258. Nov. 201030. Okt. 2012Taiwan Semiconductor Manufacturing Company, Ltd.Mechanisms for forming ultra shallow junctionUS830579016. M�rz 20106. Nov. 2012Taiwan Semiconductor Manufacturing Company, Ltd.Electrical anti-fuse and related applicationsUS830582918. Febr. 20106. Nov. 2012Taiwan Semiconductor Manufacturing Company, Ltd.Memory power gating circuit for controlling internal voltage of a memory array, system and method for controlling the sameUS839992214. Sept. 201219. M�rz 2013Intel CorporationIndependently accessed double-gate and tri-gate transistorsUS2011023367925. M�rz 201029. Sept. 2011Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuit including finfets and methods for forming the sameUS2011031595028. Juni 201029. Dez. 2011International Business Machines CorporationNanowire fet with trapezoid gate structureDrehenOriginalbildGoogle-Startseite - Sitemap - USPTO-Bulk-Downloads - Datenschutzerkl�rung - Nutzungsbedingungen - �ber Google Patente - Feedback gebenDaten bereitgestellt von IFI CLAIMS Patent Services.© 2012 Google