Source: http://www.google.com/patents/US7376883?dq=6004266
Timestamp: 2017-08-21 01:11:44
Document Index: 660663901

Matched Legal Cases: ['§ 119', 'application No. 2486048', 'application No. 2480145', 'application No. 200410087494', 'application no. 200410087494', 'application No. 04255344', 'application No. 04255344', 'application No. 04256629', 'application No. 2004', 'application No. 2004', 'application No. 10', 'application No. 10']

Patent US7376883 - Method and system for providing long and short block length low density ... - Google Patents
An approach is provided for generating Low Density Parity Check (LDPC) codes. An LDPC encoder generates a LDPC code with an outer Bose Chaudhuri Hocquenghem (BCH) code. For ⅓ rate, the relevant parameters are as follows: q=120, nldpc=64,800, kldpc=nBCH=21600, kBCH=21408 (12 bit error correcting BCH)....http://www.google.com/patents/US7376883?utm_source=gb-gplus-sharePatent US7376883 - Method and system for providing long and short block length low density parity check (LDPC) codes
Publication number US7376883 B2
Application number US 10/971,509
Also published as CA2486048A1, CA2486048C, CN1625058A, CN100449947C, DE602004003324D1, DE602004003324T2, EP1528686A1, EP1528686B1, EP1528686B9, US7483496, US8069393, US20050091570, US20080065972, US20090158117
Publication number 10971509, 971509, US 7376883 B2, US 7376883B2, US-B2-7376883, US7376883 B2, US7376883B2
Patent Citations (17), Non-Patent Citations (36), Referenced by (33), Classifications (21), Legal Events (4)
US 7376883 B2
generating, based on the information bits, parity bits of a Low Density Parity Check (LDPC) code according to one of a code rate of ⅓, a code rate of ¼, or a code rate of ⅖ associated with respective tables each specifying address of parity bit accumulators,
a Bose Chaudhuri Hocquenghem (BCH) encoder coupled to the LDPC encoder and configured to provide an outer code to the LDPC code, wherein the LDPC code is generated according to one of a code rate of ⅓, a code rate of ¼, or a code rate of ⅖ associated with respective tables each specifying address of parity bit accumulators,
This application is related to, and claims the benefit of the earlier filing date under 35 U.S.C. § 119(e) of U.S. Provisional Application Ser. No. 60/514,683 filed Oct. 27, 2003, titled “Rate ⅓ and ¼ LDPC Code,” and U.S. Provisional Application Ser. No. 60/518,199 filed Nov. 7, 2003, titled “Rate ⅓, ¼ and ⅖ LDPC Code”; the entireties of which are incorporated herein by reference.
p34903=p34903⊕i0
p20927=p20927⊕i0
p32093=p32093⊕i0
p1052=p1052⊕i0
p25611=p25611⊕i0
p16093=p16093⊕i0
p16454=p16454⊕i0
p5520=p5520⊕i0
p37399=p37399⊕i0
p18518=p18518⊕i0
p21120=p21120⊕i0
Then, for the next 359 information bits, im, m=1,2, . . . ,359, these bits are accumulated at parity bit addresses {x+m mod360×q}mod(nldpc−kldpc), where x denotes the address of the parity bit accumulator corresponding to the first bit i0, and q is a code rate dependent constant. Continuing with the example with q=120 for rate ⅓, for information bit i1, the following operations are performed:
p35023=p35023⊕i1
p21047=p21047⊕i1
p32213=p32213⊕i1
p1172=p1172⊕i1
p25731=p25731⊕i1
p16574=p16574⊕i1
p5640=p5640⊕i1
p626=p626⊕i1
p37519=p37519⊕i1
p18638=p18638⊕i1
p21240=p21240⊕i1
For the 361st information bit i360, the addresses of the parity bit accumulators are given in the second rows of Tables 1-3. In a similar manner the addresses of the parity bit accumulators for the following 359 information bits im, m=361,362, . . . ,719 are obtained using the formula {x+m mod360×q}mod(nldpc−kldpc), where x denotes the address of the parity bit accumulator corresponding to the information bit i360, i.e., the entries in the second row of the Tables 1-3. In a similar manner, for every group of 360 new information bits, a new row from Tables 1-3 are used to find the addresses of the parity bit accumulators.
(Rate ⅕: Shortened from Rate ¼)
FIG. 4 is a diagram of a sparse parity check matrix, in accordance with an embodiment of the present invention. LDPC codes are long, linear block codes with sparse parity check matrix H(n−k)xm. Typically the block length, n, ranges from thousands to tens of thousands of bits. For example, a parity check matrix for an LDPC code of length n=8 and rate ½ is shown in FIG. 4. The same code can be equivalently represented by the bipartite graph, per FIG. 5.
Solve p 0 , a 10 i 0 +a 11 i 1 + . . . +a 1,k−1 i k−1 +b 10 p 0 +p 1=0
Solve p 1 and similarly for p2, p3, . . . , pn−k−1.
1 "Design of Semi-Algebraic Low-Density Parity-Check (SA-LDPC) Codes For Multilevel Coded Modulation", Yu Yi, Jia Hou and Moon Ho Lee, Institute of Information & Communications, Chonbuk National University, ChonJu 561-756, Korea, pp. 931-934; 2003.
2 Canadian Office Communication dated Apr. 11, 2007 in counterpart Canadian patent application No. 2486048.
3 Canadian Office Communication dated Nov. 14, 2006 in Canadian counterpart application No. 2480145 of related U.S. Appl. No. 10/930,298 filed Aug. 31, 2004.
4 Chinese Office Communication dated Aug. 24, 2007 in Chinese counterpart application No. 200410087494.8 of related U.S. Appl. No. 10/930,298 filed Aug. 31, 2004.
5 Chinese Office Communication dated Mar. 10, 2006 in Chinese counterpart application no. 200410087494.8 of related U.S. Appl. No. 10/930,298 filed Aug. 31, 2004.
6 Draft ETSI EN 302 307 V1.1.1. (Jun. 2004), XP-002312174, "Digital Video Broadcasting (DVB); Second Generation Framing Structure, channel coding and modulation systems for Broadcasting, Interactive Services, News Gathering and other Broadband Satellite Applications", pp. 1-74; Jun. 2004.
7 Eleftheriou, E. et al.; "Low-Density Parity-Check Codes for Digital Subscriber Lines"; IBM Research, Zurich Research Laboratory; Switzerland; pp. 1752-1757; 2002.
8 EPO Communication dated Dec. 13, 2006 in European counterpart application No. 04255344.6 of related U.S. Appl. No. 10/930,298 filed Aug. 31, 2004.
9 EPO Communication dated Jan. 20, 2006 in European counterpart application No. 04255344.6 of related U.S. Appl. No. 10/930,298 filed Aug. 31, 2004.
10 EPO Communication dated Oct. 21, 2005 in counterpart European patent application No. 04256629.9.
11 Gallagher, R.G.; "Low Density Parity-Check Codes"; pp. 21-28; XP-000992693; Jan. 1962.
12 Hocevar, Dale E.; "LDPC Code Construction with Flexible Hardware Implementation"; DSP Solutions R&D Center, Texas Instruments, Dallas, Texas; pp. 2708-2712; 2003.
13 Hou, J. et al.; "Capacity-Approaching Bandwidth-Efficient Coded Modulation Schemes Based on Low-Density Parity-Check Codes"; IEEE Transactions on Information Theory; vol. 49, No. 9; Sep. 1, 2003; pp. 2141-2155; XP002322415.
14 Interaction Channel for Satellite Distribution Systems; European Standard (Telecommunications Series); Digital Video Broadcasting (DVB): ETSI EN 301 790 V1.3.1 (Mar. 2003); pp. 1-110; XP-014003845.
15 Japanese Office Communication dated Jan. 9, 2007 in counterpart Japanese patent application No. 2004-312709.
16 Japanese Office Communication dated Jun. 27, 2006 in Japanese counterpart application No. 2004-258552 of related U.S. Appl. No. 10/930,298 filed Aug. 31, 2004.
17 Korean Office Communication dated Apr. 24, 2006 in Korean counterpart application No. 10-2004-70508 of related U.S. Appl. No. 10/930,298 filed Aug. 31, 2004.
18 Korean Office Communication dated May 17, 2006 in counterpart Korean patent application No. 10-2004-86317.
19 Le Goff, S.Y.; "Channel Capacity of Bit-Interleaved Coded Modulation Schemes Using 8-ary Signal Constellations"; Electronics Letters; IEE Stevenage; GB; vol. 38, No. 4; Feb. 14, 2002; pp. 187-189; XP006017828; ISSN: 0013-5194.
20 Le Goff, S.Y.; "Signal Constellations for Bit-Interleaved Coded Modulation"; IEEE Transactions on Information Theory; vol. 49, No. 1; Jan. 2003; pp. 307-313; XP002322414.
21 Le Goff, S.Y.; "Signalling Constellations for Power-Efficient Bit-Interleaved Coded Modulation Schemes"; IEEE Proceedings: Communications, Institution of Electrical Engineers; GB; vol. 150, No. 3; Jun. 13, 2003; pp. 141-148; XP006020428; ISSN 1350-2425.
22 Lowering the Error-Rate Floors of Moderate-Length High-Rate Irregular LDPC Codes, Michael Yang and William E. Ryan, Department of Electrical and Computer Engineering, The University of Arizona, Tucson, AZ 85721, p. 237; Jul. 2003.
23 Low-Power VLSI Decoder Architectures for LDPC Codes, Mohammad M. Mansour and Naresh R. Shanbhag, ICIMS Research Center, ECE Dept., Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, 1308 W,. Main Street, Urbana, IL 61801, pp. 284-289; Aug. 2002.
24 Mansour, Mohammad et al.; "Architecture-Aware Low-Density Parity-Check Codes"; Coordinated Science Laboratory, ECE Department University of Illinois at Urbana-Champaign, Urbana, IL; pp. 57-60; XP-002302868; 2003.
25 Narayanaswami, Ravi; "Coded Modulation with Low Density Parity Check Codes"; A thesis, submitted to the Office of Graduate Studies of Texas A&M University in partial fulfillment of the requirements for the degree of Master of Science; Jun. 2001; pp. 1-78; XP-002271230.
26 Nieda, Satoshi et al.; "Low-Density Parity-Check Codes for Decoding Algorithm Based on Belief Propagation"; Technical Report of IEICE; IT2003-32; Jul. 2003; The Institute of Electronics, Information and Communication Engineers.
27 Richardson, Thomas J. et al.; "Efficient Encoding of Low-Density Parity-Check Codes"; pp. 638, 656; XP-002965294; Feb. 2001.
28 Selvarathinam, Anand et al.; "A Massively Scaleable Decoder Architecture for Low-Density Parity-Check Codes"; Department of Electrical Engineering, Texas A&M University, College Station, Texas; pp. 61-61; XP-002260921; 2003.
29 U.S. Appl. No. 60/482,107, filed Jun. 24, 2003, Eroz et al.
30 USPTO Communication dated Feb. 1, 2007 in related U.S. Appl. No. 10/930,298 filed Aug. 31, 2004.
31 Wadayama, Tadashi, "A Coded Modulation Scheme Based on Low Density Parity Check Codes"; IEICE Trans. Fundamentals; vol. E84-A, No. 10; Oct. 2001; Paper-Special Issue on A Special Issue of IEICE Transactions.
32 XP-001177711, Capacity approaching Codes, Iterative Decoding Algorithms, And Their Applications, The Renaissance of Gallager's Low-Density Parity-Check Codes, Tom Richardson, Flarion Technologies, pp. 126-131. Aug. 2003.
33 XP-00231-11763, LDPC Codes, Application To Next Generation Communication Systems, Dr. Lin-Nan Lee, Vice President, Hughes Network Systems, Germantown, MD 20854, Oct. 8, 2003, pp. 1-8.
34 XP-002311762, ASI Centro di Geodesia Spaziale, "Giuseppe Colombo"; Matera, Italy, Apr. 7, 2003, Sub-Panel 1B "Channel Coding" Spring 2003 Meeting Report@P1, Gian Paolo Calzolari , European Space Agency, ESOC, pp. 1-11.
35 Yang, Michael et al.; "Design of Efficiently Encodable Moderate-Length Irregular LDPC Codes"; Department of Electrical and Computer Engineering; The University of Arizona, Tucson, Arizona; Sep. 27, 2002; pp. 1415-1424.
36 Zhang, Tong et al.; "Joint Cope and Decoder Design for Implementation-Oriented (3,k)-regular LDPC Codes"; Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis; pp. 1232-1236; 2001.
US7536628 * Feb 15, 2006 May 19, 2009 Sony Corporation Decoding apparatus, decoding method and program
US8276055 * Nov 7, 2011 Sep 25, 2012 Marvell International Ltd. Low latency programmable encoder with outer systematic code and low-density parity-check code
US8654834 Jan 5, 2010 Feb 18, 2014 Electronics And Telecommunications Research Institute Method for tuning coding rate and applying unequal error protection for adaptive video transmission, and video transmission/reception apparatus using the method
US20060192691 * Feb 15, 2006 Aug 31, 2006 Sony Corporation Decoding apparatus, decoding method and program
US20100171882 * Jan 5, 2010 Jul 8, 2010 Electronics And Telecommunications Research Institute Method for tuning coding rate and applying unequal error protection for adaptive video transmission, and video transmission/reception apparatus using the method
US20150341048 * May 20, 2015 Nov 26, 2015 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 3/15 and quadrature phase shift keying, and bit interleaving method using same
U.S. Classification 714/758, 714/801, 375/309, 375/302, 375/308
International Classification H03M13/29, H03M13/15, H03M13/11, H03M13/09, H03M13/19, G06F11/10, H04L1/00, H03M13/00, G06F11/00
Cooperative Classification H03M13/152, H03M13/1165, H03M13/1137, H03M13/2906
European Classification H03M13/29B, H03M13/11L3E5, H03M13/11L1S3
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:EROZ, MUSTAFA;SUN, FENG-WEN;LEE, LIN-NAN;REEL/FRAME:015927/0435