Source: http://www.google.ca/patents/US7662670
Timestamp: 2013-06-20 08:45:07
Document Index: 211225248

Matched Legal Cases: ['Application No. 0301938', 'Application No. 030109388', 'Application No. 03013839', 'Application No. 03013839', 'Application No. 06026978', 'Application No. 06026978']

Patent US7662670 - Manufacturing method of semiconductor device - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Advanced Patent Search | Web History | Sign inAdvanced Patent SearchPatentsA glass substrate is bonded through a resin to the top surface of a semiconductor wafer on which a first wiring is formed. A V-shaped groove is formed by notching from the back surface of the wafer. A second wiring connected with the first wiring and extending over the back surface of the wafer is formed....http://www.google.ca/patents/US7662670?utm_source=gb-gplus-sharePatent US7662670 - Manufacturing method of semiconductor devicePublication numberUS7662670 B2Publication typeGrantApplication number11/488,890Publication date16 Feb 2010Filing date19 Jul 2006Priority date30 Oct 2002Also published asCN1296981C, CN1512553A, CN101064270A, CN101064270B, DE60321873D1, EP1416529A1, EP1416529B1, EP1416529B8, US7101735, US20040137723, US20070026639Publication number11488890, 488890, US 7662670 B2, US 7662670B2, US-B2-7662670, US7662670 B2, US7662670B2InventorsTakashi Noma, Hiroyuki Shinogi, Akira Suzuki, Yoshinori Seki, Koichi Kuhara, Yukihiro Takao, Hiroshi YamadaOriginal AssigneeSanyo Electric Co., Ltd.Patent Citations (101), Non-Patent Citations (39), Referenced by (8), Classifications (27) External Links: USPTO, USPTO Assignment, EspacenetManufacturing method of semiconductor deviceUS 7662670 B2Abstract A glass substrate is bonded through a resin to the top surface of a semiconductor wafer on which a first wiring is formed. A V-shaped groove is formed by notching from the back surface of the wafer. A second wiring connected with the first wiring and extending over the back surface of the wafer is formed. A protection film composed of an organic resin or a photoresist layer to provide protection with an opening is formed on the second wiring by spray coating. A conductive terminal is formed by screen printing using the protection film as a solder mask. A cushioning material may be formed on the back surface of the wafer by spray coating.
REFERENCE TO RELATED APPLICATION This application is a continuation in part of Ser. No. 10/696,581, filed Oct. 30, 2003, now U.S. Pat. No. 7,101,735.
SUMMARY OF THE INVENTION The invention provides a method of manufacturing a semiconductor device. The method includes providing a semiconductor wafer having a first wiring formed on its front surface, bonding a supporting substrate to the front surface of the semiconductor wafer, etching the semiconductor wafer to expose a portion of the first wiring, forming a second wiring connected with the exposed portion of the first wiring and extending over the back surface of the semiconductor wafer, and forming a protection film on the second wiring by spray coating.
DETAILED DESCRIPTION OF THE INVENTION A manufacturing method of a semiconductor device according to an embodiment of this invention will be explained referring to figures hereinafter. FIGS. 1-6 are cross-sectional views showing the manufacturing method of the semiconductor device according the embodiment of this invention.
A cushioning pad 17 is formed on the second insulation film 16, for example by the spray coating described in the first embodiment. The second wiring 18 is then formed on the back surface of the wafer 11, including the cushioning pad 17, the sidewall of the hole K1 and the first wirings 13 exposed in the opening K2, as shown in FIG. 16A. It is noted that the cushioning pad 17 may not be necessary for some applications. A Ni�Au plating film 19 is formed on the second wiring 18 by electroless plating, as shown in FIG. 16B.
As shown in FIG. 18A, the conductive terminals 21 are formed on the Ni�Au plating film 19 in a manner similar to that described with respect to FIGS. 5-10A. However, a processing method other than the spray coating may be used to form the photoresist mask R. Finally, the wafer 11 and the glass substrate 14 are cut through the dicing line S, as shown in FIG. 18B. It is noted that in some application it is possible to remove the glass substrate 14 after the step of FIG. 18B to produce a semiconductor device.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS36481317 Nov 19697 Mar 1972International Business Machines Corp.Hourglass-shaped conductive connection through semiconductor structuresUS37568726 Oct 19694 Sep 1973Joseph Lucas Ind Ltd,GbMethod of making non-planar semiconductor devicesUS37872528 Nov 197122 Jan 1974Honeywell Information Syst It Spa,ItConnection means for semiconductor components and integrated circuitsUS495487528 Oct 19874 Sep 1990Laser Dynamics, Inc.Semiconductor wafer array with electrically conductive compliant materialUS497863910 Jan 198918 Dec 1990Avantek, Inc.Method for the simultaneous formation of via-holes and wraparound plating on semiconductor chipsUS522964721 Sep 199220 Jul 1993Micron Technology, Inc.High density data storage using stacked wafersUS535066213 Jan 199427 Sep 1994Hughes Aircraft CompanyMaskless process for forming refractory metal layer in via holes of GaAs chipsUS54768191 Jun 199419 Dec 1995Litton Systems, Inc.Substrate anchor for undercut silicon on insulator microstructuresUS564868426 Jul 199515 Jul 1997International Business Machines CorporationEndcap chip with conductive, monolithic L-connect for multichip stackUS56820625 Jun 199528 Oct 1997Harris CorporationSystem for interconnecting stacked integrated circuitsUS569124528 Oct 199625 Nov 1997He Holdings, Inc.Methods of forming two-sided HDMI interconnect structuresUS589523425 Nov 199720 Apr 1999Sony CorporationSemiconductor device and method for producing the sameUS58959701 May 199820 Apr 1999Nec CorporationSemiconductor package having semiconductor element, mounting structure of semiconductor package mounted on circuit board, and method of assembling semiconductor packageUS590454612 Feb 199618 May 1999Micron Technology, Inc.Method and apparatus for dicing semiconductor wafersUS5910687 *24 Jan 19978 Jun 1999Chipscale, Inc.Wafer fabrication of die-bottom contacts for electronic devicesUS59279933 Feb 199227 Jul 1999Motorola, Inc.Backside processing methodUS599886616 Jan 19987 Dec 1999Matsushita Electric Industrial Co., Ltd.Semiconductor device having a lead clamping arrangementUS600216321 Dec 199814 Dec 1999General Electric CompanyElectronic device pad relocation, precision placement, and packaging in arraysUS602795811 Jul 199622 Feb 2000Kopin CorporationTransferred flexible integrated circuitUS604292223 Feb 199828 Mar 2000Lintec CorporationAdhesive sheet for wafer setting and process for producing electronic componentUS605148913 May 199718 Apr 2000Chipscale, Inc.Electronic component package with posts on the active side of the substrateUS605476023 Dec 199625 Apr 2000Scb Technologies Inc.Surface-connectable semiconductor bridge elements and devices including the sameUS60665132 Oct 199823 May 2000International Business Machines CorporationProcess for precise multichip integration and product thereofUS611082525 Nov 199829 Aug 2000Stmicroelectronics, S.R.L.Process for forming front-back through contacts in micro-integrated electronic devicesUS61366689 Oct 199824 Oct 2000Mitsubishi Denki Kabushiki KaishaMethod of dicing semiconductor waferUS618406022 May 19986 Feb 2001Trusi Technologies LlcIntegrated circuits and methods for their fabricationUS622175126 Jun 199824 Apr 2001Chipscale, Inc.Wafer fabrication of die-bottom contacts for electronic devicesUS625903929 Dec 199810 Jul 2001Intel CorporationSurface mount connector with pins in viasUS630022425 Jul 20009 Oct 2001Nippon Sheet Glass Co., Ltd.Methods of dicing semiconductor wafer into chips, and structure of groove formed in dicing areaUS631628713 Sep 199913 Nov 2001Vishay Intertechnology, Inc.Chip scale surface mount packages for semiconductor device and process of fabricating the sameUS632668926 Jul 19994 Dec 2001Stmicroelectronics, Inc.Backside contact for touchchipUS633925129 Nov 199915 Jan 2002Samsung Electronics Co., LtdWafer grooves for reducing semiconductor wafer warpingUS635877215 Jan 199919 Mar 2002Nec CorporationSemiconductor package having semiconductor element mounting structure of semiconductor package mounted on circuit board and method of assembling semiconductor packageUS636252922 Sep 200026 Mar 2002Sharp Kabushiki KaishaStacked semiconductor deviceUS63994631 Mar 20014 Jun 2002Amkor Technology, Inc.Method of singulation using laser cuttingUS64069345 Sep 200018 Jun 2002Amkor Technology, Inc.Wafer level production of chip size semiconductor packagesUS642021123 Dec 199916 Jul 2002GemplusMethod for protecting an integrated circuit chipUS64240318 May 200023 Jul 2002Amkor Technology, Inc.Stackable package with heat sinkUS643274431 Oct 199813 Aug 2002Texas Instruments IncorporatedWafer-scale assembly of chip-size packagesUS643341829 Apr 199913 Aug 2002Fujitsu LimitedApparatus for a vertically accumulable semiconductor device with external leads secured by a positioning mechanismUS648581425 Feb 200026 Nov 2002Fujitsu LimitedHigh density thin film circuit board and method of production thereofUS65066816 Dec 200014 Jan 2003Micron Technology, Inc.Thin flip�chip methodUS65524263 May 200122 Apr 2003Sharp Kabushiki KaishaSemiconductor device and method of manufacturing sameUS65970594 Apr 200122 Jul 2003Amkor Technology, Inc.Thermally enhanced chip scale lead on chip semiconductor packageUS660794111 Jan 200219 Aug 2003National Semiconductor CorporationProcess and structure improvements to shellcase style packaging technologyUS661105216 Nov 200126 Aug 2003Micron Technology, Inc.Wafer level stackable semiconductor packageUS662450511 Jan 200123 Sep 2003Shellcase, Ltd.Packaged integrated circuits and methods of producing thereofUS66462893 Feb 199911 Nov 2003Shellcase Ltd.Integrated circuit deviceUS664993113 Nov 200118 Nov 2003Hitachi, Ltd.Semiconductor wafer, semiconductor chip, semiconductor device and method for manufacturing semiconductor deviceUS669335810 Oct 200117 Feb 2004Matsushita Electric Industrial Co., Ltd.Semiconductor chip, wiring board and manufacturing process thereof as well as semiconductor deviceUS670368910 Jul 20019 Mar 2004Seiko Epson CorporationMiniature optical element for wireless bonding in an electronic instrumentUS67206611 Jun 200113 Apr 2004Seiko Epson CorporationSemiconductor device, method of fabricating the same, stack-type semiconductor device, circuit board and electronic instrumentUS675393613 May 200222 Jun 2004Dai Nippon Pringing Co., Ltd.Field sequential color liquid crystal display deviceUS678025118 Jul 200224 Aug 2004Hitachi Kokusai Electric, Inc.Substrate processing apparatus and method for fabricating semiconductor deviceUS67812444 Dec 200224 Aug 2004National Semiconductor CorporationElectrical die contact structure and fabrication methodUS680527927 Jun 200219 Oct 2004Taiwan Semiconductor Manufacturing Co., Ltd.Fluxless bumping process using ionsUS681257325 Jun 20012 Nov 2004Matsushita Electric Industrial Co., Ltd.Semiconductor device and method for manufacturing the sameUS682817510 Jun 20037 Dec 2004Micron Technology, Inc.Semiconductor component with backside contacts and method of fabricationUS684817728 Mar 20021 Feb 2005Intel CorporationIntegrated circuit die and an electronic assembly having a three-dimensional interconnection schemeUS686417217 Jun 20038 Mar 2005Sanyo Electric Co., Ltd.Manufacturing method of semiconductor deviceUS68943868 Apr 200217 May 2005Micron Technology, Inc.Apparatus and method for packaging circuitsUS696491521 Nov 200315 Nov 2005Micron Technology, Inc.Method of fabricating encapsulated semiconductor components by etchingUS70458702 Oct 200216 May 2006Sony CorporationSolid image-pickup device and method for manufacturing the solid image pickup deviceUS706404719 Jul 200420 Jun 2006Fujitsu LimitedSemiconductor device having a ball grid array and a fabrication process thereofUS706735418 Jun 200427 Jun 2006National Semiconductor CorporationElectrical die contact structure and fabrication methodUS7101735 *30 Oct 20035 Sep 2006Sanyo Electric Co., Ltd.Manufacturing method of semiconductor deviceUS720834012 Dec 200324 Apr 2007Sanyo Electric Co., Ltd.Semiconductor device manufacturing methodUS727146618 Aug 200518 Sep 2007Sanyo Electric Co., Ltd.Semiconductor device with sidewall wiringUS73121074 Aug 200425 Dec 2007Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method thereofUS731252123 Apr 200325 Dec 2007Sanyo Electric Co., Ltd.Semiconductor device with holding memberUS739968314 Jan 200515 Jul 2008Sanyo Electric Co., Ltd.Manufacturing method of semiconductor deviceUS74560832 Mar 200525 Nov 2008Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method of the sameUS2001000504313 Dec 200028 Jun 2001Masaki NakanishiSemiconductor device and a method of manufacturing the sameUS2002000540031 Aug 200117 Jan 2002Arnon GatRapid thermal processing chamber for processing multiple wafersUS200200160241 Oct 20017 Feb 2002Thomas Danielle A.Backside contact for touchchipUS2002002234313 Aug 200121 Feb 2002Fujitsu Quantum Devices LimitedSemiconductor device and method of manufacturing the sameUS2002002558727 Jun 200128 Feb 2002Seiko Epson CorporationSemiconductor device and method for manufacturing the sameUS2002003889026 Jun 20014 Apr 2002Shinji OhuchiSemiconductor device and method for manufacturing the same, semiconductor wafer and semiconductor device manufactured therebyUS2002004721010 Oct 200125 Apr 2002Yuichiro YamadaSemiconductor chip, wiring board and manufacturing process thereof as well as semiconductor deviceUS200200488899 Jul 200125 Apr 2002Nec CorporationMethod of manufacturing semiconductor device with sidewall metal layersUS2002007685515 Dec 200020 Jun 2002Micro-Asi, IncMethod, apparatus and system for building an interposer onto a semiconductor wafer using laser techniquesUS2002008904328 Dec 199911 Jul 2002Sang Wook ParkSemiconductor package with shortened electric signal pathsUS2002010559122 Jan 20028 Aug 2002Olympus Optical Co., Ltd.Solid-state image pickup apparatus and fabricating method thereofUS200201109532 Apr 200215 Aug 2002Ahn Kie Y.Wafer on wafer packaging and method of fabrication for full-wafer burn-in and testingUS2002013957727 Mar 20013 Oct 2002Miller Charles A.In-street integrated circuit wafer viaUS2002015806028 Feb 200131 Oct 2002Hidenori NakamaWafer heating apparatus and ceramic heater, and method for producing the sameUS2002018572525 Jul 200212 Dec 2002Brooks Jerry M.Low profile multi-IC chip package connectorUS2003007787819 Oct 200124 Apr 2003Applied Materials, Inc.Method for dicing a semiconductor waferUS2003009468316 Nov 200122 May 2003Poo Chia YongStackable semiconductor package and wafer level fabrication methodUS2003013445311 Jan 200217 Jul 2003National Semiconductor CorporationProcess and structure improvements to shellcase style packaging technologyUS2003021600924 Apr 200320 Nov 2003Hitachi, Ltd.Semiconductor device and manufacturing the sameUS2003023080523 Apr 200318 Dec 2003Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method thereofUS2004001701211 Jul 200329 Jan 2004Yuichiro YamadaSemiconductor chip, wiring board and manufacturing process thereof as well as semiconductor deviceUS2004004126029 Aug 20024 Mar 2004Wood Alan G.Semiconductor component with backside contacts and method of fabricationUS2004013770114 Oct 200315 Jul 2004Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method thereofUS2004014250912 Sep 200322 Jul 2004Seiko Epson CorporationSemiconductor device and method of manufacturing the same, circuit board, and electronic instrumentUS2004016192012 Dec 200319 Aug 2004Sanyo Electric Co., Ltd.Semiconductor device manufacturing methodUS2004022940518 Jun 200418 Nov 2004Ashok PrabhuElectrical die contact structure and fabrication methodUS2004023527028 Jun 200425 Nov 2004Sanyo Electric Co., Ltd.Method of manufacturing semiconductor deviceUS2005009575024 Sep 20045 May 2005Advanced Semiconductor Engineering, Inc.Wafer level transparent packagingUS200502087352 Mar 200522 Sep 2005Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method of the same* Cited by examinerNon-Patent CitationsReference1A. Badihi (1999) "Shellcase Ultrathin Chip Size Package," Proceedings International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces, pp. 236-240.2European Office Action, dated Apr. 10, 2006, directed to EP Application No. 0301938.3; (4 pages).3European Office Action, dated Aug. 10, 2005, directed to EP Application No. 030109388.3; (15 pages).4European Office Action, dated Sep. 20, 2004, directed to EP Application No. 03013839.0; (5 pages).5European Office Action, dated Sep. 26, 2005, directed to EP Application No. 03013839.0; (3 pages).6European Search Report, dated Apr. 3, 2009 directed to related application No. EP 04 01 8715; 3 pages.7European Search Report, dated Jul. 21, 2009, directed to EP Application No. 06026978.4; (4 pages).8European Search Report, dated Sep. 12, 2003, directed to EP-03010938; (4 pages).9Extended EP Search Report dated Sep. 24, 2009, directed to EP Patent Application No. 06026978.4; 15 pages.10Kameyama, K., et al., U.S. Office Action mailed on Oct. 14, 2009, directed to U.S. Appl. No. 11/645,811; 8 pages.11Noma et al., U.S. Office Action mailed Aug. 12, 2009, directed to U.S. Appl. No. 11/956,160; (13 pages).12Noma, T. et al., U.S. Office Action mailed on Oct. 27, 2009, directed to U.S. Appl. No. 12/133,171; 6 pages.13Noma, Takashi et al., U.S Office Action mailed Apr. 12, 2007, directed at U.S. Appl. No. 10/910,805; 7 pages.14Noma, Takashi et al., U.S Office Action mailed Apr. 16, 2008, directed at U.S. Appl. No. 10/876,532; 7 pages.15Noma, Takashi et al., U.S Office Action mailed Apr. 16, 2009, directed at U.S. Appl. No. 11/956,160;24 pages.16Noma, Takashi et al., U.S Office Action mailed Apr. 2, 2004, directed at U.S. Appl. No. 10/462,829; 8 pages.17Noma, Takashi et al., U.S Office Action mailed Apr. 28, 2009, directed at U.S. Appl. No. 11/645,811; 9 pages.18Noma, Takashi et al., U.S Office Action mailed Aug. 1, 2006, directed at U.S. Appl. No. 10/420,943; 8 pages.19Noma, Takashi et al., U.S Office Action mailed Aug. 27, 2007, directed at U.S. Appl. No. 11/035,399; 7 pages.20Noma, Takashi et al., U.S Office Action mailed Dec. 9, 2004, directed at U.S. Appl. No. 10/420,943; 8 pages.21Noma, Takashi et al., U.S Office Action mailed Feb. 2, 2007, directed at U.S. Appl. No. 10/420,943; 9 pages.22Noma, Takashi et al., U.S Office Action mailed Feb. 26, 2009, directed at U.S. Appl. No. 12/133,171; 7 pages.23Noma, Takashi et al., U.S Office Action mailed Jul. 11, 2008, directed at U.S. Appl. No. 90/008,219; 17 pages.24Noma, Takashi et al., U.S Office Action mailed Jul. 21, 2006, directed at U.S. Appl. No. 10/733,799; 7 pages.25Noma, Takashi et al., U.S Office Action mailed Jul. 27, 2005, directed at U.S. Appl. No. 10/876,532; 6 pages.26Noma, Takashi et al., U.S Office Action mailed Jun. 9, 2005, directed at U.S. Appl. No. 10/733,799; 7 pages.27Noma, Takashi et al., U.S Office Action mailed Mar. 15, 2006, directed at U.S. Appl. No. 10/876,532; 9 pages.28Noma, Takashi et al., U.S Office Action mailed Mar. 28, 2005, directed at U.S. Appl. No. 10/696,581; 10 pages.29Noma, Takashi et al., U.S Office Action mailed Mar. 5, 2007, directed at U.S. Appl. No. 10/876,532;7 pages.30Noma, Takashi et al., U.S Office Action mailed Mar. 7, 2007, directed at U.S. Appl. No. 11/035,399; 6 pages.31Noma, Takashi et al., U.S Office Action mailed May 26, 2009, directed at U.S. Appl. No. 10/876,532; 11 pages.32Noma, Takashi et al., U.S Office Action mailed Nov. 14, 2008, directed at U.S. Appl. No. 10/876,532; 9 pages.33Noma, Takashi et al., U.S Office Action mailed Nov. 20, 2006, directed at U.S. Appl. No. 11/206,146;9 pages.34Noma, Takashi et al., U.S Office Action mailed Nov. 8, 2005, directed at U.S. Appl. No. 10/733,799; 5 pages.35Noma, Takashi et al., U.S Office Action mailed Oct. 11, 2006, directed at U.S. Appl. No. 10/910,805; 8 pages.36Noma, Takashi et al., U.S Office Action mailed Oct. 16, 2008, directed at U.S. Appl. No. 11/956,160; 31pages.37Noma, Takashi et al., U.S Office Action mailed on May 1, 2007, directed at U.S. Appl. No. 11/206,146;5 pages.38Noma, Takashi et al., U.S Office Action mailed Sep. 5, 2006, directed at U.S. Appl. No. 10/876,532; 7 pages.39Thomas Luxbacher Ph. D. et al. (1999) "Spray Coating for MEMS Interconnect & Advanced Packaging Applications," Fujifilm Interface 42nd Interface Microlithography Symposium, 5 pages.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8053868 *28 Sep 20078 Nov 2011Samsung Electro-Mechanics Co., Ltd.Wafer level chip scale package of image sensor and manufacturing method thereofUS822788623 Jan 200924 Jul 2012Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of manufacturing semiconductor deviceUS8236613 *24 May 20107 Aug 2012Alpha & Omega Semiconductor Inc.Wafer level chip scale package method using clip arrayUS82419592 Jul 201014 Aug 2012Tessera, Inc.Microelectronic packages fabricated at the wafer level and methods thereforUS20080083976 *9 Feb 200710 Apr 2008Tessera, Inc.Edge connect wafer level stackingUS20110169139 *13 Jan 201014 Jul 2011Chang-Sheng HsuChip package and fabrication method thereofUS20110169159 *15 Jun 201014 Jul 2011Chia-Sheng LinChip package and fabrication method thereofUS20110285025 *24 May 201024 Nov 2011Yuping GongWafer Level Chip Scale Package Method Using Clip Array* Cited by examinerClassifications U.S. Classification438/114, 438/465, 257/E21.523International ClassificationH01L21/768, H01L23/31, H01L23/485, H01L23/48, H01L21/44, H01L21/68Cooperative ClassificationH01L2221/6834, H01L21/6835, H01L24/10, H01L23/3185, H01L2924/01079, H01L2221/68377, H01L23/481, H01L2924/01019, H01L2924/01057, H01L2924/01078, H01L23/3114, H01L2224/16, H01L21/76898European ClassificationH01L21/683T, H01L23/31H1, H01L21/768T, H01L23/48J, H01L23/31P10RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google