Source: https://patents.google.com/patent/US7773414?oq=5%2C072%2C412
Timestamp: 2018-06-25 18:09:24
Document Index: 561363796

Matched Legal Cases: ['Application No. 200580008885', 'Application No. 05711788', 'Application No. 05711788', 'Application No. 05711788', 'Application No. 094103221', 'Application No. 095149578', 'Application No. 094103221', 'Application No. 094103221', 'Application No. 095149578']

US7773414B2 - Self-boosting system for flash memory cells - Google Patents
Self-boosting system for flash memory cells Download PDF
US7773414B2
US7773414B2 US12276186 US27618608A US7773414B2 US 7773414 B2 US7773414 B2 US 7773414B2 US 12276186 US12276186 US 12276186 US 27618608 A US27618608 A US 27618608A US 7773414 B2 US7773414 B2 US 7773414B2
US12276186
US20090073761A1 (en )
2 EASB O V VPASS VPASS Conventional EASB (FIGS. 6A-6E)
4 Modified EASB O V O V VPASS Improves isolation between the two boosted
64. The system of claim 63, wherein said voltage level(s) coupled to the fifth charge storage transistor and sixth charge storage transistor is or are in a range of about 1-3 volts.
US12276186 2004-02-06 2008-11-21 Self-boosting system for flash memory cells Active US7773414B2 (en)
US10774014 US7161833B2 (en) 2004-02-06 2004-02-06 Self-boosting system for flash memory cells
US11609688 US7471566B2 (en) 2004-02-06 2006-12-12 Self-boosting system for flash memory cells
US12276186 US7773414B2 (en) 2004-02-06 2008-11-21 Self-boosting system for flash memory cells
US20090073761A1 true US20090073761A1 (en) 2009-03-19
US7773414B2 true US7773414B2 (en) 2010-08-10
ID=34826888
US10774014 Active 2024-04-11 US7161833B2 (en) 2004-02-06 2004-02-06 Self-boosting system for flash memory cells
US11609688 Active US7471566B2 (en) 2004-02-06 2006-12-12 Self-boosting system for flash memory cells
US12276186 Active US7773414B2 (en) 2004-02-06 2008-11-21 Self-boosting system for flash memory cells
US (3) US7161833B2 (en)
EP (2) EP1714291B1 (en)
JP (2) JP4819702B2 (en)
KR (1) KR101161152B1 (en)
CN (1) CN100555453C (en)
DE (1) DE602005027810D1 (en)
WO (1) WO2005078733A3 (en)
US20150131384A1 (en) * 2012-08-29 2015-05-14 Renesas Electronics Corporation Semiconductor device
US9257185B2 (en) 2012-01-19 2016-02-09 Samsung Electronics Co., Ltd. Nonvolatile memory device, nonvolatile memory system, program method thereof, and operation method of controller controlling the same
US9595342B2 (en) 2015-01-20 2017-03-14 Sandisk Technologies Llc Method and apparatus for refresh programming of memory cells based on amount of threshold voltage downshift
WO2008137687A1 (en) * 2007-05-07 2008-11-13 Sandisk Corporation Boosting for non-volatile storage using channel isolation switching
JP2008300019A (en) * 2007-06-04 2008-12-11 Toshiba Corp Nonvolatile semiconductor memory device
KR100858293B1 (en) 2007-10-01 2008-09-11 최웅림 Nand memory cell array, nand flash memory including the memory cell array, and methods for processing nand flash memory data
KR20120129609A (en) * 2011-05-20 2012-11-28 에스케이하이닉스 주식회사 Program method of nonvolatile memory device
US5745412A (en) 1995-08-21 1998-04-28 Lg Semicon Co., Ltd. Programmable nonvolatile memory and method of programming the same
US20070236993A1 (en) 2006-03-30 2007-10-11 Ken Oowada Self-boosting system with suppression of high lateral electric fields
DE19615407C1 (en) 1996-04-18 1997-08-21 Siemens Ag Programmable permanent memory, e.g. EEPROM
JP2000048581A (en) * 1998-07-28 2000-02-18 Sony Corp Non-volatile semiconductor storage device
CN1297991C (en) 2003-02-28 2007-01-31 彭泽忠 Programming method and circuit for semiconductor memory unit and array
EP1786287B1 (en) * 2004-08-16 2016-08-24 Pacific World Corporation Structurally flexible artificial nails
WO2005078733A2 (en) 2004-02-06 2005-08-25 Sandisk Corporation Self-boosting system for flash memory cells
US7471566B2 (en) * 2004-02-06 2008-12-30 Sandisk Corporation Self-boosting system for flash memory cells
Aritome, S., et al., "Reliability Issues of Flash Memory Cells", Proceedings of the IEEE, New York, vol. 81, No. 5, May 1, 1993, pp. 776-788.
Brown et al., Editors, "Nonvolatile Semiconductor Memory Technology, A Comprehensive Guide to Understanding and Using NVSM Devices", IEEE Press Series on Microelectronic Systems, (1998), 57 pages.
China State Intellectual Property Office, "Office Action," corresponding Chinese Patent Application No. 200580008885.9, mailed on Jun. 27, 2008, 7 pages (including translation).
Cho et al., "A Dual Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes", IEEE Journal of Solid-State Circuits, vol. 36, No. 11, Nov. 2001, 9 pages.
EPO, "Office Action," corresponding European Patent Application No. 05711788.9 dated Nov. 10, 2009, 11 pages (including a list of pending claims.).
EPO, "Office Action," corresponding European Patent Application No. 05711788.9, mailed on Mar. 20, 2008, 5 pages.
EPO/ISA, "Invitation to Pay Additional Fees," mailed in related PCT Application No. PCT/US2006/062338 on Aug. 16, 2007, 7 pages.
EPO/ISA, "Notification of Transmittal of the International Search Report and Written Opinion of the International Searching Authority, or the Declaration,", mailed in related PCT Application No. PCT/US2006/062338 on Oct. 15, 2007, 24 pages.
European Patent Office, "Office Action" mailed for European Patent Application No. 05711788.9 on Nov. 28, 2006, 5 pages.
Higashitani, "Boosting Methods for NAND Flash Memory", U.S. Appl. No. 11/381,874, filed May 5, 2006, 38 pages.
Higashitani, "NAND Flash Memory with Boosting", U.S. Appl. No. 11/381,865, filed May 5, 2006, 35 pages.
Intellectual Property Office (IPO), "Office Action," corresponding Taiwan Patent Application No. 094103221 dated Sep. 4, 2009, and pending claims.
Intellectual Property Office (IPO), "Office Action," corresponding Taiwan Patent Application No. 095149578 dated Nov. 26, 2009, 7 pages (including translation and a list of pending claims.).
Jung et al., "A 117-mm2 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications," IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, 10 pages.
Jung, T.S., et al. proposed a local self boosting ("LSB") technique in "A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications", ISSCC96, 1996, Session 2, Flash Memory, Paper TP 2.1, IEEE, pp. 32.
Kim et al., "Fast Parallel Programming of Multi-Level NAND Flash Memory Cells Using the Booster-Line Technology", Symposium on VLSI Technology Digest of Technical Papers, (1997), 2 pages.
Notice of Allowance for U.S. Appl. No. 11/321,955 mailed Dec. 4, 2006, 8 pages.
Nozaki, T., et al., "A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application" IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 497-501.
Oowada, "Self-Boosting Method with Suppression of High Lateral Electric Fields", U.S. Appl. No. 11/394,460, filed Mar. 30, 2006, 41 pages.
Pham et al., "Active Boosting to Minimize Capacitive Coupling Effect Between Adjacent Gates of Flash Memory Devices", U.S. Appl. No. 11/319,908, filed Dec. 27, 2005, 31 pages.
Pham et al., "Methods for Active Boosting to Minimize Capacitive Coupling Effect Between Adjacent Gates of Flash Memory Devices", U.S. Appl. No. 11/319,260, filed Dec. 27, 2005, 34 pages.
Suh, K.D., et al. in "A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme," Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995, pp. 1149-1155.
Taiwanese Patent Office, "Office Action of the IPO," corresponding in Taiwanese Patent Application No. 094103221 on Oct. 31, 2007, 3 pages.
Taiwanese Patent Office, "Office Action of the IPO," corresponding to Taiwanese Patent Application No. 094103221 on Jan. 9, 2009, 4 pages.
Taiwanese Patent Office, "Office Action of the IPO," corresponding to Taiwanese Patent Application No. 095149578 on Jan. 13, 2009, 26 pages.
USPTO, "Notice of Allowance and Fee(s) Due," corresponding U.S. Appl. No. 11/609,688, mailed on Aug. 8, 2008, 6 pages.
USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,955 on Apr. 5, 2007, 9 pages.
USPTO, "Office Action," corresponding U.S. Appl. No. 11/609,688, mailed on Feb. 6, 2008, 27 pages.
USPTO, "Office Action," mailed in related U.S. Appl. No. 11/321,955 on Feb. 28, 2008, 21 pages.
USPTO, Office Action, corresponding U.S. Appl. No. 12/372,636, mailed Apr. 19, 2010, 21 pages.
US9177657B2 (en) * 2012-08-29 2015-11-03 Renesas Electronics Corporation Semiconductor device having non-volatile memory with data erase scheme
US20070081384A1 (en) 2007-04-12 application
US20050174852A1 (en) 2005-08-11 application
EP2341506A2 (en) 2011-07-06 application
CN1934653A (en) 2007-03-21 application
US7471566B2 (en) 2008-12-30 grant
US7161833B2 (en) 2007-01-09 grant
KR101161152B1 (en) 2012-07-03 grant
EP1714291B1 (en) 2011-05-04 grant
US20090073761A1 (en) 2009-03-19 application
CN100555453C (en) 2009-10-28 grant
EP2341506A3 (en) 2012-03-21 application
KR20060133576A (en) 2006-12-26 application
DE602005027810D1 (en) 2011-06-16 grant
JP2007520850A (en) 2007-07-26 application
JP4819702B2 (en) 2011-11-24 grant
JP2011154778A (en) 2011-08-11 application
EP1714291A2 (en) 2006-10-25 application
WO2005078733A3 (en) 2005-10-13 application
WO2005078733A2 (en) 2005-08-25 application
JP5416161B2 (en) 2014-02-12 grant
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026334/0149