Source: http://www.google.com/patents/US7904852?dq=%223do%22+dna
Timestamp: 2016-06-28 21:39:28
Document Index: 602881196

Matched Legal Cases: ['art 1', 'art 10', 'art 11', 'art 12', 'art 13', 'art 14', 'art 2', 'art 3', 'art 4', 'art 5', 'art 6', 'art 7', 'art 8', 'art 9']

Patent US7904852 - Method and system for implementing parallel processing of electronic design ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsDisclosed is an improved method and system for processing the tasks performed by an EDA tool in parallel. The IC layout is divided into a plurality of layout windows and one or more of the layout windows are processed in parallel. Sampling of one or more windows may be performed to provide dynamic performance...http://www.google.com/patents/US7904852?utm_source=gb-gplus-sharePatent US7904852 - Method and system for implementing parallel processing of electronic design automation toolsAdvanced Patent SearchPublication numberUS7904852 B1Publication typeGrantApplication numberUS 11/225,853Publication dateMar 8, 2011Filing dateSep 12, 2005Priority dateSep 12, 2005Fee statusPaidPublication number11225853, 225853, US 7904852 B1, US 7904852B1, US-B1-7904852, US7904852 B1, US7904852B1InventorsEitan Cadouri, Krzysztof A. Kozminski, Haifang Liao, Kenneth Mednick, Roland Ruehl, Mark A. SnowdenOriginal AssigneeCadence Design Systems, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (84), Non-Patent Citations (60), Referenced by (14), Classifications (9), Legal Events (2) External Links: USPTO, USPTO Assignment, EspacenetMethod and system for implementing parallel processing of electronic design automation tools
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5299139Jun 21, 1991Mar 29, 1994Cadence Design Systems, Inc.Short locator methodUS5339415Nov 9, 1992Aug 16, 1994Cray Research, Inc.Dual level scheduling of processes to multiple parallel regions of a multi-threaded program on a tightly coupled multiprocessor computer systemUS5440720Sep 20, 1993Aug 8, 1995Cadence Design Systems, Inc.Architecture and method for data reduction in a system for analyzing geometric databasesUS5537329Jun 30, 1994Jul 16, 1996At&T Corp.Apparatus and method for analyzing circuitsUS5559718Apr 28, 1994Sep 24, 1996Cadence Design Systems, Inc.System and method for model-based verification of local design rulesUS5581475Aug 13, 1993Dec 3, 1996Harris CorporationMethod for interactively tailoring topography of integrated circuit layout in accordance with electromigration model-based minimum width metal and contact/via rulesUS5613102Oct 19, 1995Mar 18, 1997Lucent Technologies Inc.Method of compressing data for use in performing VLSI mask layout verificationUS5812415Apr 5, 1996Sep 22, 1998Cadence Design Systems, Inc.Method and apparatus for enhancing performance of design verification systemsUS5828880Jul 6, 1995Oct 27, 1998Sun Microsystems, Inc.Pipeline system and method for multiprocessor applications in which each of a plurality of threads execute all steps of a process characterized by normal and parallel steps on a respective datumUS5870313 *Dec 9, 1997Feb 9, 1999Lsi Logic CorporationOptimization processing for integrated circuit physical design automation system using parallel moving windowsUS6003066Aug 14, 1997Dec 14, 1999International Business Machines CorporationSystem for distributing a plurality of threads associated with a process initiating by one data processing station among data processing stationsUS6009250 *Sep 30, 1997Dec 28, 1999Synopsys, Inc.Selective flattening in layout areas in computer implemented integrated circuit designUS6035107Aug 28, 1997Mar 7, 2000International Bunsiness Machines CorporationMethod for performing functional comparison of combinational circuitsUS6047116Mar 18, 1998Apr 4, 2000Kabushiki Kaisha ToshibaMethod for generating exposure data for lithographic apparatusUS6066179Jun 13, 1997May 23, 2000University Of EdinburghProperty estimation of an integrated circuitUS6185583Nov 30, 1998Feb 6, 2001Gte Laboratories IncorporatedParallel rule-based processing of formsUS6237128Oct 6, 1997May 22, 2001International Business Machines CorporationMethod and apparatus for enabling parallel layout checking of designing VLSI-chipsUS6289369Aug 25, 1998Sep 11, 2001International Business Machines CorporationAffinity, locality, and load balancing in scheduling user program-level threads for execution by a computer systemUS6324673May 28, 1999Nov 27, 2001Princeton UniversityMethod and apparatus for edge-endpoint-based VLSI design rule checkingUS6389451Sep 27, 2000May 14, 2002Pasocs, LlcDistributed digital rule processor for single system image on a clustered network and methodUS6401240Aug 7, 1998Jun 4, 2002Hewlett-Packard CompanySystem and method for profiling code on symmetric multiprocessor architecturesUS6505327Apr 13, 2001Jan 7, 2003Numerical Technologies, Inc.Generating an instance-based representation of a design hierarchyUS6519749May 17, 2000Feb 11, 2003Silicon Perspective CorporationIntegrated circuit partitioning placement and routing systemUS6536028 *Mar 14, 2000Mar 18, 2003Ammocore Technologies, Inc.Standard block architecture for integrated circuit designUS6560766Jul 26, 2001May 6, 2003Numerical Technologies, Inc.Method and apparatus for analyzing a layout using an instance-based representationUS6574788Nov 13, 2000Jun 3, 2003Reshape, Inc.Method and system for automatically generating low level program commands as dependency graphs from high level physical design stagesUS6629293Feb 23, 2001Sep 30, 2003Cadence Design Systems, Inc.Block based design methodologyUS6701504Jan 4, 2001Mar 2, 2004Cadence Design Systems, Inc.Block based design methodologyUS6721928Dec 17, 2002Apr 13, 2004Numerical Technologies, Inc.Verification utilizing instance-based hierarchy managementUS6738954Aug 10, 2000May 18, 2004International Business Machines CorporationMethod for prediction random defect yields of integrated circuits with accuracy and computation time controlsUS6829757Feb 12, 2002Dec 7, 2004Cadence Design Systems, Inc.Method and apparatus for generating multi-layer routesUS6996790Jan 30, 2003Feb 7, 2006Synopsys, Inc.System and method for generating a two-dimensional yield map for a full layoutUS7047506Nov 19, 2003May 16, 2006International Business Machines CorporationMethod to identify geometrically non-overlapping optimization partitions for parallel timing closureUS7051307 *Dec 3, 2003May 23, 2006International Business Machines CorporationAutonomic graphical partitioningUS7089511Dec 10, 2003Aug 8, 2006International Business Machines CorporationFramework for hierarchical VLSI designUS7107559Oct 29, 2003Sep 12, 2006Lsi Logic CorporationMethod of partitioning an integrated circuit design for physical design verificationUS7155698Nov 17, 2003Dec 26, 2006The Regents Of The University Of CaliforniaMethod of locating areas in an image such as a photo mask layout that are sensitive to residual processing effectsUS7177859Jun 26, 2002Feb 13, 2007Microsoft CorporationProgramming model for subscription servicesUS7266795Mar 17, 2005Sep 4, 2007International Business Machines CorporationSystem and method for engine-controlled case splitting within multiple-engine based verification frameworkUS7318214May 7, 2004Jan 8, 2008Invarium, Inc.System and method for reducing patterning variability in integrated circuit manufacturing through mask layout correctionsUS7340742Aug 15, 2002Mar 4, 2008Nec CorporationPriority execution control method in information processing system, apparatus therefor, and programUS7401208Apr 25, 2003Jul 15, 2008International Business Machines CorporationMethod and apparatus for randomizing instruction thread interleaving in a multi-thread processorUS7421505Jun 1, 2001Sep 2, 2008Noatak Software LlcMethod and system for executing protocol stack instructions to form a packet for causing a computing device to perform an operationUS7500240Jan 15, 2002Mar 3, 2009Intel CorporationApparatus and method for scheduling threads in multi-threading processorsUS7526740Aug 10, 2006Apr 28, 2009Prophicy Semiconductor, Inc.System and method for automated electronic device designUS20010003843 *Nov 22, 1999Jun 14, 2001Ranko ScepanovicAdvanced modular cell placement systemUS20020049956 *Jan 19, 1999Apr 25, 2002Zeki BozkusCell based parallel verification of an integrated circuit designUS20020162085Apr 25, 2001Oct 31, 2002Zolotykh Andrej A.Parallelization of resynthesisUS20030012147Jul 2, 2001Jan 16, 2003Buckman Charles R.System and method for processing network packet flowsUS20030023939Jul 26, 2001Jan 30, 2003Numerical TechnologiesMethod and apparatus for analyzing a layout using an instance-based representationUS20030033509Aug 7, 2001Feb 13, 2003Sun Microsystems, Inc.Architectural reuse of registers for out of order simultaneous multi-threadingUS20030037117Aug 15, 2002Feb 20, 2003Nec CorporationPriority execution control method in information processing system, apparatus therefor, and programUS20040015256 *Jul 19, 2002Jan 22, 2004International Business Machines CorporationFeedback method utilizing lithographic exposure field dimensions to predict process tool overlay settingsUS20040019679Jul 24, 2002Jan 29, 2004Sandhya EFirst thread lock management for distributed data systemsUS20040019892Jul 24, 2002Jan 29, 2004Sandhya E.Lock management thread pools for distributed data systemsUS20040044979 *Aug 27, 2002Mar 4, 2004Aji Sandeep A.Constraint-based global router for routing high performance designsUS20040098511Nov 16, 2002May 20, 2004Lin David H.Packet routing method and system that routes packets to one of at least two processes based on at least one routing ruleUS20040187112Mar 7, 2003Sep 23, 2004Potter Kenneth H.System and method for dynamic ordering in a network processorUS20040199887 *Nov 7, 2003Oct 7, 2004Jawahar JainDetermining one or more reachable states in a circuit using distributed computing and one or more partitioned data structuresUS20040215932Apr 24, 2003Oct 28, 2004International Business Machines CorporationMethod and logical apparatus for managing thread execution in a simultaneous multi-threaded (SMT) processorUS20040215939Apr 24, 2003Oct 28, 2004International Business Machines CorporationDynamic switching of multithreaded processor between single threaded and simultaneous multithreaded modesUS20040216101Apr 24, 2003Oct 28, 2004International Business Machines CorporationMethod and logical apparatus for managing resource redistribution in a simultaneous multi-threaded (SMT) processorUS20040268354Mar 25, 2004Dec 30, 2004Tatsunori KanaiMethod and system for performing real-time operation using processorsUS20050038852Sep 9, 2004Feb 17, 2005Howard Kevin D.Massive collective network processing system and methodsUS20050091634 *Oct 27, 2003Apr 28, 2005International Business Machines CorporationRenesting interaction map into design for efficient long range calculationsUS20050097561Nov 3, 2003May 5, 2005Schumacher Larry L.System and method for data transformation using dataflow graphsUS20050102681Nov 12, 2003May 12, 2005Richardson John J.Automatic serialization for event driven multi-threaded programs in an object structured systemUS20050132320Dec 10, 2003Jun 16, 2005Allen Robert J.Framework for hierarchical VLSI designUS20050138474 *Nov 22, 2004Jun 23, 2005Jawahar JainCircuit verification using multiple enginesUS20050166173Mar 17, 2005Jul 28, 2005Synopsys, Inc.Design data format and hierarchy management for processingUS20050216870Mar 26, 2004Sep 29, 2005International Business Machines CorporationIc design density checking method, system and program productUS20050216875 *Mar 28, 2005Sep 29, 2005Youping ZhangSystem for integrated circuit layout partition and extraction for independent layout processingUS20050262510May 12, 2005Nov 24, 2005Ittiam Systems (P) LtdMulti-threaded processing design in architecture with multiple co-processorsUS20060062430Oct 13, 2004Mar 23, 2006Vallone Robert PFeed-customized processing of multiple video streams in a pipeline architectureUS20060123420Nov 30, 2005Jun 8, 2006Naohiro NishikawaScheduling method, scheduling apparatus and multiprocessor systemUS20060200825Apr 3, 2006Sep 7, 2006Potter Kenneth H JrSystem and method for dynamic ordering in a network processorUS20060230370Mar 17, 2005Oct 12, 2006International Business Machines CorporationSystem and method for engine-controlled case splitting within a multiple-engine based verification frameworkUS20060265675 *May 20, 2005Nov 23, 2006Synopsys, Inc.Verifying an IC layout in individual regions and combining resultsUS20070079268Sep 30, 2005Apr 5, 2007Jones Kevin DMixed mode verifierUS20070192545Feb 10, 2006Aug 16, 2007International Business Machines CorporationLow complexity speculative multithreading system based on unmodified microprocessor coreUS20070220232May 23, 2007Sep 20, 2007John RhoadesData Processing ArchitecturesUS20070233805Apr 2, 2006Oct 4, 2007Mentor Graphics Corp.Distribution of parallel operationsUS20070271562Nov 3, 2003Nov 22, 2007Schumacher Larry LExecution environment for data transformation applicationsUS20090125867Jan 12, 2009May 14, 2009Synopsys, Inc.Handling Of Flat Data For Phase Processing Including Growing Shapes Within Bins To Identify Clusters* Cited by examinerNon-Patent CitationsReference1 *"A compensation-based scheduling scheme for Grid Computing", by Y.M. Teo, X. Wang, and J.P. Gozali, Proceeding of the 7th International Conference on High Performance Computing and Grid, pp. 334-342, IEEE Computer Society Press, Tokyo, Japan, Jul. 20-22, 2004.2 *"Largest-Job-First-Scan-All Scheduling Policy for 2D Mesh-Connected Systems", by Seong-Moo Yoo and Hee Yong Youn, @1996 by IEEE.3 *"Overhead Analysis of a Dynamic Load Balancing Library for Cluster Computing" by Ioana Banicescu, Ricolindo L. Cari~no, Jaderick P. Pabico*, and Mahadevan Balasubramaniam†, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05), @2005.4 *"Overhead Analysis of a Dynamic Load Balancing Library for Cluster Computing" by Ioana Banicescu, Ricolindo L. Cari˜no, Jaderick P. Pabico*, and Mahadevan Balasubramaniam†, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05), @2005.5Bender, M.A. et al. "On-the-Fly Maintenance of Series-Parallel Relationships in Fork-Join Multithreaded Programs" Proceedings of the 16th Annual ACM Symposium on Parallelism in Algorithms and Architectures, Barcelona, Spain, 2004, pp. 133-144.6Cadence Design Systems, Inc. "Assura layout vs. Schematic Verifier" 2003, 4 pgs., Cadence Design Systems, Inc. San Jose CA.7Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 1 of 14, pp. 1-49.8Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 10 of 14, pp. 450-499.9Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 11 of 14, pp. 500-549.10Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 12 of 14, pp. 550-599.11Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 13 of 14, pp. 600-629.12Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 14 of 14, pp. 630-658.13Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 2 of 14, pp. 50-99.14Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 3 of 14, pp. 100-149.15Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 4 of 14, pp. 150-199.16Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 5 of 14, pp. 200-249.17Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 6 of 14, pp. 250-299.18Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 7 of 14, pp. 300-349.19Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 8 of 14, pp. 350-399.20Cadence Design Systems, Inc. "Diva Reference" Product Version 4.4.6, Jun. 2000, Cadence Design Systems, Inc. San Jose CA., part 9 of 14, pp. 400-449.21Dongarra, J.J. et al. "LAPACK Working Note 37 Two Dimensional Basic Linear Algebra Communication Subprograms" Technical Report University of Tennessee, 1991.22Ferguson, J. "Calibre MTflex: Reducing the High Cost of Porcessing Power", Mar. 2004, 5 pgs., Mentor Graphics Corporation, San Jose, CA.23Final Office Action date Jan. 21, 2010 for U.S. Appl. No. 11/479,600.24Final Office Action dated Aug. 13, 2009 for U.S. Appl. No. 11/228,472.25Final Office Action dated Aug. 4, 2010 for U.S. Appl. No. 11/228,472.26Final Office Action dated Feb. 2, 2011 for U.S. Appl. No. 11/225,816.27Final Office Action dated Jan. 8, 2009 for U.S. Appl. No. 11/520,487.28Fliesler, M. "Mentor Consulting Helps AMD Win Another Race to Market", 2001, pp. 1-5, Mentor Graphics Corporation, San Jose, CA.29Kalas, I. et al. "FTL: A Multithreaded Environment for Parallel Computation" Proceedings of the 1994 Conference of the Centre for Advanced Studies on Collaborative Research, Toronto, Ontario, Canada, 1994, pp. 1-12.30Krishnaswamy, V. et al. "Actor Based Parallel VHDL Simulation Using TimeWarp" Proccedings of the 10th Workshop on Parallel and Distributed Simulation, 1996, pp. 135-142.31Lee, P.M. et al. "A Parallel and Accelerated Circuit Simulator with Precise Accuracy" Proceedings of the 15th International Conference on VLSI Design (VLSI '02), Bangalore, India, Jan. 7-11, 2002, pp. 1-6.32Magarshack, P. et al. "System-on-chip Beyond the Nanometer Wall" Proceedings of the 40th Conference on Design Automation (DAC '03), Anaheim, CA, Jun. 2-6, 2003, pp. 419-424.33Mentor Graphics Corporation "Calibre LVS: Precise IC Layout Verification with the Schematic Design", 2005, 4 pags., Mentor Graphics Corporation, San Jose, CA.34Mentor Graphics Corporation "Mentor Graphics Unveils Calibre MTflex to Combat Cost of Nanometer Design Compute Requirements", May 12, 2003, 2 pages, Mentor Graphics Corporation, San Jose, CA.35Mohapatra, P. et al. "A Lazy Scheduling Scheme for Hypercube Computers" Journal of Parallel and Distributed Computing 27, 26-27 (1995).36Niewczas, M. et al. "A Pattern Matching Algorithm for Verification and Analysis of Very Large IC Layouts" ISPD 98, Apr. 6-8, 1998, pp. 129-134.37Non-Final Office Action dated Feb. 4, 2010 for U.S. Appl. No. 11/225,816.38Non-Final Office Action dated Jan. 20, 2010 for U.S. Appl. No. 11/228,472.39Non-Final Office Action dated Jul. 21, 2010 for U.S. Appl. No. 11/225,816.40Non-Final Office Action dated Nov. 24, 2010 for U.S. Appl. No. 11/479,600.41Notice of Allowance dated Mar. 11, 2008 for U.S. Appl. No. 11/225,815.42Notice of Allowance dated May 29, 2009 for U.S. Appl. No. 11/520,487.43Notice of Allowance dated Nov. 12, 2010 for U.S. Appl. No. 11/228,472.44Notice of Allowance dated Sep. 18, 2009 for U.S. Appl. No. 11/520,487.45Office Action dated Apr. 4, 2008 for U.S. Appl. No. 11/520,487.46Office Action dated Apr. 8, 2008 for U.S. Appl. No. 11/225,816.47Office Action dated Aug. 24, 2007 for U.S. Appl. No. 11/228,472.48Office Action dated Dec. 18, 2008 for U.S. Appl. No. 11/225,816.49Office Action dated Feb. 18, 2009 for U.S. Appl. No. 11/228,472.50Office Action dated Jan. 11, 2008 for U.S. Appl. No. 11/228,472.51Office Action dated Jan. 18, 2007 for U.S. Appl. No. 11/228,472.52Office Action dated Sep. 17, 2007 for U.S. Appl. No. 11/225,815.53Office Action dated Sep. 28, 2007 for U.S. Appl. No. 11/225,816.54Ousterhout J.K. "Corner Stitching: A Data-Structure Technique fro VLSI Layout Tools" IEEE Transactions on Computer Aided-Design of Integrated Circuits and Systems, vol. CAD-3, No. 1, pp. 97-100, Jan. 1984.55 *Palace: A Parallel and Hierarchical Layout Analyzer and Circuit Extractor by F. Scherber, E Barke, and W. Meier, @1996 IEEE.56Prabhu, A.M. "Management Issues in EDA" Proceedings of the 31st Conference on Design Automation (DAC '94), San Diego, CA, Jun. 6-10, 1994, pp. 41-47.57Saavedra-Barrera, R.H. et al. "Analysis of Multithreaded Architectures for Parallel Computing" Proceedings of the Second Annual ACM Symposium on Parallel Algorithms and Architectures (SPAA '90), Island of Crete, Greece, 1990, pp. 169-178.58Schellenberg, F. "Mask EDA Workshop" Copyright 1999-2001, 47 pgs., Mentor Graphics Corporation, San Jose, CA.59Spiller, M.D. et al. "EDA and the Network" Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design (CAD '97), San Jose, CA 1997, pp. 470-476.60Teo, Y.M. et al. "A compensation-based scheduling scheme for Grid Computing" Proceeding of the 7th International Conference on High Performance Computing and Grid, pp. 334-342, IEEE Computer Society Press, Tokyo, Japan, Jul. 20-22, 2004.* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS8099693Dec 31, 2008Jan 17, 2012Cadence Design Systems, Inc.Methods, systems, and computer program product for parallelizing tasks in processing an electronic circuit designUS8418094Dec 13, 2011Apr 9, 2013Cadence Design Systems, Inc.Methods, systems, and computer program product for parallelizing tasks in processing an electronic circuit designUS8689169Dec 30, 2010Apr 1, 2014Cadence Design Systems, Inc.Method, apparatus, and article of manufacture for providing in situ, customizable information in designing electronic circuits with electrical awarenessUS8694927 *Nov 7, 2012Apr 8, 2014Samsung Electronics Co., Ltd.Method of designing pattern layoutsUS8694933Dec 30, 2010Apr 8, 2014Cadence Design Systems, Inc.Methods, systems, and articles of manufacture for implementing electronic circuit designs with simulation awarenessUS8694950Dec 30, 2010Apr 8, 2014Cadence Design Systems, Inc.Methods, systems, and articles of manufacture for implementing electronic circuit designs with electrical awarenessUS8701067Jul 22, 2011Apr 15, 2014Cadence Design Systems, Inc.Methods, systems, and articles of manufactures for implementing electronic circuit designs with IR-drop awarenessUS8762914Dec 30, 2010Jun 24, 2014Cadence Design Systems, Inc.Methods, systems, and articles of manufacture for constraint verification for implementing electronic circuit designs with electrical awarenessUS8782577 *Dec 30, 2010Jul 15, 2014Cadence Design Systems, Inc.Method, apparatus, and article of manufacture for providing in situ, customizable information in designing electronic circuits with electrical awarenessUS9223925Apr 7, 2014Dec 29, 2015Cadence Design Systems, Inc.Methods, systems, and articles of manufacture for implementing electronic circuit designs with simulation awarenessUS9330222Dec 30, 2010May 3, 2016Cadence Design Systems, Inc.Methods, systems, and articles of manufacture for implementing electronic circuit designs with electro-migration awarenessUS20100115478 *Dec 31, 2008May 6, 2010Cadence Design Systems, Inc.Methods, systems, and computer program prodcut for parallelizing tasks in processing an electronic circuit designUS20120023471 *Dec 30, 2010Jan 26, 2012Cadence Design Systems, Inc.Method, apparatus, and article of manufacture for providing in situ, customizable information in designing electronic circuits with electrical awarenessUS20130179142 *Jan 8, 2013Jul 11, 2013Pusan National University Industry- University Cooperation FoundationDistributed parallel simulation method and recording medium for storing the method* Cited by examinerClassifications U.S. Classification716/100, 703/22, 703/19, 716/113, 716/111, 716/124International ClassificationG06F17/50Cooperative ClassificationG06F17/5081European ClassificationG06F17/50L3Legal EventsDateCodeEventDescriptionFeb 28, 2006ASAssignmentFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CADOURI, EITAN;KOZMINSKI, KRZYSZTOF A.;LIAO, HAIFANG;ANDOTHERS;SIGNING DATES FROM 20051216 TO 20060227;REEL/FRAME:017299/0902Owner name: CADENCE DESIGN SYSTEMS, INC., CALIFORNIASep 8, 2014FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services