Source: http://www.google.com/patents/US6570439?dq=4182933
Timestamp: 2016-08-30 21:17:38
Document Index: 229062670

Matched Legal Cases: ['art 1', 'art 1', 'art 1', 'art 1', 'art 8', 'art 9', 'art 1', 'art 6', 'art 7', 'art 6', 'art 8', 'arts 6', 'arts 7', 'art 1', 'art 1', 'arts 6', 'arts 7', 'art 1', 'art 1', 'art 1', 'art 1', 'arts 8', 'arts 9', 'art 1', 'art 8', 'art 9']

Patent US6570439 - Circuit arrangement to reduce the supply voltage of a circuit part and ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsIn order to achieve reliable operation despite the greater interference susceptibility of a circuit (1) at a reduced power supply, in addition to a global power supply path (6, 7) to supply the circuit (1) in operating state, a rest state power supply path (10, 11) is provided with which the circuit...http://www.google.com/patents/US6570439?utm_source=gb-gplus-sharePatent US6570439 - Circuit arrangement to reduce the supply voltage of a circuit part and process for activating a circuit partAdvanced Patent SearchPublication numberUS6570439 B2Publication typeGrantApplication numberUS 10/132,502Publication dateMay 27, 2003Filing dateApr 25, 2002Priority dateApr 27, 2001Fee statusPaidAlso published asDE10120790A1, US20020158683Publication number10132502, 132502, US 6570439 B2, US 6570439B2, US-B2-6570439, US6570439 B2, US6570439B2InventorsJoerg BertholdOriginal AssigneeInfineon Technologies AgExport CitationBiBTeX, EndNote, RefManPatent Citations (5), Referenced by (18), Classifications (9), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetCircuit arrangement to reduce the supply voltage of a circuit part and process for activating a circuit part
US 6570439 B2Abstract
In order to achieve reliable operation despite the greater interference susceptibility of a circuit (1) at a reduced power supply, in addition to a global power supply path (6, 7) to supply the circuit (1) in operating state, a rest state power supply path (10, 11) is provided with which the circuit (1) is connected in particular via transistor diodes (14, 15). As soon as the circuit (1) by way of first switches (12, 13) is separated from the global power supply path (6, 7), because of the voltage loss in the transistor diodes (14, 15) it is supplied by the rest state power supply path (10, 11) which is provided exclusively to supply circuit parts (1) set into rest state and on which therefore fewer current or voltage peaks can occur.
What is claimed is: 1. Circuit arrangement to reduce the supply voltage of a circuit part (1) with a global power supply path (6, 7), a local power supply path (8, 9) connected with the circuit part (1) and first switching means (12, 13) for connecting the global power supply path (6, 7) with the local power supply path (8, 9), wherein the circuit arrangement has a rest state power supply path (10, 11) and switching means (14, 15) by way of which the local power supply path (8, 9) can be connected with the rest state power supply path (10, 11).
2. Circuit arrangement according to claim 1, wherein an essentially constant voltage falls at the switching means (14, 15) when current flows.
3. Circuit arrangement according to claim 1, wherein the switching means (14, 15) comprises switching transistors.
4. Circuit arrangement according to claim 1, wherein the switching means (14, 15) only have one current passage direction and comprise transistor diodes.
5. Circuit arrangement according to claim 1, wherein the rest state power supply path (10, 11) has a higher internal resistance than the global power supply path (6, 7).
6. Circuit arrangement according to claim 1, wherein the rest state power supply path (10, 11) has a lower voltage than the global power supply path (6, 7).
7. Circuit arrangement according to claim 4, wherein the circuit arrangement has second switching means (16, 17) for connecting the local power supply path (8, 9) with the rest state power supply path (10, 11).
8. Circuit arrangement according to claim 1, wherein the switching means (12, 13, 16, 17) comprises MOS transistors.
9. Circuit arrangement according to claim 1, wherein the circuit part (1) comprises a memory module.
10. Circuit arrangement according to claim 1, wherein the circuit part (1) has MOS elements, on the substrate of which is applied, as a substrate voltage, the voltage present on the global power supply path (6, 7).
11. Process for activation of a circuit part (1) supplied with reduced voltage in a circuit arrangement according to claim 7, wherein first for a particular period the local power supply path (8, 9) is connected via the second switching means (16, 17) with the rest state power supply path (10, 11) and then the local power supply path (8, 9) connected via the first switching means (12, 13) with the global power supply path (6, 7).
12. Process according to claim 11, wherein the second switching means (16, 17) are controlled continuously rising during the first time period.
This application claims priority to German Patent Application No. DE 101 20 790.5, filed Apr. 27, 2001 which is incorporated herein by specific reference.
The invention concerns a circuit arrangement to reduce the supply voltage of a circuit part and a process for activating a circuit part supplied with reduced voltage.
In electronic circuits the aim is to reduce the power or current consumption. This is the case in particular in modern CMOS circuits in which a high switching speed is offset by a high rest current. Furthermore as a rule a reduced current consumption is required in network-independent, battery- or accumulator-supplied circuits. For this it is known to place unused circuit parts in rest state with reduced voltage supply and hence reduced current consumption.
If a circuit part however has storage cells, their stored data must not be lost. Even in rest state the counter consumption must not fall to zero else the memory content will be lost. In such cases for example it is known from DE 198 11 353 C1 to reduce the supply voltage of the circuit part in rest state in order to achieve a lower current consumption and retain the memory content. For this the local power supply path of the circuit part which can be set into rest state is connected with a global power supply path with switching transistors for low impedance connection of the two power supply paths, to each of which is connected in parallel a transistor diode. As soon as the switching transistors are switched off, the supply current for the circuit part flows through the transistor diodes at which, however, a certain voltage is lost so that the supply voltage of the circuit part and hence its current consumption is reduced.
This solution has in particular the disadvantage that the voltage in the global power supply path fluctuates because of switching processes in other circuit parts and hence can influence the voltage in the local power supply path of the circuit part. This can in particular mean the loss of memory content as at reduced supply voltage in rest state the memory cells have a lower protection against interference. Furthermore disadvantageously in this circuit arrangement there is an increased risk of data loss also during the reactivation process.
If namely at the start of the reactivation process the two switching transistors are closed, the circuit part with the memory cells must be charged to the amount of the voltage in the global power supply path so that a relatively high current flows which at the start of the reactivation process can lead to data loss because of the low interference protection. Furthermore by closing the switching transistors the local power supply path of the circuit part is connected low impedance with the global power supply path so that also current peaks caused by other circuit parts can also lead to data loss in this phase of reduced interference protection.
The present invention is therefore based on the object of creating a circuit arrangement or a process of the type described initially with which a circuit part can be set into rest state and reactivated without the risk of disruptive current or voltage peaks.
According to the invention this task is solved by a circuit arrangement and a process. Advantageous refinements and embodiment forms of the present invention are also described.
The additional rest state power supply path allows essentially better operating conditions to be created for a circuit part in the rest state as the power supply path for the rest state can be designed according to the features necessary for a fault-free rest state independently of the global power supply path. For the global power supply path to supply the active circuit parts usually a low impedance connection is required in order to guarantee a constant power supply even on changing power consumption, and also to allow the supply with increased current to achieve high switch speeds. Such a low impedance design however also transfers current and voltage peaks better and thus with the arrangement known in the state of the art can disrupt circuit parts in the rest state. The additional power supply path for the rest state according to the invention however need not supply high currents and hence can be designed with high impedance so that a better decoupling is achieved from the current and voltage peaks occurring in the circuit.
With the solution according to the invention in general certain circuit parts can be decoupled from a first or the global power supply path and coupled to a second power supply path or the rest state power supply path. If now inactive circuit parts alone are coupled to the second power supply path, on this necessarily essentially fewer current and power peaks occur so that the circuit parts coupled to these are exposed to less disruption. For example these can be general circuit parts which almost must be supplied with voltage even in inactive state, where however interference via the power supply should be avoided.
If on the circuit means for connecting the global power supply path with the rest state power supply path a voltage drop occurs when current is flowing, in this way the supply voltage of circuit part in the rest state can be reduced whereby its power consumption is usually lowered. Such circuit means can for example be transistor diodes, diodes or Zener diodes with which a variable voltage drop can be set. For transistor diodes or diodes, several can be connected in series to achieve a greater voltage drop and hence a lower power supply to the circuit part. Furthermore as circuit means switching transistors can be used where however it must be ensured that the switching transistors must not be closed as at the same time as the first switching means.
Furthermore it is possible to apply a lower voltage to the rest state power supply path so that for the same voltage drop at the second switching means a lower power supply of the circuit part can be achieved. In addition in this way the efficiency of the entire circuit can be increased as the voltage difference between the global and the rest state power supply paths can be created not exclusively via a voltage drop at the circuit means but also in other ways in particular by voltage transformers.
Advantageously the circuit arrangement has second switching means for connecting the global power supply path with the rest power supply path. In this way the interference resistance during the reactivation process can be increased as a circuit part in rest state is first charged with the interference-resistant rest state power supply path by closing the second switching means and then connected with the global power supply path by closing the first switching means. Thus even at the start of the reactivation process where, because of the still low voltage, the interference resistance is less, no current or voltage peaks occurring on the global power supply path can disrupt the circuit.
As soon as the circuit part to be reactivated is adequately charged via the rest state power supply path by closing the second switching means and connected to the global power supply path by closing the first switching means, the second switching means are opened again in order to prevent a low impedance connection of the global power supply path with the rest state power supply path. Otherwise disadvantageously electrical interference from the global power supply path could reach the rest state power supply path and damage circuit parts in rest state.
Advantageously switching means MOS transistors are used as these can be triggered with low power levels and in the controlled open state have a low voltage drop. If the circuit part to be put into rest state is a MOS circuit, switching means designed as MOS transistors can advantageously be integrated on the semi-conductor of the circuit part.
The invention will now be explained below with reference to preferred embodiments shown in the enclosed drawing.
FIG. 1 shows a known circuit arrangement according to the state of the art,
FIG. 2 shows a first embodiment of the circuit arrangement according to the invention,
FIG. 3 shows a second embodiment of the circuit arrangement according to the invention, and
FIG. 4 shows the temporal development of various voltages or currents within the circuit arrangement according to FIG. 3.
The circuit arrangement shown in FIG. 1 has a circuit part 1 to be put into the rest state, which contains memory cells which must be supplied with a voltage—albeit reduced—even in rest state in order not to lose their memory contents. The circuit part 1 has a positive power supply connection 1 and a negative power supply connection 3. Furthermore the circuit part 1 has connections 4, 5 connected with the internal semi-conductor substrate via which a substrate voltage can be applied. Because of the substrate control effect this leads to higher usage voltages in the memory transistors so that for the reduced power supply in rest state, the interference protection is increased.
The power supply connections 2, 3 of the circuit part 1 are connected to the positive part 8 and negative part 9 respectively of a local power supply path.
The local voltage supply paths 8, 9 which are in direct connection with the circuit part 1 are again connected, by means of two switching transistors 12, 13 each with parallel connected transistor diodes 14, 15, with the positive part 6 and negative part 7 respectively of a global power supply path. Thus the transistor diode 14 is connected between the positive part 6 of the global power supply path 6, 7 and the positive part 8 of the local power supply path 8, 9 so that the current can flow only from positive parts 6 of the global power supply path 6, 7 to the positive path 8 of the local power supply path 8, 9. The same applies in reverse for the second transistor diode 15 between the negative parts 7, 9 of the global and local power supply paths.
In active operation the two switching transistors 12 or 13 are closed so that the circuit part 1 can be connected low impedance via the local power supply path 8, 9 with the global power supply path 6, 7. In order to put the circuit part 1 into rest state, the two switching transistors 12, 13 are opened whereby the voltage between the positive parts 6, 7 and the negative parts 7, 9 of the two power supply paths 6, 7, 8, 9 rises. When the voltage reaches an amount at which the two transistor diodes 14, 15 begin to conduct, a current flows through the circuit 1 from the global power supply path 6, 7 via the two transistor diodes 14, 15 and the local power supply path 8, 9. The voltage present at circuit 1 in rest state is equal to the voltage of the global power supply path 6, 7 less the two voltage drops at the two transistors 14, 15. Because of the lower supply voltage of the circuit 1, its current requirement is also reduced so that by this measure the current consumption can be lowered.
FIG. 2 shows a first embodiment of the circuit arrangement according to the invention. This has in addition to the circuit arrangement shown in FIG. 1 a rest state power supply path 10, 11 which is provided exclusively to supply circuit parts set into the rest state.
Also with the embodiment described, the transistor diodes 14, 15 are each connected between the local power supply path 8, 9 and rest state power supply path 10, 11. If now the switching transistors 12, 13 are blocked in order to put a circuit part 1 into rest state, and if the voltage of the local power supply path 8, 9 falls below the value of the voltage in the rest state power supply path 10, 11 less the voltage drops in the transistor diodes 14, 15, a current begins to flow from the rest state power supply path 10, 11 via the two transistor diodes 14, 15 through the circuit part 1. By blocking the two switching transistors 12, 13 thus the circuit part 1 is completely decoupled from the global power supply path 6, 7 and via the transistor diodes 14, 15 coupled to the rest state power supply path 10, 11.
The rest state power supply path 10, 11 is connected with the global power supply path 6, 7 at a point which lies as close as possible to the input point of the supply voltage in order to be decoupled from the current or voltage peaks which under certain circumstances can be created in the global power supply path by active circuit parts. For example the global power supply path 6, 7 and the rest state power supply path 10, 11 can both be connected directly to connection points at which the supply voltage for the entire circuit is applied, whereby this remains the sole connection between the two power supply paths. Furthermore the rest state power supply path 10, 11 can be connected via a resistor and/or an inductive resistor to the common power supply in order to achieve a better decoupling from the global power supply path 6, 7.
If now the circuit part 1 is reactivated, the two switching transistors 12, 13 are closed. As in the controlled open state these have a lower voltage drop than the two transistor diodes 14, 15, the local power supply path 8, 9 is charged via the switching transistors 12, 13 to almost the voltage value of the global power supply path 6, 7. As soon as the voltage difference between the positive parts 8, 10 or between the negative parts 9, 11 of the local power supply path 8, 9 or the rest state power supply path 10, 11 becomes less than the passage voltage of the transistor diodes 14, 15, these are blocked. The circuit 1 with its local power supply path 8, 9 is thus decoupled from the rest state power supply path 10, 11 and supplied exclusively via the switching transistors 12, 13 from the global power supply path 6, 7.
FIG. 3 shows a second embodiment which corresponds essentially to the circuit arrangement shown in FIG. 2. The only difference is that connected in parallel to each of the two transistor diodes 14, 15 is a further switching transistor 16, 17. By this means, on the reactivation process, a further improvement in the interference resistance can be achieved. For this to reactivate the circuit part 1 set in the rest state, first the switching transistors 16, 17 are closed which connect the local power supply path 8, 9 low impedance with the rest state power supply path 10, 11. As the voltage drop at the two controlled open switching transistors 16, 17 is less than that of the parallel-connected transistor diodes 14, 15, the voltage in the local power supply path 8, 9 is raised almost to the value of the voltage in the rest state power supply path 10, 11. Advantageously here during the reactivation process in which right at the start the interference susceptibility is increased because of the still low supply voltage, the circuit 1 is connected with the rest state power supply path 10, 11 on which no or at least essentially lower current and voltage peaks occur.
As soon as the voltage in the local power supply path 8, 9 is raised to the value of the voltage in the rest state power supply path 10, 11 or at least to a value at which the interference protection of the circuit 1 is sufficiently low, the switching transistors 16, 17 between the local power supply path 8, 9 and the rest state power supply path 10, 11 are opened and the switching transistors 12, 13 between the local power supply path 8, 9 and the global power supply path 6, 7 closed. In this way the circuit 1 to be set into active state, in which it can cause current or voltage peaks, is again completely coupled to the global power supply path 6, 7 and decoupled from the rest state power supply path 10, 11, which according to the invention should remain reserved for the non-active circuits.
The development of the individual switch or current or voltage signals in the circuit arrangement according to the second embodiment is shown in FIG. 4. Here A and D indicate the active state, B the rest state and C the reactivation process of the circuit 1. The line 20 represents an activation signal which controls the switching transistors 12, 13 to connect the global power supply path 6, 7 and local power supply path 8, 9. The line 21 shows the current fluctuations of the current flowing through the circuit 1. The line 22 corresponds to the potential of the positive part 8 of the local power supply path 8, 9, in contrast to which the line 23 corresponds to the potential of the negative part 9 of the local power supply path 8, 9. The line 24 corresponds to a second activation signal which controls the two switching transistors 16, 17 to connect the local power supply path 8, 9 and the rest state power supply path 10, 11.
In the active phases of the circuits 1 A, D, the two switching transistors 12, 13 (line 20) are triggered and the two switching transistors 16, 17 (line 24) are not triggered or opened so that the circuit 1 is supplied exclusively by the global power supply path 6, 7. As it is clear from lines 22 and 23, in this phase at circuit 1 a high operating voltage is present which essentially corresponds to the voltage of the global power supply path 6, 7. As line 21 shows, the circuit 21 in this operating state is however also exposed to the current peaks occurring in the global power supply path 6, 7.
In rest state B the two switching transistors 12, 13 (line 20) are no longer triggered or opened whereby the switching transistors 16, 17 (line 24) remain opened so that the voltage on circuit 1 (lines 22 and 23) falls to a lower level after a certain discharge time. This voltage corresponds to the voltage at the rest state power supply path 10, 11 less the voltage drops in the two transistor diodes 14, 15 via which in this phase only the current flows to supply circuit 1.
In the reactivation phase C the two switching transistors 16, 17 (line 24) are closed whereas the two switching transistors 12, 13 (line 20) remain open so that the voltage in the local power supply path 8, 9 is slowly raised to the value of the voltage in the rest state power supply path 10, 11. In this phase a small current jump (line 21) occurs only at the start when the two switching transistors 16, 17 (line 24) are triggered, without however the circuit 1 being exposed to the essentially higher current peaks occurring in the active phases A, D.
At the end of the reactivation process C the two switching transistors 16, 17 (line 24) are opened and the two switching transistors 12, 13 (line 20) closed so that the circuit 1 is again coupled low impedance to the global power supply path 6, 7. In this state the circuit 1 is again exposed to the current peaks (line 21) occurring in the global power supply path 6, 7 where however it is now operated with the voltage of the global power supply path 6, 7 so that the current peaks cannot disrupt its operation.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5781062 *Jan 3, 1996Jul 14, 1998Mitsubishi Denki Kabushiki KaishaSemiconductor integrated circuitUS6031778 *Jul 23, 1997Feb 29, 2000Mitsubishi Denki Kabushiki KaishaSemiconductor integrated circuitUS6049245 *Sep 16, 1998Apr 11, 2000Lg Semicon Co., Ltd.Power reduction circuitUS6107869 *Jun 11, 1998Aug 22, 2000Hitachi, Ltd.Semiconductor integrated circuitDE19811353A Title not available* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS6836175 *Aug 12, 2003Dec 28, 2004Oki Electric Industry Co., Ltd.Semiconductor integrated circuit with sleep memoryUS7212065 *Aug 20, 2004May 1, 2007Matsushita Electric Industrial Co., Ltd.Semiconductor integrated circuit device capable of restraining variations in the power supply potentialUS7737770 *Mar 31, 2006Jun 15, 2010Intel CorporationPower switches having positive-channel high dielectric constant insulated gate field effect transistorsUS7999607 *May 6, 2010Aug 16, 2011Intel CorporationPower switches having positive-channel high dielectric constant insulated gate field effect transistorsUS8022753 *Sep 20, 2011Fujitsu LimitedSemiconductor integrated circuit with intermittent power supply operation of circuit blocksUS8390146 *Feb 26, 2009Mar 5, 2013Panasonic CorporationSemiconductor integrated circuit and various devices provided with the sameUS8406075 *Mar 26, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Ultra-low leakage memory architectureUS20040108884 *Aug 12, 2003Jun 10, 2004Koichi MorikawaSemiconductor integrated circuit with sleep memoryUS20050040879 *Aug 20, 2004Feb 24, 2005Matsushita Electric Industrial Co.Semiconductor integrated circuit deviceUS20070121358 *Nov 7, 2006May 31, 2007Oki Electric Industry Co., Ltd.Semiconductor integrated circuitUS20070236850 *Mar 31, 2006Oct 11, 2007Kuhn Kelin JPower switches having positive-channel high dielectric constant insulated gate field effect transistorsUS20080284504 *Jun 17, 2008Nov 20, 2008Oki Electric Industry Co., Ltd.Semiconductor integrated circuitUS20100109732 *Oct 28, 2009May 6, 2010Lutz DatheIntegrated circuit, control method, and use of a circuit for a sleep mode and an operating modeUS20100117714 *Jan 15, 2010May 13, 2010Fujitsu LimitedSemiconductor Integrated CircuitUS20100133902 *Feb 26, 2009Jun 3, 2010Tetsuji GotouSemiconductor integrated circuit and various devices comprising the semiconductor integrated circuitUS20100214005 *Aug 26, 2010Kuhn Kelin JPower Switches Having Positive-Channel High Dielectric Constant Insulated Gate Field Effect TransistorsUS20100254209 *Jan 26, 2010Oct 7, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Ultra-Low Leakage Memory ArchitectureUS20120200345 *Feb 7, 2012Aug 9, 2012Samsung Electronics Co., Ltd.Integrated circuit having power gating function and semiconductor device including the same* Cited by examinerClassifications U.S. Classification327/544International ClassificationH03K19/00, H02J9/00, G11C5/14Cooperative ClassificationH02J9/005, H03K19/0016, G11C5/147European ClassificationH03K19/00P6, G11C5/14RLegal EventsDateCodeEventDescriptionJun 20, 2002ASAssignmentOwner name: INFINEON TECHNOLOGIES AG, GERMANYFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BERTHOLD, JOERG;REEL/FRAME:013027/0083Effective date: 20020526Nov 23, 2006FPAYFee paymentYear of fee payment: 4Nov 19, 2010FPAYFee paymentYear of fee payment: 8Nov 20, 2014FPAYFee paymentYear of fee payment: 12RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services