Source: http://www.google.com/patents/US6856572?dq=5,598,374
Timestamp: 2017-06-27 17:39:07
Document Index: 210765507

Matched Legal Cases: ['Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60']

Patent US6856572 - Multi-headed decoder structure utilizing memory array line driver with dual ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA memory array decoder organization readily interfaces to array lines having extremely dense pitch, and in particular interfaces to extremely dense array lines of a three-dimensional memory array. In an exemplary embodiment, a multi-headed decoder includes a group of array line driver circuits associated...http://www.google.com/patents/US6856572?utm_source=gb-gplus-sharePatent US6856572 - Multi-headed decoder structure utilizing memory array line driver with dual purpose driver deviceAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS6856572 B2Publication typeGrantApplication numberUS 10/306,887Publication dateFeb 15, 2005Filing dateNov 27, 2002Priority dateApr 28, 2000Fee statusPaidAlso published asUS20030128581, US20030214841Publication number10306887, 306887, US 6856572 B2, US 6856572B2, US-B2-6856572, US6856572 B2, US6856572B2InventorsRoy E. Scheuerlein, Matthew P. CrowleyOriginal AssigneeMatrix Semiconductor, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (21), Non-Patent Citations (2), Referenced by (172), Classifications (17), Legal Events (10) External Links: USPTO, USPTO Assignment, EspacenetMulti-headed decoder structure utilizing memory array line driver with dual purpose driver device
US 6856572 B2Abstract
A memory array decoder organization readily interfaces to array lines having extremely dense pitch, and in particular interfaces to extremely dense array lines of a three-dimensional memory array. In an exemplary embodiment, a multi-headed decoder includes a group of array line driver circuits associated with a single decode node. Each array line driver circuit couples its associated array line through a first device to an associated upper bias node which is generated to convey either a selected bias condition or an unselected bias condition thereon appropriate for the array line. Each array line driver circuit also couples its associated array line through a second device to an associated lower bias node which is generated to convey an unselected bias condition appropriate for the array line. The array line driver circuits for several different decode nodes may be physically arranged in one or more banks.
1. An intergated circuit comprising:
a memory array having at least a plurality of array lines on a first layer of the memory array; a decoder circuit for generating a plurality of decoder outputs; a plurality of array line driver circuits, each responsive to an associated decoder output and having an output coupled to a corresponding one of the plurality of array lines, each respective array line driver circuit comprising a first device for driving the respective array line at times to a selected array line bias condition and at other times to an unselected array line bias condition; and a second device for driving the respective array line at times to the unselected array line bias condition. 2. The integrated circuit as recited in claim 1 wherein each respective first device is configured to couple the respective array line to an associated bias node which is driven at times to the unselected array line bias condition and at other times to the selected array line bias condition.
3. The integrated circuit as recited in claim 1 wherein:
the memory array comprises a three-dimensional memory array having a plurality of array lines of a first type on each of at least two layers. 4. The integrated circuit as recited in claim 3 wherein:
the plurality of array lines of the first type comprise word lines for the array. 5. The integrated circuit as recited in claim 3 wherein:
the plurality of array lines of the first type comprises bit lines for the array. 6. The integrated circuit as recited in claim 1 wherein:
the unselected bias condition at times comprises an unselected bias voltage; and the unselected bias condition at other times comprises a floating state. 7. The integrated circuit as recited in claim 1 further comprising:
a first bias generator circuit for generating on a first bias node at times the selected array line bias condition and at other times the unselected array line bias condition; wherein the respective first device of at least two array line driver circuits is coupled to the first bias node. 8. The integrated circuit as recited in claim 7 further comprising:
a second bias generator circuit for generating on a second bias node at times the unselected array line bias condition; wherein the respective second device of at least two array line driver circuits is coupled to the second bias node. 9. The integrated circuit as recited in claim 1 further comprising:
a first bias generator circuit for generating on a first bias node at times the unselected array line bias condition; and a second bias generator circuit for generating on a second bias node at times the unselected array line bias condition; wherein the respective first device of at least two array line driver circuits is coupled to the first bias node; and wherein the respective second device of at least two array line driver circuits is coupled to the second bias node. 10. The integrated circuit as recited in claim 6 wherein:
the first device of each array line driver circuits comprises a PMOS transistor having a threshold voltage lower in magnitude than the unselected bias voltage. 11. An integrated circuit comprising:
a memory array having array lines on at least one layer exiting to a given side of the array; a decoder circuit for generating a plurality of decoder outputs; a plurality of array line driver circuits, each having an output coupled to a corresponding one of the array lines, a respective plurality of said array line driver circuits coupled to each respective decoder output, each array line driver circuit for coupling its corresponding array line to an associated one of a plurality of first bias nodes when its associated decoder output is selected, and for coupling its corresponding array line to an associated one of a plurality of second bias nodes when its associated decoder output is unselected; a plurality of first bias circuits for respectively generating a suitable condition on the plurality of first bias nodes; and a plurality of second bias circuits for respectively generating a suitable condition on the plurality of second bias nodes. 12. The integrated circuit as recited in claim 11 wherein:
the suitable condition on at least one of the first bias nodes is at times a selected array line bias condition, whereby an array line driver coupled thereto and driven by a selected decode node couples its associated array line to the selected array line bias condition; and the suitable condition on at least another one of the first bias nodes is at times an unselected array line bias condition, whereby an array line driver coupled thereto and driven by a selected decode node couples its associated array line to the unselected array line bias condition. 13. The integrated circuit as recited in claim 12 wherein the suitable condition on at least one of the first bias nodes is at times a floating node condition, whereby an array line driver coupled thereto and driven by a selected decode node couples its associated array line to a floating node.
14. The integrated circuit as recited in claim 11 wherein:
the number of first bias circuits and thereby the number of first bias nodes is equal to the number of array line drivers coupled to the same decode node. 15. The integrated circuit as recited in claim 11 wherein:
the memory array comprises array lines on each of at least two layers exiting to the given side of the array. 16. The integrated circuit as recited in claim 15 wherein:
the number of second bias circuits and thereby the number of second bias nodes is equal to the number of layers having array lines exiting to the given side of the memory array. 17. The integrated circuit as recited in claim 15 wherein:
the number of second bias circuits and thereby the number of second bias nodes is less than the number of layers having array lines exiting to the given side of the memory array. 18. An integrated circuit comprising:
a three-dimensional memory array having array lines of a first type on at least one layer; a plurality M of upper bias node circuits for respectively generating a suitable condition on a plurality M of upper bias nodes; a plurality N of lower bias node circuits for respectively generating on a plurality N of lower bias nodes a bias condition appropriate for unselected array lines on an associated layer; a decoder circuit comprising a plurality of decoder outputs; a plurality of array line driver circuits, each having an input coupled to an associated decoder output, and having an output coupled to a corresponding one of the array lines, wherein a respective plurality M of said array line driver circuits is associated with each respective decoder output, and wherein each respective array line driver circuit associated with a given decode node couples its corresponding array line at times to a respective one of the plurality M of upper bias nodes, and couples its corresponding array line at other times to an associated one of the plurality N of lower bias nodes. 19. The integrated circuit as recited in claim 18 wherein:
each respective array line driver circuit associated with a given decode node couples its corresponding array line through a respective first device to a respective one of the plurality M of upper bias nodes when the given decode node is selected, and couples its corresponding array line through a respective second device to an associated one of the plurality N of lower bias nodes when the given decode node is unselected. 20. The integrated circuit as recited in claim 18 wherein:
M is equal to N. 21. The integrated circuit as recited in claim 18 wherein:
M is greater than N. 22. The integrated circuit as recited in claim 18 wherein:
the memory array has array lines of a first type on each of a number of layers which is greater than N. 23. The integrated circuit as recited in claim 18 wherein:
the memory array has array lines of a first type on each of a number of layers which is equal to N or N+1. 24. The integrated circuit as recited in claim 18 wherein:
M is equal to 16; N is equal to 4; and the array has 8 memory planes. 25. The integrated circuit as recited in claim 24 wherein:
the memory array has array lines of the first type on 5 layers, each respective one on the lower-most layer being connected to a respective one on the upper-most layer and driven respectively as one logical array line. 26. The integrated circuit as recited in claim 24 wherein:
the memory array has array lines of the first type on 4 layers. 27. The integrated circuit as recited in claim 18 wherein:
the memory array has array lines of the first type on at least 4 layers, and array lines of a first pair of layers share a first one of the N lower bias nodes, and array lines of a second pair of layers share a second one of the N lower bias nodes. 28. An integrated circuit comprising:
a three-dimensional memory array having array lines of a first type on each of at least two layers; a decoder circuit comprising a plurality of decoder outputs; a plurality of array line driver circuits, each baying an input coupled to an associated decoder output, and having an output coupled to a corresponding one of the array lines, wherein a respective plurality M of said array line driver circuits is associated with each respective decoder output; wherein each respective array line driver circuit associated with a given decode node couples its corresponding array line to a respective one of a plurality M of selected bias nodes when its associated decode node is selected, and couples its corresponding array line to an associated one of a plurality N of unselected bias nodes when its associated decode node is not selected; wherein the array line driver circuits associated with a given decode node correspond to at least two array lines on each of at least two layers of the memory array; a plurality M of selected bias circuits for respectively generating a suitable condition on the plurality M of selected bias nodes; and a plurality N of unselected bias circuits for respectively generating on the plurality N of unselected bias nodes a bias condition appropriate for unselected array lines on an associated one of the layers. 29. The integrated circuit as recited in claim 28 wherein:
at most one of the selected bias circuits conveys a selected bias voltage onto its associated selected bias node, and remaining ones of the selected bias circuits convey an unselected bias condition on the remaining selected bias nodes. 30. The integrated circuit as recited in claim 29 wherein:
the unselected bias condition includes an unselected bias voltage for those selected bias nodes associated with unselected array lines on a selected layer of the array. 31. The integrated circuit as recited in claim 29 wherein:
the unselected bias condition includes an unselected bias voltage for those selected bias nodes associated with array lines on a non-selected layer of the array adjacent to the selected layer. 32. The integrated circuit as recited in claim 29 wherein:
the unselected bias condition includes a floating condition for those selected bias nodes associated with array lines on a layers of the array other than the selected layer and layers adjacent to the selected layer. 33. The integrated circuit as recited in claim 28 wherein:
M is equal to N. 34. The integrated circuit as recited in claim 28 wherein:
M is greater than N. 35. The integrated circuit as recited in claim 28 wherein:
the memory array has array lines of a first type on each of a number of layers which is greater than N. 36. The integrated circuit as recited in claim 28 wherein:
the memory array has array lines of a first type on each of a number of layers which is equal to N or N+1. 37. The integrated circuit as recited in claim 28 wherein:
M is equal to 16; N is equal to 4; and the array has 8 memory planes. 38. The integrated circuit as recited in claim 37 wherein:
the memory array has array lines of the first type on 5 layers, each respective one on the lower-most layer being connected to a respective one on the upper-most layer and driven respectively as one logical array line. 39. The integrated circuit as recited in claim 37 wherein:
die memory array has array lines of the first type on 4 layers. 40. The integrated circuit as recited in claim 28 wherein:
the memory array has array lines of the first type on at least 4 layers, and array lines of a first pair of layers share a first one of the N lower bias nodes, and array lines of a second pair of layers share a second one of the N lower bias nodes. 41. An integrated circuit comprising:
a memory array having word lines and bit lines; a decoder circuit comprising a plurality of decoder outputs; and a respective word line driver circuit for each respective word line, each word line driver circuit responsive to an associated decoder output and having a first device for driving its associated word line to either a selected bias voltage or to an unselected bias condition conveyed on a first bus line, and having a second device for driving its associated word line to an unselected bias condition conveyed on a second bus line. 42. The integrated circuit as recited in clam, 41 wherein:
the memory array comprises a three-dimensional memory array having word lines on at least two layers of the memory array. 43. The integrated circuit as recited in claim 42 wherein:
each decoder output is associated with a respective plurality of word line driver circuits, each having word line driver circuits respectively associated with at least two word lines on each of at least two layers of the memory array. 44. The integrated circuit as recited in claim 41 wherein:
the unselected bias condition at times comprises an unselected bias voltage; and the unselected bias condition at other times comprises a floating state. 45. The integrated circuit as recited in claim 41 further comprising:
a plurality of first bias generator circuits for generating on a respective plurality of first bus lines at times the selected bias voltage and at other times the unselected bias condition; and a plurality of second bias generator circuits for generating on a respective plurality of second bus lines at times the unselected bias condition; wherein the respective first device of at least two word line driver circuits is coupled to one of the first bus lines; and wherein the respective second device of at least two word line driver circuits is coupled to one of the second bus lines. 46. The integrated circuit as recited in claim 44 wherein:
the first device of each word line driver circuit comprises a PMOS transistor having a threshold voltage lower in magnitude than the unselected bias voltage. Description
This application is a continuation-in-part of U.S. application Ser. No. 09/897,705, filed Jun. 29, 2001, now U.S. Pat. No. 6,631,085 which is a continuation-in-part of U.S. application Ser. No. 09/814,727, filed Mar. 21, 2001, now U.S. Pat. No. 6,420,215 which itself is a continuation-in-part of U.S. application Ser. No. 09/560,626, filed Apr. 28, 2000, now abandoned, each of which applications is hereby incorporated by reference; application Ser. No. 09/897,705 claims the benefit of U.S. Provisional Application No. 60/277,794, filed Mar. 21, 2001, the benefit of U.S. Provisional Application No. 60/277,815, filed Mar. 21, 2001, and the benefit of U.S. Provisional Application No. 60/277,738, filed Mar. 21, 2001, moreover, this application is also a continuation-in-part of U.S. application Ser. No. 09/896,814, filed Jun. 29, 2001 now U.S. Pat. No. 6,567,287, which application is hereby incorporated by reference; application Ser. No. 09/896,814 also claims the benefit of U.S. Provisional Application No. 60/277,794, filed Mar. 21, 2001, which application is hereby incorporated by reference; Application Ser. No. 09/896,814 also claims the benefit of U.S. Provisional Application No. 60/277,815, filed Mar. 21, 2001, and the benefit of U.S. Provisional Application No. 60/277,738, filed Mar. 21, 2001.
This application is related to co-pending U.S. application Ser. No. 10/306,888, filed on even date herewith, entitled “Tree Decoder Structure Particularly Well-Suited to Interfacing Array Lines Having Extremely Small Layout Pitch” by Roy E. Schenerlein and Matthew P. Crowley, which application is hereby incorporated by reference in its entirety.
Semiconductor integrated circuits have progressively reduced their feature linewidths into the deep sub-micron regime. Moreover, recent developments in certain memory cell technologies have resulted in word lines and bit line having an extremely small pitch. For example, certain passive element memory cell arrays may be fabricated having word lines approaching the minimum feature size (F) and minimum feature spacing for the particular word line interconnect layer, and also having bit lines approaching the minimum feature width and minimum feature spacing for the particular bit line interconnect layer. Moreover, three-dimensional memory arrays having more than one plane of memory cells have been fabricated implanting such so-called 4F2 memory cells on each memory plane. Exemplary three-dimensional memory arrays are described in U.S. Pat. No. 6,034,882 to Johnson, entitled “Vertically Stacked Field Programmable Nonvolatile Memory and Method of Fabrication.”
However, the area required for implementing decoder circuits for word lines and bit lines has not achieved such dramatic reductions. Consequently, interfacing the word line decoders and bit line decoders to such tightly spaced word lines and bit lines within such very dense arrays has become extremely difficult, and limits the density of memory arrays otherwise achievable. There remains a continued need for improved decoder structures capable of interfacing with large numbers of array lines having a very small pitch, and particularly if such array lines exist on more than one layer, as in a three-dimensional memory array having more than one plane of memory cells.
An improved decoder organization for a memory array readily interfaces to array lines, such as word lines, having extremely dense pitch, and in particular interfaces to extremely dense array lines of a three-dimensional memory array. In exemplary embodiments, a multi-headed decoder includes a group of array line driver circuits associated with a single decode node. Each array line driver circuit at times couples its associated array line, such as through a first device, to an associated upper bias node which is generated to convey either a selected bias condition or an unselected bias condition. Each array line driver circuit also couples at other times its associated array line, such as through a second device, to an associated lower bias node which is generated to convey an unselected bias condition appropriate for the array line. The array line driver circuits for several different decode nodes may be physically arranged in one or more banks.
In some embodiments the decoder circuit is arranged to interface to array lines on a layer exiting to a given side of the array. Other array lines on the same layer may exit to the side opposite the given side, and may interface to other decoder circuits. In certain embodiments, each decode node includes a respective head associated with at least two array lines on each of at least two layers of a three-dimensional memory array. For some embodiments, the unselected bias condition appropriate for an array line may be a function of whether the array line layer is selected or unselected. The unselected bias condition appropriate for an array line may also be a function of the array line layer's position relative to the selected layer. In other embodiments, each decode node includes a respective head associated with a larger number of array lines on a single memory array layer, such as for a two-dimensional memory array having only one plane of memory cells.
In certain embodiments of the invention an integrated circuit includes a memory array having at least a plurality of array lines on a first layer of the memory array and a decoder circuit for generating a plurality of decoder outputs. A plurality of array line driver circuits, each responsive to an associated decoder output and having an output coupled to a corresponding one of the plurality of array lines is also included. Each respective array line driver circuit includes a first device for driving the respective array line at times to a selected array line bias condition and at other times to an unselected array line bias condition, and a second device for driving the respective array line at times to the unselected array line bias condition.
In some embodiments each respective first device is configured to couple the respective array line to an associated bias node which is driven at times to the unselected array line bias condition and at other times to a selected array line bias condition. The memory array may be a three-dimensional memory array having a plurality of array lines of a first type on each of at least two layers. Moreover, the plurality of array lines of the first type may be used as word lines for the array, and may be used as bit lines. In some embodiments the unselected bias condition at times may be an unselected bias voltage, and at times may be a floating state.
In some embodiments the integrated circuit may include a first bias generator circuit for generating on a first bias node at times the selected array line bias condition and at other times the unselected array line bias condition, and the respective first device of at least two array line driver circuits may be coupled to the first bias node. In some embodiments the integrated circuit may include a second bias generator circuit for generating on a second bias node at times the unselected array line bias condition, and the respective second device of at least two array line driver circuits may be coupled to the second bias node.
In some embodiments the respective first device of each array line driver circuits is a PMOS transistor having a threshold voltage lower in magnitude than the unselected bias voltage.
In some embodiments an integrated circuit includes a memory array having word lines and bit lines, and a decoder circuit including a plurality of decoder outputs. The integrated circuit further includes a respective word line driver circuit for each respective word line, each word line driver circuit responsive to an associated decoder output and having a first device for driving its associated word line to either a selected bias voltage or to an unselected bias condition conveyed on a first bus line, and having a second device for driving its associated word line to an unselected bias condition conveyed on a second bus line. The memory array may be, for certain embodiments, a three-dimensional memory array having word lines on at least two layers of the memory array. In some embodiments, each decoder output is associated with a respective plurality of word line driver circuits, each having word line driver circuits respectively associated with at least two word lines on each of at least two layers of the memory array. The unselected bias condition at times is generated as an unselected bias voltage, and for some embodiments, may be generated at times as a floating state.
In some embodiments the integrated circuit includes a plurality of first bias generator circuits for generating on a respective plurality of first bus nodes at times the selected bias voltage and at other times the unselected bias condition, and a plurality of second bias generator circuits for generating on a respective plurality of second bias nodes at times the unselected bias condition. The respective first device of at least two word line driver circuits may be coupled to one of the first bus nodes, and the respective second device of at least two word line driver circuits may be coupled to one of the second bus nodes.
FIG. 1, labeled prior art, is a block diagram of a memory array and supporting row and column circuits.
FIG. 2, labeled prior art, is a perspective view depicting an exemplary three-dimensional memory array.
FIG. 3 is an electrical schematic diagram representing a multi-headed decoder circuit in accordance with an embodiment of the present invention.
FIG. 4 is a block diagram representing a multi-headed decoder circuit in accordance with an embodiment of the present invention.
FIG. 5 is an electrical schematic diagram of a multi-headed decoder circuit supporting a group of sixteen word lines in accordance with an embodiment of the present invention.
FIG. 6 is a diagram representing an exemplary physical layout arrangement of the multi-headed decoder shown in FIG. 5.
FIG. 7 is an electrical schematic diagram of a multi-headed decoder circuit supporting a group of sixteen word lines in accordance with an embodiment of the present invention.
FIG. 8 is a diagram representing an exemplary physical layout arrangement of the multi-headed decoder shown in FIG. 7.
FIG. 9 is a diagram representing an exemplary physical layout arrangement of another embodiment of the present invention.
FIG. 10 is a cross-sectional diagram depicting a contiguous block of array lines as simultaneously selected by a decoder circuit in accordance with an embodiment of the present invention.
FIG. 11 is a block diagram depicting multiple sub-arrays of an integrated circuit, having word lines shared by two adjacent sub-arrays and driven by a decoder circuit located beneath one of the sub-arrays.
FIG. 12 is a block diagram depicting multiple sub-arrays of an integrated circuit, having separate word lines for two adjacent sub-arrays, each driven by a decoder circuit located beneath one of the two adjacent sub-arrays.
FIG. 13 is a diagram representing an exemplary physical layout arrangement of a four-headed decoder circuit supporting a group of sixteen word lines within an inboard array and a group of sixteen word lines within an outboard array.
FIG. 14 is a diagram representing an exemplary physical layout arrangement of an eight-headed decoder circuit supporting a group of sixteen word lines within an inboard array and a group of sixteen word lines within an outboard array.
FIG. 15 is a diagram representing an exemplary physical layout arrangement of an sixteen-headed decoder circuit supporting a group of sixteen word lines within an inboard array and a group of sixteen word lines within an outboard array.
FIG. 16 is a diagram representing an exemplary physical layout arrangement of a multi-headed decoder circuit, including related pre-decoder circuits, decoder circuits, and bias circuits.
Referring now to FIG. 1, a block diagram is shown of an integrated circuit 100 including a memory array 102. In one embodiment of the invention, the memory array 102 is preferably a three-dimensional, non-volatile, field-programmable write-once memory array of passive element memory cells, although other memory arrays are also suitable and specifically contemplated, including re-writable arrays and two-dimensional arrays. As used herein, an integrated circuit having a three-dimensional memory array is assumed to be a monolithic integrated circuit, rather than an assembly of more than one monolithic integrated circuit. Each passive element memory cell within the memory array 102 is preferably a two-terminal memory cell having a steering element in series with a state change element, together connected between usually orthogonal (but not necessarily so) array terminal lines. These two elements within a memory cell may both be present before programming. Alternatively, the steering element within a given memory cell may be formed during programming of the memory cell. Suitable state change elements include those having a significant change of resistance, including both fuses and antifuses. A memory cell whose state change element is an antifuse may be termed an antifuse memory cell, whereas a memory cell whose state change element is a fuse may be termed a fuse memory cell.
The array terminal lines (also called array lines) at one layer may be termed word lines or X-lines. The array lines at a vertically adjacent layer may be termed bit lines or Y-lines. A memory cell is formed at the projected intersection of each word line and each bit line, and is connected between the respective intersecting word line and bit line. A three-dimensional memory array which has at least two levels of memory cells (i.e., two memory planes) may utilize at least more than one layer of word lines or more than one layer of bit lines. A group of word lines, each residing on a separate layer and substantially vertically-aligned (notwithstanding small lateral offsets on some layers), may be collectively termed a row. The word lines within a row preferably share at least a portion of the row address. Similarly, a group of bit lines, each residing on a separate layer and substantially vertically-aligned (again, notwithstanding small lateral offsets on some layers), may be collectively termed a column. The bit lines within a column preferably share at least a portion of the column address.
The array terminal lines of memory array 102 include the various layer(s) of word lines organized as rows, and the various layer(s) of bit lines organized as columns. The integrated circuit 100 includes a row circuits block 104 whose outputs 108 are connected to respective word lines of the memory array 102. The row circuits block 104 receives a group of M row address signals and one or more various control signals, and typically may include such circuits as row decoders and array terminal drivers for both read and write (i.e., programming) operations. The integrated circuit 100 also includes a column circuits block 106 whose input/outputs 110 are connected to respective bit lines of the memory array 102. The column circuits block 106 receives a group of N column address signals and one or more various control signals, and typically may include such circuits as column decoders, array terminal receivers, read/write circuitry, and I/O multiplexers. Circuits such as the row circuits block 104 and the column circuits block 106 may be collectively termed array terminal circuits for their connection to the various array terminals of the memory array 102.
FIG. 2 depicts an exemplary three-dimensional memory array 120 which incorporates passive element memory cells formed between vertically adjacent word lines and bit lines. Five word lines layers WL1, WL3, WL5, WL7, and WL9 are shown, and four bit line layers BL2, BL4, BL6, and BL8 are shown. A memory cell is formed at the projected intersection of each word line and bit line. For example, memory cell 123 is formed between word line WL3 and bit line BL4. Eight memory cells 121, 122, 123, 124, 125, 126, 127, and 128 are shown. As can be appreciated, a given bit line such as BL4 has a memory cell 124 formed above the bit line BL4, and another memory cell 123 formed below the bit line BL4, both of which are connected to the bit line BL4. A word line on the lower-most word line layer WL1 and a word line on the upper-most word line layer WL9 may be connected together and driven as one logical word line to address either memory cell 121 or 128, depending on whether bit line BL2 or BL8 is selected. In other words, there may be five actual word line layers which are treated as four logical layers.
In other configurations, the lower-most and upper-most layers may be bit line layers (e.g., BL1, BL3, BL5, BL7, and BL9), with word line layers vertically interspaced therebetween (e.g., WL2, WL4, WL6, and WL8). Similarly, a bit line on the lower-most layer BL1 and a bit line on the upper-most layer BL9 may be connected together and viewed as one logical bit line to address one of two memory cells, depending on which of word lines WL2 or WL8 is selected.
An advantageous passive element memory cell is a structure combining an antifuse and a diode in series as the memory cell. Suitable memory cells are described in U.S. Pat. No. 6,034,882 entitled “Vertically Stacked Field Programmable Nonvolatile Memory and Method of Fabrication.” Particularly suitable memory cells are also described in U.S. Pat. No. 6,420,215 in which, for an exemplary embodiment, a multi-level memory array is formed of a first plurality of spaced-apart rail stacks disposed at a first height and/or a first direction above a substrate, and a second plurality of spaced-apart rail stacks disposed above the first plurality of rail stacks and run in a second direction different than the first direction. An insulating layer is formed between the first rail stack and the conductor of the second rail stack which is capable of being selectively breached by passing a current. Other advantageous memory cell arrays are described in U.S. patent application Ser. No. 09/897,705 entitled “Three-Dimensional Memory Array Incorporating Serial Chain Diode Stack” filed on Jun. 29, 2001, and U.S. patent application Ser. No. 09/560,626 entitled “Three-Dimensional Memory Array and Method of Fabrication” filed on Apr. 28, 2000, both of which are hereby incorporated by reference in their entirety.
FIG. 3 is an electrical schematic diagram representing a multi-headed decoder circuit in accordance with an embodiment of the present invention as might be incorporated within the row circuits block 104 or the column circuits block 106. A group of three array lines are shown, labeled ARRAY LINE 1, ARRAY LINE 2, AND ARRAY LINE 3, as might represent word lines within the memory array. A decoder circuit 132 generates a decode output signal (also termed a “decoded” output signal) conveyed on node 133 to a group of “heads” 134, 136, 138 for the decoder. While shown here as three such heads, greater or lesser numbers of heads may be employed, and numbers equal to an integer power of two are more convenient and therefore preferred. Such a head may also be called an array line driver. Three such heads are shown here to emphasize three particular situations in which an array line may be driven by such a driver, although greater numbers of such array line drivers are preferred, as hereinafter described.
Array line driver 134 includes a PMOS transistor 135 and an NMOS transistor 140 arranged in an inverter type of structure. Assuming the decode output 133 is active (i.e., selected, and in this case at a low voltage), transistor 135 is turned on, which couples its associated ARRAY LINE 1 to the source node of the PMOS transistor 135, which may be termed a SELECTED BIAS NODE, also labeled 146. Colloquially, transistor 135 drives its output node ARRAY LINE 1 “up” to the bias voltage present on the corresponding SELECTED BIAS NODE 146 when the decode output 133 is active. A selected bias generator circuit 143 receives two control signals CTRL1 and CTRL2 and generates the SELECTED BIAS NODE 146 accordingly. As shown, CTRL1 is assumed to be active and CTRL2 is inactive, thus the PMOS transistor 144 is conductive and drives the corresponding SELECTED BIAS NODE 146 to a selected bias potential SEL BIAS 1, while transistor 145 remains off. Such a selected bias potential SEL BIAS 1 may be generated on-chip by internal circuits (not shown), or received from an external source of voltage off-chip. The role of the two control nodes CTRL1 and CTRL2, as well as additional embodiments of such selected bias generator circuits, is described in greater detail herebelow. In a preferred embodiment, the selected bias voltage SEL BIAS 1 may be approximately 11.0 volts during a write operation (i.e. programming operation) and may be approximately 2.4 volts during a read operation, although many other choices may be desirable, depending on the array technology chosen.
Array line driver 136 includes a PMOS transistor 137 and an NMOS transistor 141. Again assuming the decode output 133 is active, transistor 137 is turned on, which couples its associated ARRAY LINE 2 to the associated SELECTED BIAS NODE 155 to which the source of PMOS transistor 137 is coupled. A second selected bias generator circuit includes transistors 150 and 151, and receives two control signals CTRL4 and CTRL5 and generates the SELECTED BIAS NODE 155 accordingly. As shown, CTRL4 is assumed to be inactive and CTRL5 is active, thus the PMOS transistor 150 is off, and transistor 151 is conductive and drives the corresponding SELECTED BIAS NODE 155 to an unselected bias potential UNS BIAS 2. Such an unselected bias potential UNS BIAS 2 may be generated on-chip by internal circuits (not shown), or received from an external source of voltage off-chip.
As before, transistor 137 may be viewed as driving its ARRAY LINE 2 output node “up” to the bias voltage present on the corresponding SELECTED BIAS NODE labeled 155. Such a view results from historical behavior of inverter-like circuits in which the PMOS device (e.g., transistor 137) usually pulls the output node high. Consequently, a selected bias node may also be referred to as an “upper bias node.” However, the voltage to which the PMOS device 137 drives does not necessarily need to be a high voltage. For example, the unselected bias voltage UNS BIAS 2 may be nearer to ground than to VDD. As long as its voltage is above ground by at least as much as the PMOS threshold voltage, the PMOS device 137 will be conductive and will be able to drive the voltage of its output node ARRAY LINE 2 to the UNS BIAS 2 voltage. In a preferred embodiment, the unselected bias voltage UNS BIAS 2 may be approximately 0.9-1.0 volts during a write operation (i.e. programming operation) and may be approximately 0.4-0.5 volts during a read operation, and the PMOS threshold voltage may be approximately 0.3+/−0.2 volts, although many other choices may be desirable, depending on the array technology chosen. If the unselected bias voltage UNS BIAS 2 is less than the PMOS threshold voltage, the circuit arrangement is still useful to discharge an array line from a higher voltage down to a voltage equal to ground plus the PMOS threshold voltage, and thus can ensure than no unselected array line remains at a high voltage. However, the array driver 136 would be unable to drive its ARRAY LINE 2 up from ground to the associated unselected bias voltage UNS BIAS 2 unless the PMOS threshold voltage is less than the unselected bias voltage UNS BIAS 2.
A third condition is also available from this circuit arrangement when the decode output 133 is selected (i.e., active). Array line driver 138 includes a PMOS transistor 139 and an NMOS transistor 142, again arranged in an inverter type of structure. Transistor 139 is turned on because the decode output 133 is active, which couples its associated ARRAY LINE 3 to the upper bias node 156. A third “upper bias” generator circuit includes PMOS transistor 152 and NMOS transistor 157 which are responsive respectively to control signals CTRL7 and CTRL8. As shown, both CTRL7 and CTRL8 are assumed to be inactive, thus both transistors 152 and 157 are off, leaving the upper bias node 156 in a floating state.
An unselected bias generator circuit 147 is shown, including an NMOS transistor 148 which is responsive to a control signal CTRL3. In another situation (not depicted in FIG. 3) in which the decode node 133 is not selected (e.g., when inactive, in this case at a high voltage), then transistor 140 will be turned on and transistor 135 turned off, and the ARRAY LINE 1 is driven to the UNSELECTED BIAS NODE 158, which may also be termed the “lower bias node” 158. If the control signal CTRL3 is active, then this UNSELECTED BIAS NODE 158 is coupled to the unselected bias voltage UNS BIAS 1. In this case, an array line which is associated with an unselected decode node is driven to the unselected bias voltage. As described above, a different array line which is associated with a selected decode node may also be driven to the unselected bias voltage if the upper bias circuit drives the associated upper bias node to the unselected bias voltage (e.g., UNS BIAS 1).
If the control signal CTRL3 is inactive, then the UNSELECTED BIAS NODE 158 is floating, and the array lines associated with an unselected decode node are driven to a floating node, and thus are collectively floating themselves.
As may be appreciated, the decoder circuit 130 allows each array line to be driven by its associated array driver circuit, when its associated decode node is selected, to a selected bias voltage, to an unselected bias voltage, or to a floating potential, each corresponding to the associated array driver circuit. The decode circuit 130 further allows each array line to be driven by its associated array driver circuit, when its associated decode node is unselected, to an unselected bias voltage or to a floating potential corresponding to the associated array driver circuit. The desirability of such biasing options for each array line, including coupling an array line to a floating state, is further described in the aforementioned U.S. patent application Ser. No. 09/897,705 entitled “Three-Dimensional Memory Array Incorporating Serial Chain Diode Stack.”
Referring now to FIG. 4, a block diagram is shown of a multi-headed array line decoder circuit, such as might be found in row circuits block 104 shown in FIG. 1 for driving word lines, and which also represents an embodiment of the decoder just described above in reference to FIG. 3. While such an arrangement is believed to be particularly beneficial for three-dimensional memory arrays (i.e., having more than one plane of memory cells), such an arrangement is also beneficial for any memory array having extremely dense array line pitch, even if a traditional two-dimensional array having only one plane of memory cells.
A group of array lines, such as AL1, are shown, here representing word lines of the memory array. Each is driven by a respective array driver circuit, such as DRV. An array line decoder circuit 172 receives a group of address signals and possibly one or more mode control signals, such as for controlling read mode or write mode of the array, and generates a 1-of-N decode on its outputs (several of which are shown and labeled SEL1, SEL2, . . . , SELN), one of which (at most) is selected (i.e., driven to an active level) and the remaining ones are unselected. Each such decode output is generated by an individual decoder circuit or portion of a decoder circuit, indicated as decoder 173, and is coupled to an associated plurality of driver circuits DRV for driving an associated plurality of array lines. Each decode output signal (e.g., SEL1) couples, when selected, a group of associated array lines (e.g., one of which is labeled AL1) respectively to corresponding selected bias nodes (e.g., one of which is labeled node 176), and couples, when unselected, the group of associated array lines respectively to corresponding unselected bias nodes (e.g., one of which is labeled node 177).
A group of selected bias circuits, such as 174, are also shown. In various embodiments, each may receive a group of address signals, one or more mode control signals, and one or more bias voltages. For example, in a three-dimensional memory array, the selected bias circuit 174 may be associated only with array lines within a particular array line layer of the memory array. The bias voltages received by the selected bias circuit 174 preferably include a bias voltage (or other bias condition) suitable for a selected array line on such array line layer, and also include another bias voltage (or other bias condition) suitable for non-selected array lines on such array line layer. Bias voltages for both a read mode and a write mode may be received, with the mode control signals configured to select the appropriate set. Alternatively, the bias voltages may be generated by another circuit (not shown) which generates a selected bias voltage for the layer, and also an unselected bias voltage for the layer, with such bias voltages being generated appropriately depending on whether the array is reading or writing.
The selected bias circuits, such as 174, also preferably receive a group of address signals to further determine the particular bias condition impressed on the associated selected bias node, such as node 176. For example, the desired selected bias condition may depend upon whether the particular array line layer associated therewith is associated with a selected memory plane (and potentially whether the selected memory plane is above or below the array line layer), whether the particular array line layer associated therewith is adjacent to a selected memory plane, or whether the particular array line layer associated therewith is neither. It is expected that at least two such selected bias circuits are implemented, but the number of such selected bias circuits need not match the number of array driver circuits associated with a given decode node. For example, if two or more array lines are selected simultaneously, both respective selected array drivers may be coupled to the same selected bias circuit.
A group of unselected bias circuits, such as 175, are also shown. In various embodiments, each receives a group of address signals, one or more mode control signals, and one or more bias voltages. For example, in a three-dimensional memory array, the unselected bias circuit 175 may be associated only with array lines within a particular array line layer of the memory array. The bias voltages received by the unselected bias circuit 175 preferably include a bias voltage (or other bias condition) suitable for a nonselected array line on such array line layer. Unselected bias voltages for both a read mode and a write mode may be received, with the mode control signals configured to select the appropriate set. Alternatively, the individual bias voltages may be generated by another circuit (not shown) which generates a common unselected bias voltage for the layer which is generated appropriately depending on whether the array is reading or writing.
The unselected bias circuits, such as 175, also preferably receive a group of address signals to further determine the particular bias condition impressed on the associated unselected bias node, such as node 177. For example, the desired unselected bias condition may depend upon whether the particular array line layer associated therewith is associated with a selected memory plane (and potentially whether the selected memory plane is above or below the array line layer), whether the particular array line layer associated therewith is adjacent to a selected memory plane, or whether the particular array line layer associated therewith is neither. The desired unselected bias condition may be an unselected bias voltage suitable for a read mode, an unselected bias voltage suitable for a write mode, a floating condition, or an inactive array bias voltage suitable for the particular array lines, such as a ground potential. Such various possible bias conditions may be chosen based upon the address signals received, the mode control signals received, or a combination of both types of signals received by a given unselected bias circuit 175. It is expected that at least two such unselected bias circuits are implemented, but the number of such unselected bias circuits need not match the number of array driver circuits associated with a given decode node. For example, the respective array drivers for all array lines on the same layer (e.g., of the same sub-array) may be coupled to the same unselected bias circuit, whether at most only one such array line is selected at a time, or even if two or more array lines are simultaneously selected.
In certain alternative embodiments, the unselected bias circuits 175 may be as simple as a connection to a source of the unselected bias voltage (or other bias condition) appropriate for the mode of interest (e.g., read, write, inactive sub-array, etc.). For example, in a memory array whose unselected array lines always are to be driven to the same potential, regardless of which memory array layer such lines may be located within, there may not be any distinction between the various unselected bias nodes serving the various array line drivers. In other embodiments, a respective unselected bias circuit may be implemented for up to each respective layer, and the particular bias voltage applied to a given layer may be more optimally adjusted for that given layer, or adjusted for each memory level, as described more fully in co-pending U.S. application Ser. No. 10/307,270 entitled “Integrated Circuit and Method for Selecting a Set of Memory-Cell-Layer-Dependent or Temperature-Dependent Operating Conditions”, filed on even date herewith, which application is hereby incorporated by reference.
In the several figures that follow, a variety of different configurations of multi-headed decoders are shown and described which utilize different numbers of decoder heads, different numbers of selected (upper) bias circuits, and different numbers of unselected (lower) bias circuits, as well as other variations. Referring now to FIG. 5, a schematic diagram is shown representing a portion of a word line decoder circuit. Four different four-headed decoders are shown, which together support 16 word lines. Such word lines are preferably arranged as 4 word lines exiting to a given side of an array on each of 4 memory array layers, although other arrangements are contemplated as well. Each decoder circuit includes a NOR gate 192 which generates the decode node 194. As used here, the NOR gate 192 is included to represent the entire decoder circuit, including any pre-decoder circuitry, and any level-shift circuitry which may also be present, which collectively are employed to generate a decode node coupled to more than one array line driver circuit (i.e., multiple heads). Preferable decoder circuits are more fully described in co-pending U.S. application Ser. No. 09/897,771, filed on Jun. 29, 2001, entitled “Method and Apparatus for Biasing Selected and Unselected Array Lines When Writing a Memory Array”, by Roy E. Scheuerlein, published on Sep. 26, 2002 as U.S. patent application Ser. No. 20020136047 A1, and in the aforementioned “Three-Dimensional Memory Array Incorporating Serial Chain Diode Stack” by Kleveland, et al, U.S. patent application Ser. No. 09/897,705.
The decode node 194 is coupled to each of four array drivers within the driver “quad” 200, each for driving a respective array line, here shown as a respective word line. The decode node of each of the other three decoder circuits is respectively coupled to the four array drivers within a respective driver quad, to drive the other twelve word lines. Each respective array driver circuit within a given quad 200 has its own selected bias node (e.g., SELW1) and its own unselected bias node (e.g., UWL1). For example, word line 195 is driven to either its associated selected bias node SELW1 or its associated unselected bias node UWL1. Similarly, word lines 196, 197, and 198 are driven respectively to either its associated selected bias node SELW3, SELW5, and SELW7 or its associated unselected bias node UWL3, UWL5, and UWL7. The terminology used in this example is suggestive of a preferred embodiment in which each word line of a quad array driver circuit is located on a different array line layer of the memory array. All four such word lines may be considered part of the same row, but each is located on a respective layer, such as layer 1, 3, 5, and 7 of the array (e.g., layers L1, L3, L5, and L7 of an eight-plane memory array such as that depicted in FIG. 2).
Referring now to FIG. 6, a possible layout organization is depicted for the decoder circuit shown in FIG. 5. To simplify such a block diagram, the various selected (upper) bias nodes have been labeled A, B, C, and D, while the various unselected (lower) bias nodes have been labeled W, X, Y, and Z. The four instantiations (i.e., “placements”) of the array driver quad 200 are shown placed horizontally in an end-to-end arrangement (i.e., arranged in four “banks”), with the decoder circuits (e.g., NOR gate 192) placed to the left side. Each quad 200 receives the same four selected bias nodes A, B, C, and D, and the same unselected bias nodes W, X, Y, and Z. Each drives four word lines, shown exiting to the right of the layout structure, for a total of sixteen such word lines.
In an exemplary embodiment of a three-dimensional memory array having eight memory planes, the sixteen word lines are preferably arranged as four word lines exiting to one side of the memory array on each of four word line layers. As described in greater detail herebelow, the word lines on each layer may be inter-digitated, with the even-numbered word lines exiting to one side of the array and the odd-numbered word lines exiting to the other side of the array. The total lateral distance required for this group of word lines exiting to the one side of the array may be as small as 4.0 μ(e.g., 0.5 μ true word line pitch in the array, resulting in a 1.0 μ effective word line pitch for word lines exiting to one side of the array, times four word lines). Nonetheless, for the arrangement shown, four decoders 192 are required for every group of sixteen word lines. In addition, since each head is controlled by its own bias generator circuits, four different circuits are required to generate the four different selected bias nodes A, B, C, and D, and four different circuits are also required to generate the four different unselected bias nodes W, X, Y, and Z. Accomplishing a group of four decoders 192 on such a small effective pitch is extremely difficult, and results in a very wide layout, if achievable at all. Moreover, routing the four decode nodes out to the four quads 200 results in significant wiring congestion. This approach reduces the number of “external” control circuits (i.e., outside the pitched requirement of the word lines) but at the expense of a large number of decoder circuits that must interface with the pitched word lines of the array. This arrangement may be termed a four-headed, four bank configuration.
In an alternative arrangement, as depicted in FIG. 7, an eight-headed decoder is provided. Since each decode node drives eight array line driver circuits (collectively labeled 210), a total of eight different selected bias nodes A, B, C, D, E, F, G, and H are provided so that only one of the eight associated word lines is selected, with the other seven word lines (having a selected decode node RSEL) driven to an unselected bias voltage by way of its associated upper (selected) bias node. However, since each unselected decode node drives its eight associated word lines to an appropriate unselected bias node, only four such unselected bias nodes W, X, Y, and Z are needed because all unselected word lines on a given memory array layer are preferably driven to the same bias condition. Such a condition may be a floating state, or may be a particular unselected bias voltage for the memory array layer which is a function of the position of the layer relative to the selected layer. As depicted in the figure, a pair of array driver circuits share the same unselected bias node W. Each of the pair drives a word line on the same memory layer. One is labeled WLi,j to indicate word line i on layer j, while the other is labeled WLi+l, j to indicate word line i+l on layer j.
Referring now to FIG. 8, an exemplary layout organization is depicted for the decoder circuit 210 shown in FIG. 7. Two instantiations of the array driver group 210 are shown placed horizontally in an end-to-end arrangement (i.e., arranged in two “banks”), with the decoder circuits (e.g., NOR gate 192) placed to the left side. Each driver group 210 receives the same eight selected bias nodes A, B, C, D, E, F, G, and H and the same four unselected bias nodes W, X, Y, and Z. Each drives eight word lines, shown exiting to the right of the layout structure, for a total of sixteen word lines.
In this arrangement, only two decoders 192 are required for every group of sixteen word lines. However, eight different bias circuits are now required to generate the eight different selected bias nodes A, B, C, D, E, F, G, and H, but only four circuits are required to generate the four different unselected bias nodes W, X, Y, and Z. Only two decoders 192 need be interfaced to the pitch of 16 word lines, and only two decode nodes RSELi and RSELi+1need be routed out to the driver groups 210. This approach increases the number of “external” control circuits to be able to cut in half the number of decoder circuits that must interface with the group of sixteen tightly pitched word lines of the array. This arrangement may be termed an eight-headed, two-bank configuration.
In another alternative arrangement, as depicted in FIG. 9, a sixteen-headed decoder is provided. A total of sixteen different selected bias nodes A, B, C, . . . , O, and P are provided so that only one of the sixteen associated word lines is selected at a time, with the other fifteen word lines (having a decode node RSEL which is selected) driven to an unselected bias condition by way of its associated upper bias node. In other words, only one of the sixteen selected bias nodes is actually driven to the selected bias voltage, while the other fifteen selected bias nodes are driven to an appropriate unselected bias voltage (or other condition) for its associated layer. Still, only four unselected bias nodes W, X, Y, and Z are needed because all unselected word lines on a given memory array layer are preferably driven to the same bias condition. In other words, the four unselected bias nodes are respectively driven to an appropriate unselected bias condition for its associated layer. One placement of the array driver group is placed horizontally next to its associated decoder circuit (e.g., NOR gate 192) and drives sixteen word lines, shown exiting to the right of the layout structure.
In this arrangement, only one decoder 192 is now required for every group of sixteen word lines. However, sixteen different bias circuits are now provided to generate the sixteen different selected bias nodes A, B, C, . . . , O, and P, but still only four bias circuits are required to generate the four different unselected bias nodes W, X, Y, and Z. Only one decoder 192 needs to interface to the pitch of 16 word lines, and only one decode node RSELi needs be routed from the decoder circuit area (which is preferably located beneath the array) out to the array drivers. This approach increases the number of “external” control circuits to 20 (i.e., 16 selected bias circuits and 4 unselected bias circuits) in order to reduce the number of decoder circuits that must interface with the group of sixteen tightly pitched word lines of the array to a single such decoder. This arrangement may be termed a sixteen-headed, one-bank configuration.
In a preferred embodiment, the sixteen-headed one-bank decoder supports four array lines exiting to one side of the memory array, on each of four memory array layers having array lines exiting to that same side. The four array lines on a given layer are preferably adjacent lines as they exit the array. If inter-digitated array lines are employed (i.e., even-numbered array lines exiting to one side, odd-numbered array lines exiting to the other side), such adjacent memory lines exiting to one side of the array may actually represent every other array line within the memory array itself.
The array lines on each layer may be shared by a memory plane above the layer and by another memory plane below the layer. FIG. 10 depicts a cross sectional representation of a three-dimensional memory array having eight memory planes, each formed vertically between a word line layer (e.g., WL1, WL3, WL5, WL7, WL9) and an adjacent bit line layer (e.g., BL2, BL4, BL6, BL8), as described hereinabove. The array lines on each layer are preferably inter-digitated, with every other array line exiting the array to one side of the array, and the remaining half of the array lines exiting the array to the side opposite the one side. For example, bit lines i, i+2, i+4, and i+6 on each of the BL2, BL4, BL6, BL8 layers exit to one side of the array. This group of sixteen array lines represents a contiguous block of vertically and laterally adjacent array lines of those array lines exiting to one side of the array. Similarly, bit lines i+1, i+3, i+5, and i+7 on each of the BL2, BL4, BL6, BL8 layers exit to the other side of the array. This additional group of sixteen array lines also represents another contiguous block of vertically and laterally adjacent array lines of those array lines exiting to the other side of the array. The word lines on the top-most and bottom-most layers are electrically connected together, thus there are also four layers of word lines WL1, WL3, WL5, and WL7, exhibiting preferably a similar arrangement.
A block diagram view of an exemplary memory array is depicted in FIG. 11, which shows four sub-arrays 361, 362, 363, and 364 of a larger array. Assume that each sub-array includes eight memory planes which are served by 1024 word lines on each of 4 layers. For each sub-array, half the word lines exit to the left, and the other half exit to the right. For the memory sub-array 362, half of the word lines exit to the left side of the array and are served by decoders 365 disposed beneath the left side of array. The other half of the word lines exit to the right side of the array, and are served by decoders 366 disposed beneath the right side of memory array. In the configuration shown, each word line generated by the group of decoders 365 is shared by both the sub-array 361 (which may be termed the “outboard” array) and the sub-array 362 (which may be termed the “inboard” array). Likewise, each word line generated by the group of decoders 366 is shared by both the inboard sub-array 362 and the outboard sub-array 363.
In a similar fashion, half of the word lines exit to the left side of sub-array 364 and are served by decoders 367 disposed beneath the left side of the array. The other half of the word lines exit to the right side of the sub-array 364, and are served by decoders 367 disposed beneath the right side of the memory array. Each word line generated by the group of decoders 367 is shared by both the inboard sub-array 364 and the outboard sub-array 363. Likewise, each word line generated by the group of decoders 368 is shared by both the inboard sub-array 364 and an outboard sub-array to the right (not shown).
By sharing word lines between two sub-arrays, word line decoder circuits are not necessary beneath sub-array 361 or 363, and such space may be utilized by bit line decode and sense circuits. This allows the row and column decoder circuits to be arranged in a checkerboard fashion, as is described in greater detail in co-pending U.S. application Ser. No. 09/896,814, filed on Jun. 29, 2001, entitled “Memory Device with Row and Column Decoder Circuits Arranged in a Checkerboard Pattern under a Plurality of Memory Arrays,” which application was published on Sep. 26, 2002 as U.S. patent application Ser. No. 20020136045 A1, and which application is hereby incorporated by reference.
Such a shared word line arrangement may result in power dissipation, particularly during a write or programming operation, which is unacceptably high. For example, with certain memory array technologies, such leakage may be caused when a selected word line and many unselected word lines are driven to respective programming bias conditions when no bit line is selected in the array. This leakage current may exceed desired limits when two arrays are both placed in a leakage condition.
To reduce such leakage current, the word lines in each sub-array may be driven independently, as depicted in FIG. 12. A decoder circuit 382 drives a group of word lines 383 serving the sub-array 362, while a decoder circuit 384 drives a group of word lines 385 serving the adjacent sub-array 363. Nonetheless, both decoder circuits 382, 384 are preferably placed beneath the right side of sub-array 362, as before. Although this appears to require a 2× increase in the number of decoder circuits, the multi-headed decoder circuits described above may be employed to accomplish such non-shared decoders and still meet exceedingly tight word line pitch requirements.
A layout diagram of such an inboard/outboard decoder arrangement using four-headed decoders is depicted in FIG. 13. Eight banks of driver quads 200 would be required to generate the sixteen inboard word lines and sixteen outboard word lines. Eight decode nodes would be required to route from the row decoder area (to the left) into and generally across the driver circuits area. Accomplishing such routing in the pitch of four word lines may be very difficult, depending upon the word line pitch of the memory array.
Referring now to FIG. 14, an alternate arrangement 420 is shown which utilizes eight-headed decoders arranged in four banks, with two banks for inboard word lines and two banks for outboard word lines. A total of eight different upper (selected) bias nodes A, B, C, D, E, F, G, and H are provided for each bank so that only one of the eight associated word lines is selected, with the other seven word lines (associated with the same selected decode node RSEL) driven to an unselected bias condition by way of its associated upper bias node. Four unselected bias nodes W, X, Y, and Z are shared by the two inboard banks, because all unselected word lines on a given memory array layer of a given memory array are preferably driven to the same bias condition. As before, such a condition may be a floating state, or may be a particular unselected bias voltage for the memory array layer which may be a function of the position of the layer relative to the selected layer, or may be an inactive bias condition for an unselected sub-array. Each of the inboard banks drives eight word lines, shown exiting to the right of the layout structure, for a total of sixteen inboard word lines.
Four additional unselected bias nodes S, T, U, and V are shared by the two outboard banks. These are generated separately from the unselected bias nodes for the inboard banks because the unselected word lines in the outboard memory array may be driven to bias conditions different than the unselected word lines of the inboard memory array. For example, one of the sub-arrays may be inactive. Each of the outboard banks drives eight word lines, shown exiting to the right of the layout structure, for a total of sixteen outboard word lines. In this arrangement, four decoders 192 are required for every group of sixteen inboard and sixteen outboard word lines. Eight different bias circuits are required to generate the eight different selected bias nodes A, B, C, D, E, F, G, and H, and eight circuits are required to generate the eight different unselected bias nodes S, T, U, V, W, X, Y, and Z. Four decoders 192 are interfaced to the pitch of 16 word lines, and four decode nodes are routed out to the array line driver groups 210. The selected bias nodes A, B, C, D, E, F, G, and H may be shared across the inboard and outboard banks because separate decoders control the inboard versus the outboard banks. Alternatively, absent concerns about additional power dissipation, both inboard and outboard arrays may both be simultaneously activated, thus allowing fewer numbers of unselected bias nodes. For example, four unselected bias nodes and four unselected bias circuits may be shared between inboard and outboard arrays in such a configuration.
In another alternative arrangement, as depicted in FIG. 15, a sixteen-headed decoder is provided for the inboard word lines, and another sixteen-headed decoder is provided for the outboard word lines, which are arranged in two banks. A total of sixteen different selected bias nodes A, B, C, . . . , O, and P are provided to each bank. Only one of the sixteen selected bias nodes is selected, and the independent decoders 192 ensure that, at most, only one inboard or outboard word line is selected at a time.
Four unselected bias nodes W, X, Y, and Z are shared by the inboard bank, because all unselected word lines on a given memory array layer of a given memory array are preferably driven to the same bias condition. The inboard bank drives sixteen inboard word lines, shown exiting to the right of the layout structure. Four additional unselected bias nodes S, T, U, and V are shared by the outboard bank. As before, these are generated separately from the unselected bias nodes for the inboard banks because the unselected word lines in the outboard memory array may be driven to bias conditions different than the unselected word lines of the inboard memory array. The outboard bank drives sixteen outboard word lines, shown exiting to the right of the layout structure.
In this arrangement, only two decoders 192 are required for every group of sixteen inboard and sixteen outboard word lines. Sixteen upper bias circuits are required to generate the sixteen different selected bias nodes A, B, C, . . . , P, and eight lower bias circuits are required to generate the eight different unselected bias nodes S, T, U, V, W, X, Y, and Z. Only two decoders 192 need be interfaced to the pitch of 16 word lines, and two decode nodes are routed out to the array line driver groups 442, 444. Again, the selected bias nodes A, B, C, . . . , P may be shared across the inboard and outboard banks because separate decoders control the inboard bank versus the outboard bank.
This approach increases the number of “external” control circuits to 24 (i.e., 16 selected bias circuits and 8 unselected bias circuits) in order to reduce the number of decoder circuits that must interface with the group of sixteen tightly pitched word lines of the array to two such decoders. This arrangement may be termed a sixteen-headed, one inboard bank, one outboard bank configuration. Each group of 16 word lines associated with a given bank are preferably chosen to be a contiguous block of vertically and laterally adjacent array lines of those array lines exiting to one side of the array, as depicted in FIG. 10 above.
In a preferred embodiment, four different unselected bias voltages are provided, one for each word line layer of each memory sub-array. In this way, unselected word lines on each layer may be biased independently of unselected word lines on other layers, the desirability of which is described more fully in the aforementioned U.S. application Ser. No. 09/897,771, entitled “Method and Apparatus for Biasing Selected and Unselected Array Lines When Writing a Memory Array”. As described in this referenced application, such unselected bias nodes may be advantageously generated by a group of four unselected bias generator circuits, one associated with each layer. Each such unselected bias generator circuit receives address signals which are used to decode the selected memory plane (i.e., the selected array line layer) to generate bias voltages or conditions appropriately. Furthermore, in a programmable device, additional signals may be received which communicate the mode of operation to the unselected bias generator circuits. For example, the unselected bit line bias voltage may likely be different for read mode than for write mode, and the multi-headed decoder circuits described above may be effectively used in either mode of operation if the decoder 192 provides a decoded output having suitable voltage levels.
In an alternative embodiment, a single decoder 192 may be used for both the inboard sixteen headed decoder and for the output sixteen headed decoder, although 32 such upper bias circuits would be required to achieve single word line selection from the 32 such array drivers associated with a single decode node.
In preferred embodiments of the invention each array line driver circuit (i.e., array line decoder “head”) preferably includes two transistors, as described herein. Nonetheless, other configurations are contemplated for the heads. For example, N-channel transistors may be exclusively used if the various bias conditions lend themselves to such use. Moreover, additional transistors may be employed to accomplish additional functions if layout area permits. Moreover, such multi-headed decoder circuits are also useful in memory arrays having only one plane of memory cells, although the layout density advantages of such decoders are even more beneficial in three-dimensional arrays having more than one memory plane, as the effective density of array lines is potentially even more dense, especially when 4F2 memory cells are employed.
A variety of suitable row decoder circuits 192 may be employed, and exemplary ones of which may include a plurality of pre-decoders driving a plurality of decoder/drivers. The pre-decoders may be arranged to pre-decode at least two groups of addresses and generate a number of pre-decoded lines, which are conveyed to a plurality of row decoder circuits. Each row decoder circuit may include a level translator and driver configured to generate suitable bias voltages for reading (at times) and writing (at other times) passive element memory cells. Such exemplary circuits are described in greater detail, in the context of a word line decoder application in the aforementioned “Three-Dimensional Memory Array Incorporating Serial Chain Diode Stack,” U.S. application Ser. No. 09/897,705, and further described in the aforementioned “Memory Device with Row and Column Decoder Circuits Arranged in a Checkerboard Pattern under a Plurality of Memory Arrays,” U.S. application Ser. No. 09/896,814.
Referring now to FIG. 16, a block diagram of a preferred integrated circuit layout 450 is depicted which shows an exemplary configuration of various row select circuits for a sub-array, and which are preferably implemented in the substrate below the memory array. As shown, a group of pre-decoders are arranged vertically near the center of the area, labeled 452. Three groups of pre-decoded lines XL, XM, and XP are generated by the pre-decoders and are routed vertically from top to bottom of the area below the sub-array. Both the XL and XM pre-decode lines traverse both to the left and right to convey their respective pre-decoded address information to both a left-side group of row decoder circuits 454 and right-side group of row decoders 456. The XP pre-decode lines are preferably split, with eight (e.g., XP[15:8] ) traversing to the left side row decoder circuits 454, and the remaining eight (e.g., XP[7:0]) traversing to the right-side row decoder circuits 456. Advantageous use of such split lines is described in co-pending U.S. application Ser. No. 09/990,894, filed Nov. 16, 2001, entitled “Integrated Circuit Memory Array With Fast Test Mode Utilizing Multiple Word Line Selection and Method Therefor” by Scheuerlein, which application is hereby incorporated by reference.
A left-side group of selected and unselected bias generators 458 useful for read and write modes, and a group of word line drivers 462, are disposed outward of the left-side row decoders 454, and which generate both the inboard word lines (for the sub-array “overhead”) and the outboard word lines for the adjacent sub-array to the left. A right-side group of selected and unselected bias generators 460 useful for read and write modes, and a group of word line drivers 464, are disposed outward of the right-side row decoders 456, and which generate both the inboard word lines (for the sub-array “overhead”) and the outboard word lines for the adjacent sub-array to the right. In this fashion, the word lines (i.e., X-lines) are inter-digitated, with even-numbered word lines driven from one side of the sub-array and odd-numbered word lines driven from the other side. Additional details of bias circuits and layer decoder circuits particularly suitable for a three-dimensional memory array of write-once anti-fuse passive element memory cells are described in the aforementioned U.S. application Ser. No. 09/897,771 entitled “Method and Apparatus for Biasing Selected and Unselected Array Lines When Writing a Memory Array”, and in the aforementioned “Three-Dimensional Memory Array Incorporating Serial Chain Diode Stack” by Kleveland, et al, U.S. patent application Ser. No. 09/897,705.
It should be appreciated that the various driver circuits within each bank are generally contemplated to be contiguous, with the various driver circuits of the adjacent bank not commingled therewithin. However, some degree of potential overlap is contemplated at the boundaries between banks, and a driver circuit for one bank may be located generally between driver circuits for another bank without compromising the concept described herein as a “bank.” One of ordinary skill should also appreciate that greater or lesser numbers of word lines per layer may be associated with the same word line decode signal, and greater or lesser numbers of word line layers may be decoded by the same word line decode signal, as suits the particular design goals and technology choice for a given design. For example, one or more memory cells may be simultaneously selected on each of two memory array layers. Two word lines may be selected, each on a separate layer, and two bit lines may be selected, each on a separate layer, to simultaneously select a memory cell on each of two separate memory planes. Advantageously this may be accomplished by sharing the word line driver for two word lines, one on each of two different layers. Consequently, the number of layer associated bias circuits may be cut in half, and the programming time may also be reduced. Thus, embodiments in which the number of memory planes is greater than twice the number of unselected bias circuits (i.e., the number of lower bias nodes) is particularly contemplated. Additional details of such word line driver sharing are described in U.S. Pat. No. 6,034,882 to Johnson, entitled “Vertically Stacked Field Programmable Nonvolatile Memory and Method of Fabrication.”
In some embodiments having array lines on the upper-most layer of the memory array respectively connected to array lines on the lower-most layer of the memory array, the number of unselected bias circuits may be expressed as one less than the number of array lines exiting to one side to which a decoder interfaces. For example, an integrated circuit having array lines of a first type exiting to one side of the memory array on each of 5 layers may be associated with 4 unselected bias circuits if the upper and lower layers are logically viewed as one layer.
It should be appreciated that the designations top, left, bottom, and right are merely convenient descriptive terms for the four sides of a memory array. Two inter-digitated groups of X-lines are oriented horizontally in the array, and two inter-digitated groups of Y-lines are oriented vertically in the array. Each respective group of X-lines or Y-lines is preferably served by a respective decoder/driver circuit and a respective sense circuit on one of the four sides of the array. Preferred embodiments for row and column circuitry serving a plurality of memory sub-arrays, which embodiments are useful alone or in combination with any of the preferred embodiments described herein, are set forth in the aforementioned “Memory Device with Row and Column Decoder Circuits Arranged in a Checkerboard Pattern under a Plurality of Memory Arrays,” U.S. patent application Ser. No. 09/896,814.
Word lines may also be referred to as row lines or X-lines, and bit lines may also be referred to as column lines or Y-lines. The distinction between “word” lines and “bit” lines may carry at least two different connotations to those skilled in the art. When reading a memory array, it is assumed by some practitioners that word lines are “driven” and bit lines are “sensed.” In this regard, X-lines (or word lines) are frequently, but not always, connected to the anode terminal of the memory cells, and Y-lines (or bit lines) are frequently, but not always, connected to the cathode terminal of the memory cells. Secondly, the memory organization (e.g., data bus width, number of bits simultaneously read during an operation, etc.) may have some association with viewing one set of the two array lines more aligned with data “bits” rather than data “words.”
As used herein, word lines and bit lines represent orthogonal array lines, and follow the common assumption in the art that word lines are driven and bit lines are sensed. Thus, bit lines of an array may also be referred to as sense lines of the array, and may also be referred to as simply array lines (i.e., even though other array lines also exist). No particular implication should be drawn as to word organization by use of such terms.
The embodiments described may show or imply a selected word line being driven to a voltage and a selected bit line being sensed, and may show or imply memory cell anode terminals connected to word lines and cathode terminals connected to bit lines, but other embodiments are specifically contemplated. For example, in a multi-level memory array, an adjacent memory plane may be connected similarly (e.g., a back-to-back diode stack memory array), or may reverse the directionality of memory cells in the adjacent plane (e.g., a serial chain diode stack memory array) so that the anode terminals are connected to bit lines and the cathode terminals to word lines. Consequently, the designations herein of X-lines, word lines, and row lines, and of Y-lines, bit lines, and column lines are illustrative of the various embodiments but should not be viewed in a restrictive sense, but rather a more general sense. For example, the sensing circuits described herein may be coupled to word lines rather than bit lines, or may be used for both word lines and bit lines, when sensing a current in a word line rather than in a bit line. Such organizations (and others) are described in the aforementioned “Three-Dimensional Memory Array Incorporating Serial Chain Diode Stack” by Kleveland, et al, U.S. patent application Ser. No. 09/897,705.
The directionality of various array lines in the various figures is merely convenient for ease of description of the two groups of crossing lines in the array. While X-lines are usually orthogonal to Y-lines, such is not necessarily implied by such terminology. Moreover, the word and bit organization of a memory array may also be easily reversed, having Y-lines organized as word lines and X-lines organized as bit lines. As an additional example, portions of an array may correspond to different output bits of a given word. Such various array organizations and configurations are well known in the art, and the invention in intended to comprehend a wide variety of such variations.
Based upon the teachings of this disclosure, it is expected that one of ordinary skill in the art will be readily able to practice the present invention. The descriptions of the various embodiments provided herein are believed to provide ample insight and details of the present invention to enable one of ordinary skill to practice the invention. Nonetheless, in the interest of clarity, not all of the routine features of the implementations described herein are shown and described. It should, of course, be appreciated that in the development of any such actual implementation, numerous implementation-specific decisions must be made in order to achieve the developer's specific goals, such as compliance with application-and business-related constraints, and that these specific goals will vary from one implementation to another and from one developer to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking of engineering for those of ordinary skill in the art having the benefit of this disclosure.
For example, decisions as to the number of memory cells within each array or sub-array, the particular configuration chosen for word line and bit line pre-decoder and decoder circuits and bit line sensing circuits, as well as the word organization, are all believed to be typical of the engineering decisions faced by one skilled in the art in practicing this invention in the context of developing a commercially-viable product. Nonetheless, even though a mere routine exercise of engineering effort is believed to be required to practice this invention, such engineering efforts may result in additional inventive efforts, as frequently occurs in the development of demanding, competitive products.
The present invention is contemplated for advantageous use with any of a wide variety of memory cell technologies and memory array configurations, including both traditional single-level memory arrays and multi-level (i.e., three-dimensional) memory arrays, and particularly those having extremely dense X-line or Y-line pitch requirements. In certain embodiments, the memory cells may be comprised of semiconductor materials, as described in U.S. Pat. No. 6,034,882 to Johnson et al., U.S. Pat. No. 5,835,396 to Zhang, and the aforementioned U.S. patent application Ser. No. 09/560,626 to Knall. In certain embodiments, an antifuse memory cell is contemplated. Other types of memory arrays, such as MRAM and organic passive element arrays, can also be used. MRAM (magnetoresistive random access memory) is based on magnetic memory elements, such as a magnetic tunnel junction (MTJ). MRAM technology is described in “A 2556 kb 3.0 V ITIMTJ Nonvolatile Magnetoresistive RAM” by Peter K. Naji et al., published in the Digest of Technical Papers of the 2001 IEEE International Solid-State Circuits Conference, ISSCC 2001/Session 7/Technology Directions: Advanced Technologies/7.6, Feb. 6, 2001 and pages 94-95, 404-405 of ISSCC 2001 Visual Supplement. Certain passive element memory cells may be used which incorporate layers of organic materials including at least one layer that has a diode-like characteristic conduction and at least one organic material that changes conductivity with the application of an electric field. U.S. Pat. No. 6,055,180 to Gudensen et al. describes such organic passive element arrays. Memory cells comprising materials such as phase-change materials and amorphous solids can also be used. See U.S. Pat. No. 5,751,012 to Wolstenholme et al. and U.S. Pat. No. 4,646,266 to Ovshinsky et al. In other embodiments, three-terminal memory cells may also be employed, rather than two-terminal passive element memory cells, and multiple X-lines (or row lines) selected to sum currents from more than one memory cell on a selected Y-line (or bit line). Such memory cells include flash EPROM and EEPROM cells, which are well known in the art. Moreover, other memory array configurations having extremely dense X-line and/or Y-line pitch requirements are also contemplated such as, for example, those incorporating thin-film transistor (TFT) EEPROM memory cells, as described in “Dense Arrays and Charge Storage Devices, and Methods for Making Same,” by Thomas H. Lee, et al., U. S. application Ser. No. 09/927,648, filed Aug. 13, 2001, which application is hereby incorporated by reference.
While circuits and physical structures are generally presumed, it is well recognized that in modern semiconductor design and fabrication, physical structures and circuits may be embodied in computer readable descriptive form suitable for use in subsequent design, test or fabrication stages as well as in resultant fabricated semiconductor integrated circuits. Accordingly, claims directed to traditional circuits or structures may, consistent with particular language thereof, read upon computer readable encodings and representations of same, whether embodied in media or combined with suitable reader facilities to allow fabrication, test, or design refinement of the corresponding circuits and/or structures. The invention is contemplated to include circuits, related methods, and computer-readable medium encodings of such circuits and methods, all as described herein, and as defined in the appended claims. As used herein, a computer-readable medium includes at least disk, tape, or other magnetic, optical, semiconductor (e.g., flash memory cards, ROM), or electronic medium and a network, wireline, wireless or other communications medium. An encoding of a circuit may include circuit schematic information, physical layout information, behavioral simulation information, and/or may include any other encoding from which the circuit may be represented or communicated.
The foregoing details description has described only a few of the many possible implementations of the present invention. For this reason, this detailed description is intended by way of illustration, and not by way of limitations. Variations and modifications of the embodiments disclosed herein may be made based on the description set forth herein, without departing from the scope and spirit of the invention. It is only the following claims, including all equivalents, that are intended to define the scope of this invention. In particular, even though the preferred embodiments are described in the context of a passive element memory array, the teachings of the present invention are believed advantageous for use with other types of memory cells, such as certain 3-terminal memory cells. While certain embodiments have been described in the context of a three-dimensional, field-programmable, write once memory array, it should be appreciated that such an array is not necessarily required. Moreover, the embodiments described above are specifically contemplated to be used alone as well as in various combinations. Accordingly, other embodiments, variations, and improvements not described herein are not necessarily excluded from the scope of the invention.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4646266Sep 28, 1984Feb 24, 1987Energy Conversion Devices, Inc.Programmable semiconductor structures and methods for using the sameUS5751012Jun 7, 1995May 12, 1998Micron Technology, Inc.Polysilicon pillar diode for use in a non-volatile memory cellUS5835396Oct 17, 1996Nov 10, 1998Zhang; GuobiaoThree-dimensional read-only memoryUS5963500Feb 25, 1998Oct 5, 1999Kabushiki Kaisha ToshibaSemiconductor memory deviceUS6034882Nov 16, 1998Mar 7, 2000Matrix Semiconductor, Inc.Vertically stacked field programmable nonvolatile memory and method of fabricationUS6055180Jun 17, 1998Apr 25, 2000Thin Film Electronics AsaElectrically addressable passive device, method for electrical addressing of the same and uses of the device and the methodUS6185121Feb 26, 1998Feb 6, 2001Lucent Technologies Inc.Access structure for high density read only memoryUS6185122Dec 22, 1999Feb 6, 2001Matrix Semiconductor, Inc.Vertically stacked field programmable nonvolatile memory and method of fabricationUS6363000Apr 5, 2001Mar 26, 2002Hewlett-Packard CompanyWrite circuit for large MRAM arraysUS6420215Mar 21, 2001Jul 16, 2002Matrix Semiconductor, Inc.Three-dimensional memory array and method of fabricationUS6545898Jun 29, 2001Apr 8, 2003Silicon Valley BankMethod and apparatus for writing memory arrays using external source of high programming voltageUS6567287 *Jun 29, 2001May 20, 2003Matrix Semiconductor, Inc.Memory device with row and column decoder circuits arranged in a checkerboard pattern under a plurality of memory arraysUS6591394Dec 22, 2000Jul 8, 2003Matrix Semiconductor, Inc.Three-dimensional memory array and method for storing data bits and ECC bits thereinUS6618295Jun 29, 2001Sep 9, 2003Matrix Semiconductor, Inc.Method and apparatus for biasing selected and unselected array lines when writing a memory arrayUS6631085Jun 29, 2001Oct 7, 2003Matrix Semiconductor, Inc.Three-dimensional memory array incorporating serial chain diode stackUS20020028541Aug 13, 2001Mar 7, 2002Lee Thomas H.Dense arrays and charge storage devices, and methods for making sameUS20030021148Sep 24, 2002Jan 30, 2003Scheuerlein Roy E.Current sensing method and apparatus particularly useful for a memory array of cells having diode-like characteristicsUS20030053332 *Jun 29, 2001Mar 20, 2003Bendik KlevelandThree-dimensional memory array incorporating serial chain diode stackUS20030202404 *May 16, 2003Oct 30, 2003Matrix Semiconductor, Inc.Memory device with row and column decoder circuits arranged in a checkboard pattern under a plurality of memory arraysUS20040100831Nov 27, 2002May 27, 2004Knall N. JohanIntegrated circuit and method for selecting a set of memory-cell-layer-dependent or temperature-dependent operating conditionsUS20040100852Nov 27, 2002May 27, 2004Scheuerlein Roy E.Tree decoder structure particularly well-suited to interfacing array lines having extremely small layout pitch* Cited by examinerNon-Patent CitationsReference1Naji, Peter K., et al., "A 256kb 3.0V ITIMTJ Nonvolatile Magnetoresistive RAM," 2001 IEEE ISSCC, Feb. 6, 2001, Paper 7.6, and associated slide handouts, 35 pages.2U.S. Appl. No. 09/990,894, filed Nov. 16, 2001, entitled "Integrated Circuit Memory Array with Fast Test Mode Utilizing Multiple Word Line Selection and Method Therefore," naming inventor Roy E. Scheuerlein.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS7023739Dec 5, 2003Apr 4, 2006Matrix Semiconductor, Inc.NAND memory array incorporating multiple write pulse programming of individual memory cells and method for operation of sameUS7054219Mar 31, 2005May 30, 2006Matrix Semiconductor, Inc.Transistor layout configuration for tight-pitched memory array linesUS7107507 *Mar 8, 2002Sep 12, 2006Hewlett-Packard Development Company, L.P.Magnetoresistive solid-state storage device and data storage methods for use therewithUS7107508Mar 8, 2002Sep 12, 2006Hewlett-Packard Development Company, L.P.Manufacturing test for a fault tolerant magnetoresistive solid-state storage deviceUS7142471Mar 31, 2005Nov 28, 2006Sandisk 3D LlcMethod and apparatus for incorporating block redundancy in a memory arrayUS7149949Mar 8, 2002Dec 12, 2006Hewlett-Packard Development Company, L.P.Method for error correction decoding in a magnetoresistive solid-state storage deviceUS7177191Dec 30, 2004Feb 13, 2007Sandisk 3D LlcIntegrated circuit including memory array incorporating multiple types of NAND string structuresUS7177227May 29, 2006Feb 13, 2007Sandisk 3D LlcTransistor layout configuration for tight-pitched memory array linesUS7221588Dec 5, 2003May 22, 2007Sandisk 3D LlcMemory array incorporating memory cells arranged in NAND stringsUS7233522Dec 5, 2003Jun 19, 2007Sandisk 3D LlcNAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of sameUS7272052Jun 7, 2005Sep 18, 2007Sandisk 3D LlcDecoding circuit for non-binary groups of memory line driversUS7307268Jan 19, 2005Dec 11, 2007Sandisk CorporationStructure and method for biasing phase change memory array for reliable writingUS7317641Jun 20, 2005Jan 8, 2008Sandisk CorporationVolatile memory cell two-pass writing methodUS7345907Jul 11, 2005Mar 18, 2008Sandisk 3D LlcApparatus and method for reading an array of nonvolatile memory cells including switchable resistor memory elementsUS7359279Mar 31, 2005Apr 15, 2008Sandisk 3D LlcIntegrated circuit memory array configuration including decoding compatibility with partial implementation of multiple memory layersUS7362604Jul 11, 2005Apr 22, 2008Sandisk 3D LlcApparatus and method for programming an array of nonvolatile memory cells including switchable resistor memory elementsUS7433233Jun 18, 2007Oct 7, 2008Sandisk 3D LlcNAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of sameUS7463536Jul 31, 2006Dec 9, 2008Sandisk 3D LlcMemory array incorporating two data busses for memory array block selectionUS7463546Jul 31, 2006Dec 9, 2008Sandisk 3D LlcMethod for using a passive element memory array incorporating reversible polarity word line and bit line decodersUS7486587Jul 31, 2006Feb 3, 2009Sandisk 3D LlcDual data-dependent busses for coupling read/write circuits to a memory arrayUS7492630Jul 31, 2006Feb 17, 2009Sandisk 3D LlcSystems for reverse bias trim operations in non-volatile memoryUS7495947Jul 31, 2006Feb 24, 2009Sandisk 3D LlcReverse bias trim operations in non-volatile memoryUS7499304Jul 31, 2006Mar 3, 2009Sandisk 3D LlcSystems for high bandwidth one time field-programmable memoryUS7499355Jul 31, 2006Mar 3, 2009Sandisk 3D LlcHigh bandwidth one time field-programmable memoryUS7499366Jul 31, 2006Mar 3, 2009Sandisk 3D LlcMethod for using dual data-dependent busses for coupling read/write circuits to a memory arrayUS7508714May 21, 2007Mar 24, 2009Sandisk 3D LlcMemory array incorporating mirrored NAND strings and non-shared global bit lines within a blockUS7522448Jul 31, 2006Apr 21, 2009Sandisk 3D LlcControlled pulse operations in non-volatile memoryUS7525869Dec 31, 2006Apr 28, 2009Sandisk 3D LlcMethod for using a reversible polarity decoder circuitUS7542337Jul 31, 2006Jun 2, 2009Sandisk 3D LlcApparatus for reading a multi-level passive element memory cell arrayUS7542338Jul 31, 2006Jun 2, 2009Sandisk 3D LlcMethod for reading a multi-level passive element memory cell arrayUS7542370Dec 31, 2006Jun 2, 2009Sandisk 3D LlcReversible polarity decoder circuitUS7554406Mar 31, 2007Jun 30, 2009Sandisk 3D LlcSpatially distributed amplifier circuitUS7554832Jul 31, 2006Jun 30, 2009Sandisk 3D LlcPassive element memory array incorporating reversible polarity word line and bit line decodersUS7558140Mar 31, 2007Jul 7, 2009Sandisk 3D LlcMethod for using a spatially distributed amplifier circuitUS7570523Jul 31, 2006Aug 4, 2009Sandisk 3D LlcMethod for using two data busses for memory array block selectionUS7583524 *Dec 28, 2006Sep 1, 2009Hynix Semicodnuctor Inc.Nonvolatile semiconductor memory deviceUS7596050Jul 31, 2006Sep 29, 2009Sandisk 3D LlcMethod for using a hierarchical bit line bias bus for block selectable memory arrayUS7633828Jul 31, 2006Dec 15, 2009Sandisk 3D LlcHierarchical bit line bias bus for block selectable memory arrayUS7633829 *Oct 22, 2007Dec 15, 2009Sandisk 3D LlcHierarchical decoding of dense memory arrays using multiple levels of multiple-headed decodersUS7697366Apr 14, 2008Apr 13, 2010Sandisk 3D LlcIntegrated circuit memory array configuration including decoding compatibility with partial implementation of multiple memory layersUS7719874Jul 31, 2006May 18, 2010Sandisk 3D LlcSystems for controlled pulse operations in non-volatile memoryUS7746680Dec 27, 2007Jun 29, 2010Sandisk 3D, LlcThree dimensional hexagonal matrix memory arrayUS7759201Dec 17, 2007Jul 20, 2010Sandisk 3D LlcMethod for fabricating pitch-doubling pillar structuresUS7764549Jun 20, 2005Jul 27, 2010Sandisk 3D LlcFloating body memory cell system and method of manufactureUS7781269Jun 30, 2008Aug 24, 2010Sandisk 3D LlcTriangle two dimensional complementary patterning of pillarsUS7786015Apr 28, 2008Aug 31, 2010Sandisk 3D LlcMethod for fabricating self-aligned complementary pillar structures and wiringUS7830722Oct 25, 2007Nov 9, 2010Sandisk 3D LlcFloating body memory cell system and method of manufactureUS7859884Oct 31, 2007Dec 28, 2010Sandisk 3D LlcStructure and method for biasing phase change memory array for reliable writingUS7887999Dec 27, 2007Feb 15, 2011Sandisk 3D LlcMethod of making a pillar pattern using triple or quadruple exposureUS7928007Jan 30, 2009Apr 19, 2011Sandisk 3D LlcMethod for reducing dielectric overetch when making contact to conductive featuresUS7978498Apr 3, 2009Jul 12, 2011Sandisk 3D, LlcProgramming non-volatile storage element using current from other elementUS8004885Apr 6, 2009Aug 23, 2011Samsung Electronics Co., Ltd.Three-dimensional memory device and driving method thereofUS8004927Mar 2, 2009Aug 23, 2011Sandisk 3D LlcReversible-polarity decoder circuit and methodUS8008187Aug 3, 2010Aug 30, 2011Sandisk 3D LlcMethod for reducing dielectric overetch using a dielectric etch stop at a planar surfaceUS8102698Nov 23, 2010Jan 24, 2012Sandisk 3D LlcStructure and method for biasing phase change memory array for reliable writingUS8107270Jun 11, 2010Jan 31, 2012Sandisk 3D LlcThree dimensional hexagonal matrix memory arrayUS8130528Mar 25, 2009Mar 6, 2012Sandisk 3D LlcMemory system with sectional data linesUS8139391Apr 3, 2009Mar 20, 2012Sandisk 3D LlcMulti-bit resistance-switching memory cellUS8233309Oct 26, 2009Jul 31, 2012Sandisk 3D LlcNon-volatile memory array architecture incorporating 1T-1R near 4F2 memory cellUS8270199Apr 3, 2009Sep 18, 2012Sandisk 3D LlcCross point non-volatile memory cellUS8270202Jun 7, 2011Sep 18, 2012Sandisk 3D, LlcProgramming non-volatile storage element using current from other elementUS8279650Sep 20, 2009Oct 2, 2012Sandisk 3D LlcMemory system with data line switching schemeUS8279704Sep 30, 2010Oct 2, 2012Sandisk 3D LlcDecoder circuitry providing forward and reverse modes of memory array operation and method for biasing sameUS8283706Jun 10, 2008Oct 9, 2012Sandisk 3D LlcOptimization of critical dimensions and pitch of patterned features in and above a substrateUS8301912Dec 30, 2008Oct 30, 2012Sandisk Technologies Inc.System, method and memory device providing data scrambling compatible with on-chip copy operationUS8358528Apr 4, 2011Jan 22, 2013Sandisk 3D, LlcMemory system with sectional data linesUS8374051Mar 3, 2011Feb 12, 2013Sandisk 3D LlcThree dimensional memory system with column pipelineUS8385141Aug 30, 2011Feb 26, 2013Sandisk 3D LlcStructure and method for biasing phase change memory array for reliable writingUS8482960Feb 14, 2012Jul 9, 2013Sandisk 3D LlcMulti-bit resistance-switching memory cellUS8497204Apr 15, 2011Jul 30, 2013Sandisk 3D LlcMethod for reducing dielectric overetch when making contact to conductive featuresUS8509025Aug 22, 2011Aug 13, 2013Sandisk 3D LlcMemory array circuit incorporating multiple array block selection and related methodUS8553476Mar 3, 2011Oct 8, 2013Sandisk 3D LlcThree dimensional memory system with page of data across word linesUS8605486Aug 21, 2012Dec 10, 2013Sandisk 3D LlcCross point non-volatile memory cellUS8638586May 23, 2012Jan 28, 2014Sandisk 3D LlcMemory system with data line switching schemeUS8649206Feb 14, 2012Feb 11, 2014Sandisk 3D LlcMulti-bit resistance-switching memory cellUS8711596Aug 31, 2012Apr 29, 2014Sandisk 3D LlcMemory system with data line switching schemeUS8741768Jul 10, 2013Jun 3, 2014Sandisk 3D LlcMethod for reducing dielectric overetch when making contact to conductive featuresUS8766332Sep 13, 2012Jul 1, 2014Sandisk 3D LlcOptimization of critical dimensions and pitch of patterned features in and above a substrateUS8780651Jun 28, 2012Jul 15, 2014Sandisk 3D LlcContinuous programming of non-volatile memoryUS8913413Jan 31, 2012Dec 16, 2014Sandisk 3D LlcMemory system with sectional data linesUS8958230Feb 27, 2013Feb 17, 2015Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS8982597 *Jan 31, 2012Mar 17, 2015Sandisk 3D LlcMemory system with sectional data linesUS9053766Mar 3, 2011Jun 9, 2015Sandisk 3D, LlcThree dimensional memory system with intelligent select circuitUS9111800Sep 22, 2010Aug 18, 2015Sandisk 3D LlcFloating body memory cell system and method of manufactureUS20030023926 *Mar 8, 2002Jan 30, 2003Davis James AndrewMagnetoresistive solid-state storage device and data storage methods for use therewithUS20030023928 *Mar 8, 2002Jan 30, 2003Jonathan JedwabManufacturing test for a fault tolerant magnetoresistive solid-state storage deviceUS20040145024 *Dec 5, 2003Jul 29, 2004En-Hsing ChenNAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of sameUS20050122779 *Dec 5, 2003Jun 9, 2005Fasoli Luca G.Memory array incorporating memory cells arranged in NAND stringsUS20050122780 *Dec 5, 2003Jun 9, 2005En-Hsing ChenNAND memory array incorporating multiple write pulse programming of individual memory cells and method for operation of sameUS20050128807 *Dec 5, 2003Jun 16, 2005En-Hsing ChenNand memory array incorporating multiple series selection devices and method for operation of sameUS20060146608 *Dec 30, 2004Jul 6, 2006Matrix Semiconductor, Inc.Integrated circuit including memory array incorporating multiple types of NAND string structuresUS20060157679 *Jan 19, 2005Jul 20, 2006Matrix Semiconductor, Inc.Structure and method for biasing phase change memory array for reliable writingUS20060221702 *Jun 7, 2005Oct 5, 2006Scheuerlein Roy EDecoding circuit for non-binary groups of memory line driversUS20060221728 *Mar 31, 2005Oct 5, 2006Fasoli Luca GMethod and apparatus for incorporating block redundancy in a memory arrayUS20060221752 *Mar 31, 2005Oct 5, 2006Fasoli Luca GIntegrated circuit memory array configuration including decoding compatibility with partial implementation of multiple memory layersUS20060285422 *Jun 20, 2005Dec 21, 2006Matrix Semiconductor, Inc.Floating body memory cell system and method of manufactureUS20060285423 *Jun 20, 2005Dec 21, 2006Matrix Semiconductor, Inc.Volatile memory cell two-pass writing methodUS20070008785 *Jul 11, 2005Jan 11, 2007Scheuerlein Roy EApparatus and method for programming an array of nonvolatile memory cells including switchable resistor memory elementsUS20070153602 *Dec 28, 2006Jul 5, 2007Hynix Semiconductor Inc.Nonvolatile semiconductor memory deviceUS20070217263 *May 21, 2007Sep 20, 2007Fasoli Luca GMemory array incorporating memory cells arranged in nand stringsUS20070260615 *May 8, 2006Nov 8, 2007Eran ShenMedia with Pluggable CodecUS20070260616 *May 8, 2006Nov 8, 2007Eran ShenMedia with Pluggable Codec MethodsUS20070267474 *Sep 15, 2006Nov 22, 2007Eran ShenSecure storage digital kiosk distribution methodsUS20070282747 *Sep 15, 2006Dec 6, 2007Eran ShenSecure storage digital kiosk distributionUS20080025061 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EHigh bandwidth one time field-programmable memoryUS20080025066 *Jul 31, 2006Jan 31, 2008Fasoli Luca GPassive element memory array incorporating reversible polarity word line and bit line decodersUS20080025067 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy ESystems for high bandwidth one time field-programmable memoryUS20080025068 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EReverse bias trim operations in non-volatile memoryUS20080025076 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EControlled pulse operations in non-volatile memoryUS20080025077 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy ESystems for controlled pulse operations in non-volatile memoryUS20080025078 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy ESystems for reverse bias trim operations in non-volatile memoryUS20080025085 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EMemory array incorporating two data busses for memory array block selectionUS20080025088 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EApparatus for reading a multi-level passive element memory cell arrayUS20080025089 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EMethod for reading a multi-level passive element memory cell arrayUS20080025093 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EHierarchical bit line bias bus for block selectable memory arrayUS20080025094 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EMethod for using a hierarchical bit line bias bus for block selectable memory arrayUS20080025131 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EDual data-dependent busses for coupling read/write circuits to a memory arrayUS20080025132 *Jul 31, 2006Jan 31, 2008Fasoli Luca GMethod for using a passive element memory array incorporating reversible polarity word line and bit line decodersUS20080025133 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EMethod for using dual data-dependent busses for coupling read/write circuits to a memory arrayUS20080025134 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EMethod for using two data busses for memory array block selectionUS20080101149 *Oct 22, 2007May 1, 2008Fasoli Luca GHierarchical decoding of dense memory arrays using multiple levels of multiple-headed decodersUS20080109993 *Oct 31, 2007May 15, 2008Ji Man MyeongHinge module for an electronic device and electronic device having the sameUS20080159052 *Dec 31, 2006Jul 3, 2008Tianhong YanMethod for using a reversible polarity decoder circuitUS20080159053 *Dec 31, 2006Jul 3, 2008Tianhong YanReversible polarity decoder circuitUS20080192524 *Apr 14, 2008Aug 14, 2008Fasoli Luca GIntegrated circuit memory array configuration including decoding compatibility with partial implementation of multiple memory layersUS20080239839 *Mar 31, 2007Oct 2, 2008Fasoli Luca GMethod for using a spatially distributed amplifier circuitUS20080310231 *Jun 10, 2008Dec 18, 2008Cleeves James MOptimization of critical dimensions and pitch of patterned features in and above a substrateUS20090113116 *Oct 30, 2007Apr 30, 2009Thompson E EarleDigital content kiosk and methods for use therewithUS20090116270 *Oct 25, 2007May 7, 2009Matrix Semiconductor, Inc.Floating Body Memory Cell System and Method of ManufactureUS20090142921 *Jan 30, 2009Jun 4, 2009Sandisk 3D LlcMethod for reducing dielectric overetch when making contact to conductive featuresUS20090155962 *Dec 17, 2007Jun 18, 2009Sandisk 3D LlcMethod for fabricating pitch-doubling pillar structuresUS20090161474 *Mar 2, 2009Jun 25, 2009Scheuerlein Roy EReversible-polarity decoder circuit and methodUS20090168480 *Dec 27, 2007Jul 2, 2009Sandisk 3D LlcThree dimensional hexagonal matrix memory arrayUS20090170030 *Dec 27, 2007Jul 2, 2009Sandisk 3D LlcMethod of making a pillar pattern using triple or quadruple exposureUS20090204824 *Dec 30, 2008Aug 13, 2009Lin Jason TSystem, method and memory device providing data scrambling compatible with on-chip copy operationUS20090251962 *Apr 6, 2009Oct 8, 2009Jong-In YunThree-Dimensional Memory Device and Driving Method ThereofUS20090269932 *Apr 28, 2008Oct 29, 2009Sandisk 3D LlcMethod for fabricating self-aligned complimentary pillar structures and wiringUS20100046267 *Mar 25, 2009Feb 25, 2010Tianhong YanMemory system with sectional data linesUS20100254175 *Apr 3, 2009Oct 7, 2010Scheuerlein Roy ECross point non-volatile memory cellUS20100254176 *Apr 3, 2009Oct 7, 2010Scheuerlein Roy EMulti-Bit Resistance-Switching Memory CellUS20100254177 *Apr 3, 2009Oct 7, 2010Scheuerlein Roy EProgramming Non-Volatile Storage Element Using Current From Other ElementUS20100265750 *Sep 20, 2009Oct 21, 2010Tianhong YanMemory system with data line switching schemeUS20100297834 *Aug 3, 2010Nov 25, 2010Dunton Samuel VMethod for reducing dielectric overetch using a dielectric etch stop at a planar surfaceUS20110007541 *Sep 22, 2010Jan 13, 2011Scheuerlein Roy EFloating body memory cell system and method of manufactureUS20110019495 *Sep 30, 2010Jan 27, 2011Scheuerlein Roy EDecoder circuitry providing forward and reverse modes of memory array operation and method for biasing sameUS20110096588 *Oct 26, 2009Apr 28, 2011Fasoli Luca GNon-volatile memory array architecture incorporating 1t-1r near 4f2 memory cellUS20110110149 *Nov 23, 2010May 12, 2011Scheuerlein Roy EStructure and method for biasing phase change memory array for reliable writingUS20110182105 *Apr 4, 2011Jul 28, 2011Tianhong YanMemory system with sectional data linesUS20110189840 *Apr 15, 2011Aug 4, 2011Petti Christopher JMethod for reducing dielectric overetch when making contact to conductive featuresUS20110235405 *Jun 7, 2011Sep 29, 2011Scheuerlein Roy EProgramming non-volatile storage element using current from other elementUS20120170347 *Jan 31, 2012Jul 5, 2012Tianhong YanMemory system with sectional data linesUSRE45697Apr 1, 2014Sep 29, 2015Sandisk Technologies Inc.System, method and memory device providing data scrambling compatible with on-chip copy operationCN101151512BMar 31, 2006Jul 11, 2012桑迪士克3D公司Transistor layout configuration for tight-pitched memory array linesCN101151677BFeb 14, 2006May 19, 2010桑迪士克3D公司Decoding circuit for non-binary groups of memory line driversCN103155042A *Aug 31, 2011Jun 12, 2013桑迪士克3D有限责任公司Decoder circuitry providing forward and reverse modes of memory array operation and method for biasing sameCN103155042B *Aug 31, 2011Jan 20, 2016桑迪士克3D有限责任公司提供存储器阵列操作的正向和反向模式的解码器电路以及用于偏压解码器电路的方法EP1869679A2 *Feb 14, 2006Dec 26, 2007Sandisk 3D LLCDecoding circuit for non-binary groups of memory line driversEP1869679A4 *Feb 14, 2006Mar 18, 2009Sandisk 3D LlcDecoding circuit for non-binary groups of memory line driversEP2062263A2 *Jul 31, 2007May 27, 2009Sandisk 3D LLCMethod and apparatus for dual data-dependent busses for coupling read/write circuits to a memory arrayEP2062263A4 *Jul 31, 2007Aug 12, 2009Sandisk 3D LlcMethod and apparatus for dual data-dependent busses for coupling read/write circuits to a memory arrayEP2450902A2Dec 16, 2005May 9, 2012Sandisk 3D LLCApparatus & method for hierarchical decoding of dense memory arrays using multiple levels of multiple-headed decodersWO2008016948A2Jul 31, 2007Feb 7, 2008Sandisk 3D LlcDual data-dependent busses for coupling read/write circuits to a memory arrayWO2009085078A1Nov 5, 2008Jul 9, 2009Sandisk 3D LlcThree-dimensional hexagonal matrix memory array and method of manufacturing the sameWO2010123517A1Sep 29, 2009Oct 28, 2010Sandisk 3D LlcMemory system with data line switching schemeWO2011019623A1Aug 6, 2010Feb 17, 2011Sandisk 3D LlcSemiconductor memory with improved memory block switchingWO2011075452A1Dec 13, 2010Jun 23, 2011Sandisk 3D Llc3d memory device with page register not like sense amplifier circuits and sense amplifier interface underneath memory arrayWO2011075453A1Dec 13, 2010Jun 23, 2011Sandisk 3D LlcProgram cycle skipWO2012044433A1Aug 31, 2011Apr 5, 2012Sandisk 3D LlcDecoder circuitry providing forward and reverse modes of memory array operation and method for biasing sameWO2012118618A1Feb 15, 2012Sep 7, 2012Sandisk 3D LlcThree dimensional memory system with column pipelineWO2012148852A1Apr 23, 2012Nov 1, 2012Sandisk 3D LlcNon-volatile storage system with dual block programmingWO2014149585A1Mar 1, 2014Sep 25, 2014Sandisk 3D LlcProgram cycle skip evaluation before write operations in non-volatile memoryWO2014149586A1Mar 1, 2014Sep 25, 2014Sandisk 3D LlcDynamic address grouping for parallel programming in non-volatile memory* Cited by examinerClassifications U.S. Classification365/230.06, 365/63, 257/E27.026, 257/E27.073, 365/51International ClassificationG11C8/10, H01L27/102, H01L27/06, G11C5/02Cooperative ClassificationH01L27/1021, G11C5/025, H01L27/0688, G11C8/10European ClassificationG11C5/02S, H01L27/06E, G11C8/10, H01L27/102DLegal EventsDateCodeEventDescriptionMar 11, 2003ASAssignmentOwner name: MATRIX SEMICONDUCTOR, INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SCHEUERLEIN, ROY E.;CROWLEY, MATTHEW P.;REEL/FRAME:013827/0906;SIGNING DATES FROM 20021126 TO 20021202Owner name: MATRIX SEMICONDUCTOR, INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SCHEUERLEIN, ROY E.;CROWLEY, MATTHEW P.;SIGNING DATES FROM 20021126 TO 20021202;REEL/FRAME:013827/0906May 24, 2005CCCertificate of correctionApr 28, 2006ASAssignmentOwner name: SANDISK 3D LLC, CALIFORNIAFree format text: MERGER;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:017544/0769Effective date: 20051020Owner name: SANDISK 3D LLC,CALIFORNIAFree format text: MERGER;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:017544/0769Effective date: 20051020Mar 2, 2007ASAssignmentOwner name: SANDISK 3D LLC, CALIFORNIAFree format text: CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE MERGER TO ADD PAGES TO THE MERGER DOCUMENT PREVIOUSLY RECORDED PREVIOUSLY RECORDED ON REEL 017544 FRAME 0769;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:018950/0686Effective date: 20051020Owner name: SANDISK 3D LLC,CALIFORNIAFree format text: CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE MERGER TO ADD PAGES TO THE MERGER DOCUMENT PREVIOUSLY RECORDED PREVIOUSLY RECORDED ON REEL 017544 FRAME 0769. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:018950/0686Effective date: 20051020Owner name: SANDISK 3D LLC, CALIFORNIAFree format text: CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE MERGER TO ADD PAGES TO THE MERGER DOCUMENT PREVIOUSLY RECORDED PREVIOUSLY RECORDED ON REEL 017544 FRAME 0769. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:018950/0686Effective date: 20051020Jul 1, 2008FPAYFee paymentYear of fee payment: 4Jul 18, 2012FPAYFee paymentYear of fee payment: 8Mar 30, 2016ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK 3D LLC.;REEL/FRAME:038300/0665Effective date: 20160324Apr 25, 2016ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASFree format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT LISTED PATENT NUMBER 8853569 TO THE CORRECT PATENT NUMBER 8883569 PREVIOUSLY RECORDED ON REEL 038300 FRAME 0665. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANDISK 3D LLC;REEL/FRAME:038520/0552Effective date: 20160324May 25, 2016ASAssignmentOwner name: SANDISK TECHNOLOGIES LLC, TEXASFree format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038813/0004Effective date: 20160516Aug 4, 2016FPAYFee paymentYear of fee payment: 12RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services