Source: http://www.google.com/patents/US20070091694?dq=6,654,957
Timestamp: 2017-04-28 22:27:06
Document Index: 645228268

Matched Legal Cases: ['Application No. 2005', 'art1', 'art2', 'art1', 'art2', 'art1', 'art2']

Patent US20070091694 - Flash memory device capable of improving reliability - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA flash memory device includes a memory cell array having a first region and a second region that include memory cells arranged in a plurality of rows and columns; an address storage circuit adapted to store address information for defining the second region; a row decoder circuit adapted to select one...http://www.google.com/patents/US20070091694?utm_source=gb-gplus-sharePatent US20070091694 - Flash memory device capable of improving reliabilityAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS20070091694 A1Publication typeApplicationApplication numberUS 11/454,481Publication dateApr 26, 2007Filing dateJun 16, 2006Priority dateOct 25, 2005Also published asUS7558114Publication number11454481, 454481, US 2007/0091694 A1, US 2007/091694 A1, US 20070091694 A1, US 20070091694A1, US 2007091694 A1, US 2007091694A1, US-A1-20070091694, US-A1-2007091694, US2007/0091694A1, US2007/091694A1, US20070091694 A1, US20070091694A1, US2007091694 A1, US2007091694A1InventorsJin-Wook Lee, Jin-Yub LeeOriginal AssigneeSamsung Electronics Co., Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (5), Referenced by (82), Classifications (7), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetFlash memory device capable of improving reliability
CROSS-REFERENCE TO RELATED PATENT APPLICATION [0001] This application claims priority to Korean Patent Application No. 2005-100815, filed Oct. 25, 2005, the subject matter of which is hereby incorporated by reference in its entirety. BACKGROUND OF THE INVENTION [0002] 1. Technical Field [0003] The present disclosure is related to semiconductor memory devices. In particular, the disclosure is related to a phase change memory device and a program method thereof. [0004] 2. Discussion of Related Art [0005] Electrically erasable and programmable semiconductor devices have been increasingly required without a refresh capability of the data stored therein. Presently, there is a trend to enhance capacitance and integrity of semiconductor devices. A typical example of a non-volatile memory device with large capacitance and high integrity without a refresh of stored data is a NAND flash memory. Even when the power supply is turned off, the NAND flash memories keep stored data. Accordingly, such flash memories are widely utilized in many electronic devices, such as portable terminals, portable computers, and so forth. [0006] As shown in the following table 1, data retention characteristics and the number of program/erase cycles without deterioration are closely related with a reliability of the non-volatile memories having a floating gate structure. Stored charges in the form of electrons are driven from the floating gate by various failure mechanisms, thereby reducing a threshold voltage. In contrast, when a floating gate slowly obtains electrons under the condition that a control gate is maintained at a specific voltage, there is a reciprocal effect. As a result, a threshold voltage is increased. The repetition of program/erase cycles causes stress on an oxide layer of a cell transistor and also causes a failure, such as the deterioration of a tunnel oxide layer thereof. In flash memories, there is a problem of program/erase (PE) endurance because charges are trapped in the tunnel oxide layer during program/erase operations. Trapped charges affect a threshold voltage window of the memory devices and a program/erase time of the next cycle. TABLE 1 Code storage Data storage PE cycle 10K 100K Read cycle 10E7 100K Data cycle 10 Year 10 Year [0007] Flash memories having a storage region for storing data, hereinafter, referred to as a “data storage region”, and a region for storing a code (hereinafter, referred to as “code storage region”) have been suggested. The data storage region and the code storage region have non-volatile memory cells, and each of the non-volatile memory cells has one of an erase state of data “1” and a program state of data ‘0”. The threshold voltage distributions corresponding to the erase state and the program state are shown in FIG. 1. The threshold voltage of a memory cell having an erase status is lower than a reference voltage (e.g., 0V), and the threshold voltage of a memory cell having a program state is higher than a reference voltage (e.g., 0V). In NAND flash memories with a so-called string structure, as shown in FIG. 2, a read voltage Vread of 0V is applied to a word line (e.g. WL1) of a selected memory cell,. and a read voltage Vread of 5V is applied to a word line (e.g. WL0, WL2˜WLm-1) of non-selected memory cells. Non-volatile memory cells are programmed according to a repetition of program loops, and when program loops are repeated, a program voltage supplied to the word lines is stepwise increased by a predetermined increment. Bias conditions of the above-mentioned read and program operations are applied to the data storage region and the code storage region. [0008] As a read operation is repeated, the threshold voltage distribution of the erase memory cells is varied by a read voltage Vread applied to a non-selected word line. For instance, as shown in FIG. 3, the threshold voltage distribution of the eased memory cells is higher than the read voltage (Vread: 0V) applied to the selected word line after read operations are repeated. This is referred to as a “read disturb”. Such a read disturb causes a read failure. In the event that this read failure happened in the code storage region, it is difficult to certify a code stored in the code storage region. SUMMARY OF THE INVENTION [0009] Embodiments of the invention provide a flash memory device capable of reducing a read disturb with respect to a code storage region. [0010] Thus, in an exemplary embodiment, the invention provides a flash memory device comprising: a memory cell array having a first region and a second region that includes memory cells arranged in a plurality of rows and columns; an address storage circuit adapted to store address information for defining the second region; a row decoder circuit adapted to select one of the first and second regions in response to an external address; a voltage generating circuit adapted to generate a read voltage to be provided to a row of the selected region by the row decoder circuit during a read operation; a detecting circuit adapted to detect whether the selected region is included in the second region on the basis of address information and external address information that are stored in the address storage circuit; and a control logic adapted to control the voltage generating circuit in response to an output of the detecting circuit during the read operation, wherein the control logic controls the voltage generating circuit in order that a read voltage provided to the row of the second region is lower than a read voltage provided to a row of the first region. [0011] Pursuant to this exemplary embodiment, the row receiving the read voltage is a non-selected row during the read operation. [0012] In this exemplary embodiment, the control logic controls the voltage generating circuit so that the read voltage provided to the row of the second region is higher than the read voltage provided to the row of the first region. [0013] According to this exemplary embodiment, the row receiving the read voltage is a selected row during the read operation. [0014] In this exemplary embodiment, the first region is a data storage region, and the second region is a code storage region, and each of the first and second regions includes at least one memory block, and the memory block has cell strings corresponding to the rows. [0015] Pursuant to this exemplary embodiment, the control logic controls the voltage generating circuit during the program operation so that a program voltage increment provided to the row of the second region is smaller than that provided to the row of the first region. [0016] According to this exemplary embodiment, the control logic controls the voltage generating circuit during the program operation so that an initial program voltage of the program voltage provided to the row of the second region is higher than that of the program voltage provided to the row of the first region. [0017] In this exemplary embodiment, the control logic controls the voltage generating circuit during the program operation so that a verification voltage provided to the row of the second region is higher than that provided to the row of the first region. [0018] Pursuant to this exemplary embodiment, the control logic comprises: a program control unit controlling the voltage generating circuit in response to the output of the detecting circuit during a program operation; and a read control unit controlling the voltage generating circuit in response to the output of the detecting circuit during a read operation. [0019] According to this exemplary embodiment, the program control unit comprises: a data program controller controlling the voltage generating circuit when the first region is selected; and a code program controller controlling the voltage generating circuit when the second region is selected. [0020] In this exemplary embodiment, the read control unit comprises; a data read controller controlling the voltage generating circuit when the first region is selected; and a code read controller controlling the voltage generating circuit when the second region is selected. [0021] Pursuant to this exemplary embodiment, the address information defining the second region is stored in the address storage circuit by an exterior during a power-up period. [0022] According to this embodiment, the address information defining the second region is programmed in the address storage circuit in a wafer-level. BRIEF DESCRIPTION OF THE DRAWINGS [0023] Exemplary embodiments of the present invention can be understood in more detail from the following descriptions taken in conjunction with the attached drawings. [0024] FIG. 1 shows threshold voltage distributions of erase/program memory cells; [0025] FIG. 2 shows a cell string structure of a conventional flash memory device; [0026] FIG. 3 illustrates read disturb occurring after program/erase cycles are performed; [0027] FIG. 4 is a block diagram of a flash memory device according to an embodiment of the present invention; [0028] FIG. 5 is a circuit diagram of a memory block of a memory cell array shown in FIG. 4; [0029] FIGS. 6A and 6B show a waveforms of program voltages applied to a code storage region and a data storage region during a program operation; and [0030] FIG. 7 shows a threshold voltage distribution of a code storage region of the flash memory device according to an embodiment of the present invention. DESCRIPTION OF EXEMPLARY EMBODIMENTS [0031] FIG. 4 is a block diagram of a flash memory device according to an embodiment of the present invention. As shown in FIG. 4, the flash memory device 1000 of the present invention includes a memory cell array 100 storing data information. The memory cell array 100 consists of first and second regions 102 and 104. The first region 102 is a data storage region for storing data, and the second region 104 is a code storage region for storing code. Each of the first and second regions 102 and 104 is formed of one or more memory blocks. [0032] A memory block BLK of the memory cell array 100 is shown in FIG. 5 and includes a plurality of cell strings 10, referred to as a “NAND string”, respectively corresponding to bit lines BL0˜BLn-1. Each of the cell strings 10 consists of a string selection transistor SST as a first selection transistor, a ground selection transistor GST as a second selection transistor, and a plurality of memory cells MCm-1˜MC0. The plurality of the memory cells MCm-1˜MC0 are serially connected between the selection transistors SST and GST. The string selection transistor SST has a drain connected to a corresponding bit line and a gate connected to a string selection line SSL. The ground selection transistor GST has a source connected to a common source line CSL and a gate connected to a ground selection line GSL. Between the source of the string selection transistor SST and the drain of the ground selection transistor GSL, the memory cells MCm-1˜MC0 are connected serially, and the memory cells are connected to corresponding word lines WL0˜WL-1, respectively. [0033] Referring to FIG. 4, a row decoder circuit 110 selects one of the memory blocks of the memory cell array 100 in response to a row address RA including a block address bit and a page address bit that are externally provided and then drives the word lines of selected memory blocks by a word line voltage from a. voltage generating circuit 160. The selected memory block is included in the first region 102 or the second region 104. A read/write circuit 120 writes data in the selected memory block or reads data therefrom. The read/write circuit 120, although not shown in FIG. 5, includes a page buffer circuit, a column decoder circuit, a column gate circuit, a data input/output circuit and so forth, which are widely known to those skilled in the art. [0034] A register 130 is an address storage circuit and stores block addresses for defining the second region 104 of the memory cell array 100. For example, the register 130 stores the block addresses for respectively selecting the first and last memory blocks among the plurality of memory blocks included in the second region 104. Block addresses may be stored in the register 130 using various techniques. For instance, block address information provided from a host may be stored in the register 130 at power-up. The register 130 may be constructed so that the block addresses for respectively selecting the first and second memory blocks of the second region 104 are programmed at a wafer level. A detector circuit 140 detects whether a memory block to be selected by a block address BA is included in the second region 104, that is, a code storage region, on the basis of block addresses stored in the register 130. The detector circuit 140 generates a flag signal F_DATA/CODE according to a detecting result. The flag signal F_DATA/CODE indicates whether a memory block to be selected is included in the second region 104, that is, a code storage region. [0035] A control logic 150 controls a voltage generator circuit 160 in response to the flag signal F_DATA/CODE and a command signal CMD, which are provided from the detector circuit 140. More particularly, the control logic 150 controls the voltage generator circuit 160 so that program/read/verification voltages Vpgm/Vread/Vveri are generated differently according to whether a memory block to be selected is included in the second region 104 as a code storage region. The control logic 150 includes a program control unit 151 and a read control unit 152. The program control unit 151 is formed so as to control a program operation of the memory device 1000, in particular the voltage generating circuit 160 when a command signal CMD indicates a program operation and includes a data program controller 151 a and a code program controller 151 b. When the flag signal F_DATA/CODE indicates a selection of the data storage first region 102, the data program controller 151 a is formed to control the voltage generator circuit 160 in response to the flag signal F_DATA/CODE and the command signal CMD. When the flag signal F_DATA/CODE indicates a selection of the code storage second region 104, the code program controller 151 b is formed to control the voltage generator circuit 160 in response to the flag signal F_DATA/CODE and the command signal CDM. [0036] The program control unit 151 controls the voltage generating circuit 160 so that an increment of a program voltage and a program voltage, hereinafter, referred to as an “initial program voltage,” of the first program loop are varied according to the selected storage region. As shown in FIGS. 6A and 6B, the program control unit 151 controls the voltage generator circuit 160 to set an increment, hereinafter, referred to as a “first increment (Δ V1),” during the program operation with respect the memory block of the first region 102 that is larger than an increment, hereinafter, referred to as a “second increment (Δ V2),” during a program operation with respect to the memory block of the second region 104. In addition, the program control unit 151 controls the voltage generator circuit 160 to set an initial program voltage, hereinafter, referred to as a “first initial program voltage (Vstart1),” during the program operation with respect to the memory block of the first region 102 that is smaller than an initial program voltage, hereinafter referred to as a “second initial program voltage (Vstart2),” during the program operation with respect to the memory block of the second region 104. Under such program voltage control method, threshold voltage distributions of the programmed memory cells included in the code storage region 104 are narrower than the threshold voltage distributions of the programmed memory cells included in the data storage region 102. [0037] Referring to FIG. 4, when the command signal CMD indicates a program operation, a read control unit 152 of the control logic 150 controls a read operation by controlling the voltage generator circuit 160. In addition, the read control unit 152 includes a data read controller 152 a and a code read controller 152 b. When the flag signal F_DATA/CODE indicates the selection of the data storage region 102, the data read controller 152 a controls the voltage generator circuit 160 in response to the flag signal F_DATA/CODE and the command signal CDM. When the flag signal F_DATA/CODE indicates the selection of the code storage region 104, the code read controller 152 b controls the voltage generator circuit 160 in response to the flag signal F_DATA/CODE and the command signal CMD. The read control unit 152 controls the voltage generator circuit 160 so that a read voltage Vread applied to a selected word line during a read operation with respect to the code storage region 104 is higher than a read voltage Vread applied to a selected word line during a read operation with respect to the data storage region 102. The read control unit 152 controls the voltage generator circuit 160 so that a read voltage Vread applied to a non-selected word line during a read operation with respect to the code storage region 104 is lower than a read voltage Vread applied to non-selected word line during a read operation with respect to the data storage region 102. In addition, the read control unit 152 controls the voltage generator circuit 160 so that a verify voltage (e.g., 1.4V) during a program operation with respect to a memory block of the second region 104 is higher than a verify voltage (e.g., 1.2V) during a program operation with respect to a memory block of the first region 102. According to this read method, it is possible to reduce a read disturb in the code storage region 104 by lowering the read voltage Vread applied to the non-selected word line. [0038] In the exemplary embodiment shown in FIG. 4, the voltage generator circuit 160 is controlled by the control logic 150 and generates a program voltage Vpgm, a read voltage Vread, and a verify voltage Vveri depending on an operation mode. As shown in FIGS. 6A and 6B, the program voltage Vpgm is generated to have a first initial program voltage Vstart1 during a program operation with respect to the data storage region 102, the program voltage Vpgm is generated to have a second initial program voltage Vstart2 during a program operation with respect to the code storage region 104. The first initial program voltage Vstart1 is lower than the second initial program voltage Vstart2. While the increment of a program voltage during a program operation with respect to the data storage region 102 is generated to have the first increment Δ V1, the increment of a program voltage during a program operation with respect to the code storage region 104 is generated to have the second increment Δ V2. The first increment Δ V1 is larger than the second increment Δ V2. Since a program voltage is increased as much as the second increment Δ V2 but less than the first increment Δ V1 during the program operation with respect to the code storage region 104, as shown in FIG. 7, the threshold voltage distribution of the programmed memory cells included in the code storage region 104 is narrower than the threshold voltage distribution of the programmed memory cells included in the data storage region 102. As shown in FIGS. 1 and 7, the verify voltage Vveri with respect to the code storage region 104 is set to be higher than the verify voltage Vveri with respect to the data storage region 102. [0039] According to an exemplary embodiment of the present invention, a program/read/verify voltage that is supplied to the code storage region 104 is set to be different from that supplied to the data storage region 102 in order to reduce the so-called read disturb. More specifically, referring to FIG. 7, the threshold voltage distributions of the programmed memory cells are set to be narrow. Additionally, the read voltage applied to the non-selected word line of the code storage region 104 is set to be lower than the read voltage applied to the non-selected word line of the data storage region 102. In contrast, the read voltage applied to the selected word line of the code storage region 104 is set to be higher than the read voltage applied to the selected word line of the data storage region 102. [0040] In the exemplary embodiment, the threshold voltage distributions of the programmed memory cells included in the code storage region 104 are narrower than those of the programmed memory cells included in the data storage region 102 and, thus, the read voltage applied to the non-selected word line is reduced. As a result, it is possible to reduce the so-called read disturb occurring in the code storage region. [0041] This invention has been described using exemplary embodiments; however, it will be understood that the scope of the invention is not limited to only the described embodiments. Rather, the scope of the invention is intended to encompass various modifications and similar arrangements. Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS6392931 *Nov 24, 1999May 21, 2002Stmicroelectronics S.R.L.Method for high precision programming nonvolatile memory cells, with optimized programming speedUS6496409 *Jul 20, 2000Dec 17, 2002Mitsubishi Denki Kabushiki KaishaVariable capacity semiconductor memory deviceUS6529418 *Sep 24, 2001Mar 4, 2003Mitsubishi Denki Kabushiki KaishaNon-volatile semiconductor memory device conducting data write and erase operations based on a prescribed unit regionUS20020036930 *Sep 21, 2001Mar 28, 2002Noboru ShibataNonvolatile semiconductor memory deviceUS20060044871 *Aug 3, 2005Mar 2, 2006Renesas Technology Corp.Semiconductor integrated circuit* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS7697326May 10, 2007Apr 13, 2010Anobit Technologies Ltd.Reducing programming error in memory devicesUS7751240Jan 24, 2008Jul 6, 2010Anobit Technologies Ltd.Memory device with negative thresholdsUS7773413Oct 5, 2008Aug 10, 2010Anobit Technologies Ltd.Reliable data storage in analog memory cells in the presence of temperature variationsUS7821826Oct 30, 2007Oct 26, 2010Anobit Technologies, Ltd.Memory cell readout using successive approximationUS7864573Feb 23, 2009Jan 4, 2011Anobit Technologies Ltd.Programming analog memory cells for reduced variance after retentionUS7881107Apr 12, 2010Feb 1, 2011Anobit Technologies Ltd.Memory device with negative thresholdsUS7900102Dec 17, 2007Mar 1, 2011Anobit Technologies Ltd.High-speed programming of memory devicesUS7924587Feb 19, 2009Apr 12, 2011Anobit Technologies Ltd.Programming of analog memory cells using a single programming pulse per state transitionUS7924613Jul 6, 2009Apr 12, 2011Anobit Technologies Ltd.Data storage in analog memory cells with protection against programming interruptionUS7924648Nov 27, 2007Apr 12, 2011Anobit Technologies Ltd.Memory power and performance managementUS7925936Jul 11, 2008Apr 12, 2011Anobit Technologies Ltd.Memory device with non-uniform programming levelsUS7975192Oct 30, 2007Jul 5, 2011Anobit Technologies Ltd.Reading memory cells using multiple thresholdsUS7995388Aug 4, 2009Aug 9, 2011Anobit Technologies Ltd.Data storage using modified voltagesUS8000135Sep 13, 2009Aug 16, 2011Anobit Technologies Ltd.Estimation of memory cell read thresholds by sampling inside programming level distribution intervalsUS8000141Oct 15, 2008Aug 16, 2011Anobit Technologies Ltd.Compensation for voltage drifts in analog memory cellsUS8001320Mar 10, 2008Aug 16, 2011Anobit Technologies Ltd.Command interface for memory devicesUS8050086May 10, 2007Nov 1, 2011Anobit Technologies Ltd.Distortion estimation and cancellation in memory devicesUS8059457Mar 17, 2009Nov 15, 2011Anobit Technologies Ltd.Memory device with multiple-accuracy read commandsUS8060806Aug 27, 2007Nov 15, 2011Anobit Technologies Ltd.Estimation of non-linear distortion in memory devicesUS8068360Jul 23, 2008Nov 29, 2011Anobit Technologies Ltd.Reading analog memory cells using built-in multi-threshold commandsUS8085586Dec 25, 2008Dec 27, 2011Anobit Technologies Ltd.Wear level estimation in analog memory cellsUS8145984May 24, 2011Mar 27, 2012Anobit Technologies Ltd.Reading memory cells using multiple thresholdsUS8151163Dec 3, 2007Apr 3, 2012Anobit Technologies Ltd.Automatic defect management in memory devicesUS8151166Feb 26, 2008Apr 3, 2012Anobit Technologies Ltd.Reduction of back pattern dependency effects in memory devicesUS8156398Feb 3, 2009Apr 10, 2012Anobit Technologies Ltd.Parameter estimation based on error correction code parity check equationsUS8156403May 10, 2007Apr 10, 2012Anobit Technologies Ltd.Combined distortion estimation and error correction coding for memory devicesUS8169825Sep 1, 2009May 1, 2012Anobit Technologies Ltd.Reliable data storage in analog memory cells subjected to long retention periodsUS8174857Dec 30, 2009May 8, 2012Anobit Technologies Ltd.Efficient readout schemes for analog memory cell devices using multiple read threshold setsUS8174905Mar 11, 2010May 8, 2012Anobit Technologies Ltd.Programming orders for reducing distortion in arrays of multi-level analog memory cellsUS8208304Nov 15, 2009Jun 26, 2012Anobit Technologies Ltd.Storage at M bits/cell density in N bits/cell analog memory cell devices, M>NUS8209588Dec 11, 2008Jun 26, 2012Anobit Technologies Ltd.Efficient interference cancellation in analog memory cell arraysUS8225181Nov 26, 2008Jul 17, 2012Apple Inc.Efficient re-read operations from memory devicesUS8228701Feb 28, 2010Jul 24, 2012Apple Inc.Selective activation of programming schemes in analog memory cell arraysUS8230300Mar 4, 2009Jul 24, 2012Apple Inc.Efficient readout from analog memory cells using data compressionUS8234545May 12, 2008Jul 31, 2012Apple Inc.Data storage with incremental redundancyUS8238157Apr 11, 2010Aug 7, 2012Apple Inc.Selective re-programming of analog memory cellsUS8239734Oct 15, 2009Aug 7, 2012Apple Inc.Efficient data storage in storage device arraysUS8239735May 10, 2007Aug 7, 2012Apple Inc.Memory Device with adaptive capacityUS8248831Dec 30, 2009Aug 21, 2012Apple Inc.Rejuvenation of analog memory cellsUS8259497Aug 6, 2008Sep 4, 2012Apple Inc.Programming schemes for multi-level analog memory cellsUS8259506Mar 22, 2010Sep 4, 2012Apple Inc.Database of memory read thresholdsUS8261159Oct 28, 2009Sep 4, 2012Apple, Inc.Data scrambling schemes for memory devicesUS8270246Nov 4, 2008Sep 18, 2012Apple Inc.Optimized selection of memory chips in multi-chips memory devicesUS8369141Mar 11, 2008Feb 5, 2013Apple Inc.Adaptive estimation of memory cell read thresholdsUS8397131Dec 30, 2009Mar 12, 2013Apple Inc.Efficient readout schemes for analog memory cell devicesUS8400858Aug 22, 2011Mar 19, 2013Apple Inc.Memory device with reduced sense time readoutUS8429493Apr 16, 2008Apr 23, 2013Apple Inc.Memory device with internal signap processing unitUS8456905Dec 11, 2008Jun 4, 2013Apple Inc.Efficient data storage in multi-plane memory devicesUS8479080Jun 24, 2010Jul 2, 2013Apple Inc.Adaptive over-provisioning in memory systemsUS8482978Jun 28, 2011Jul 9, 2013Apple Inc.Estimation of memory cell read thresholds by sampling inside programming level distribution intervalsUS8495465Sep 27, 2010Jul 23, 2013Apple Inc.Error correction coding over multiple memory pagesUS8498151Aug 4, 2009Jul 30, 2013Apple Inc.Data storage in analog memory cells using modified pass voltagesUS8527819Oct 12, 2008Sep 3, 2013Apple Inc.Data storage in analog memory cell arrays having erase failuresUS8570804Sep 22, 2011Oct 29, 2013Apple Inc.Distortion estimation and cancellation in memory devicesUS8572311Jan 10, 2011Oct 29, 2013Apple Inc.Redundant data storage in multi-die memory systemsUS8572423Feb 6, 2011Oct 29, 2013Apple Inc.Reducing peak current in memory systemsUS8595591Jul 6, 2011Nov 26, 2013Apple Inc.Interference-aware assignment of programming levels in analog memory cellsUS8599611Sep 22, 2011Dec 3, 2013Apple Inc.Distortion estimation and cancellation in memory devicesUS8645794Jul 28, 2011Feb 4, 2014Apple Inc.Data storage in analog memory cells using a non-integer number of bits per cellUS8677054Dec 9, 2010Mar 18, 2014Apple Inc.Memory management schemes for non-volatile memory devicesUS8677203Jan 10, 2011Mar 18, 2014Apple Inc.Redundant data storage schemes for multi-die memory systemsUS8694814Sep 12, 2010Apr 8, 2014Apple Inc.Reuse of host hibernation storage space by memory controllerUS8694853Apr 17, 2011Apr 8, 2014Apple Inc.Read commands for reading interfering memory cellsUS8694854Aug 2, 2011Apr 8, 2014Apple Inc.Read threshold setting based on soft readout statisticsUS8767459Jul 28, 2011Jul 1, 2014Apple Inc.Data storage in analog memory cells across word lines using a non-integer number of bits per cellUS8832354Mar 22, 2010Sep 9, 2014Apple Inc.Use of host system resources by memory controllerUS8856475Jun 29, 2011Oct 7, 2014Apple Inc.Efficient selection of memory blocks for compactionUS8924661Jan 17, 2010Dec 30, 2014Apple Inc.Memory system including a controller and processors associated with memory devicesUS8949684Sep 1, 2009Feb 3, 2015Apple Inc.Segmented data storageUS9021181Sep 14, 2011Apr 28, 2015Apple Inc.Memory management for unifying memory cell conditions by using maximum time intervalsUS9104580Mar 23, 2011Aug 11, 2015Apple Inc.Cache memory for hybrid disk drivesUS20080158958 *Dec 17, 2007Jul 3, 2008Anobit Technologies Ltd.Memory device with reduced readingUS20080263262 *Mar 10, 2008Oct 23, 2008Anobit Technologies Ltd.Command interface for memory devicesUS20080282106 *May 12, 2008Nov 13, 2008Anobit Technologies LtdData storage with incremental redundancyUS20090103358 *May 10, 2007Apr 23, 2009Anobit Technologies Ltd.Reducing programming error in memory devicesUS20090106485 *Jul 23, 2008Apr 23, 2009Anobit Technologies Ltd.Reading analog memory cells using built-in multi-threshold commandsUS20090158126 *Dec 11, 2008Jun 18, 2009Anobit Technologies LtdEfficient interference cancellation in analog memory cell arraysUS20090199074 *Feb 3, 2009Aug 6, 2009Anobit Technologies Ltd.Parameter estimation based on error correction code parity check equationsUS20090228761 *Mar 4, 2009Sep 10, 2009Anobit Technologies LtdEfficient readout from analog memory cells using data compressionUS20090240872 *Mar 17, 2009Sep 24, 2009Anobit Technologies LtdMemory device with multiple-accuracy read commandsUS20100157641 *May 10, 2007Jun 24, 2010Anobit Technologies Ltd.Memory device with adaptive capacityCN102194518A *Mar 8, 2010Sep 21, 2011上海宏力半导体制造有限公司Memory* Cited by examinerClassifications U.S. Classification365/189.09International ClassificationG11C5/14Cooperative ClassificationG11C16/26, G11C16/3427, G11C16/3418European ClassificationG11C16/34D4, G11C16/34DLegal EventsDateCodeEventDescriptionJun 16, 2006ASAssignmentOwner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OFFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, JIN-WOOK;LEE, JIN-YUB;REEL/FRAME:017995/0384Effective date: 20060508Dec 26, 2012FPAYFee paymentYear of fee payment: 4Dec 28, 2016FPAYFee paymentYear of fee payment: 8RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services