Source: http://www.google.com/patents/US20030025199?dq=6004266
Timestamp: 2017-06-28 18:37:42
Document Index: 433820379

Matched Legal Cases: ['art 518', 'arts 518', 'art 518', 'arts 518', 'art 518', 'arts 518', 'art 518', 'art 518', 'arts 518', 'art 518', 'art 518', 'art 518', 'art 518', 'art 518', 'arts 518', 'art 518', 'art 918', 'art 918']

Patent US20030025199 - Super low profile package with stacked dies - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA super low profile package with stacked dies comprises a substrate, a heat spreader, a first die, a second die, a molding compound, and a number of solder balls. The substrate has a cavity, a top surface and a bottom surface opposite to the top surface. The heat spreader is connected to the bottom surface...http://www.google.com/patents/US20030025199?utm_source=gb-gplus-sharePatent US20030025199 - Super low profile package with stacked diesAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS20030025199 A1Publication typeApplicationApplication numberUS 10/026,452Publication dateFeb 6, 2003Filing dateDec 27, 2001Priority dateAug 1, 2001Also published asUS6731015Publication number026452, 10026452, US 2003/0025199 A1, US 2003/025199 A1, US 20030025199 A1, US 20030025199A1, US 2003025199 A1, US 2003025199A1, US-A1-20030025199, US-A1-2003025199, US2003/0025199A1, US2003/025199A1, US20030025199 A1, US20030025199A1, US2003025199 A1, US2003025199A1InventorsChi-Chuan Wu, Tzong-Dar HerOriginal AssigneeChi-Chuan Wu, Tzong-Dar HerExport CitationBiBTeX, EndNote, RefManPatent Citations (1), Referenced by (69), Classifications (42), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetSuper low profile package with stacked dies
[0001] This application incorporates by reference Taiwanese application Serial No. 90118812, Filed Aug. 1, 2001. BACKGROUND OF THE INVENTION [0002] 1. Field of the Invention [0003] The invention relates in general to a package for integrated circuits and more particularly to a super low profile package with stacked dies. [0004] 2. Description of the Related Art [0005] The technology of integrated circuit (IC) has been usually applied in the various electronic products. The current trend of the electronic products is towards the smaller, thinner, and lighter. Therefore, one important research of IC design focuses on how to improve and minimize the size of the IC package so as to fit in with those smaller electronic products. [0006] Since the integrated circuit (IC) design becomes more and more delicate and complicated, the package with double dies has been commonly adopted for meeting the requirement of the IC design. Typically, the packages could be divided into “cavity up” packages and “cavity down” packages in accordance with the way of die attachment. Please refer to FIG. 1, which is a cross-sectional view of a conventional cavity-up package with double dies. The die 102 is attached to the top surface 106 of the substrate 101 while the die 104 is attached on the die 102 by a thin layer of thermally conductive epoxy. The dies 102 and 104 are electrically connected to the substrate 101 by the wires 114 and 116, respectively. The molding compound 110 is formed over the substrate 101 so as to encapsulate the dies 102 and 104. A number of solder balls 112 are attached to the bottom surface 108 of the substrate 101 for electrically connecting the package 100 to an external printed circuit board (PCB) (not shown in FIG. 1). [0007] [0007]FIG. 2 is a cross-sectional view of a conventional cavity-down package with double dies. The package 200 with double dies of FIG. 2 is constructed in accordance with the single-die package design disclosed in U.S. Pat. No. 5,397,921, entitled “TAB Grid Array”, issued Mar. 14, 1995 to Advanced Semiconductor Assembly Technology. The substrate 201 of the package 200 comprises the dielectric layers 201A and 201C, and the pad (conductor) layer 201B. The substrate 201 further has a cavity, through the dielectric layers 201A, 201B and the pad layer 201B, for placing the die 202. In addition, there is a heat spreader 218 attached to the substrate 201 by a thin film layer of adhesive 220. Also, the heat spreader 218 has a cavity for placing the dies 202 and 204, while the die 204 is attached to the heat spreader 218 and the die 202 is attached to the die 204 both by a thin layer of thermally conductive epoxy. Simultaneously, the dies 202 and 204 are wire-bonded to the pad layer 201B for achieving the electrically connection. Furthermore, the cavity is filled with an encapsulation material (molding compound) 210 for encapsulating the dies 202 and 204. The numerous solder balls 212 are attached to the dielectric layer 201C of the substrate 201 for electrically connecting the integrated circuit to metallic traces on an external PCB (not shown in FIG. 2). [0008] According to the description above, the overall thickness of the package 100 in FIG. 1 is equal to the sum of the thickness of the molding compound 110, the thickness of the substrate 101, and the height of the solder ball 112, wherein the thickness of the molding compound 110 is positively related to the thickness of the dies 102 and 104, and the loop height of the wire 116. Similarly, the overall thickness of the package 200 in FIG. 2 is determined by the thickness of the heat spreader 218, the thickness of the substrate 201, and the height of the solder ball 212, wherein the thickness of the heat spreader 218 is positively related to the thickness of the dies 202 and 204. Since the thickness of the dies 102, 104, 202, and 204 directly relate to the overall thickness (profile) of the packages 100 and 200, the packages 100 and 200 encapsulated with the over-thick dies 102, 104, 202, and 204 can not well fit in with the small and delicate electronic products. [0009] [0009]FIG. 3 is a cross-sectional view of another conventional package with double dies. The package 300 with double dies in FIG. 3 is constructed in accordance with the single-die package design disclosed in U.S. Pat. No. 5,696,666, entitled “Low Profile Exposed Die Chip Carrier Package”, issued Dec. 9, 1997 to Motorola, Inc. The substrate 301 of the package 300 in FIG. 3 has an open-through cavity 320 for placing the die 302. The die 304 is mounted on the die 302 by a thin film of the conductive epoxy. The dies 302 and 304 are electrically connected to the substrate 301 by the wires 314 and 316, respectively. After wire bonding, an encapsulation material (encapsulant or molding compound) is applied over the top surface 306 of the substrate 301, thereby encapsulates the dies 302 and 304. Also, the solder balls 312 are attached to the bottom surface 308 of the substrate 301. [0010] [0010]FIG. 4AFIG. 4D show the process of manufacturing the package of FIG. 3. First, a cavity 320 is formed through the substrate 301, and the bottom surface 308 of the substrate 301 is temporarily taped by a tape 432 in order to seal one side of the cavity 320, as shown in FIG. 4A. [0011] Next, the die 302 is seated in the cavity 302 and carried by the tape 432, as shown in FIG. 4B. In other words, the tape 432 provides the mechanical support for the die 302. Then, the die 304 is attached on the top of the die 302 by a conductive epoxy. The dies 302 and 304 are respectively wire-bonded to the substrate 301 through the wires 314 and 316. After wire bonding, the encapsulation material, such as a plastic resin, is applied in the peripheral of the dies 302 and 304 in place, so that the dies 302 and 304 are encapsulated and well held in the cavity 320. [0012] Since the die 302 is well fixed in the cavity 320 after encapsulating process, there is no need for using the tape 432 as a carrier of the die 302. So, the de-taping procedure, which is the removal of the tape 432, can be performed as shown in FIG. 4C. Accordingly, the back surface 302A of the die 302 is exposed to the atmosphere. [0013] After de-taping, the solder ball attachment is performed as shown in FIG. 4D. Numerous solder balls 312 are attached to the bottom surface 308 of the substrate 301 as an array format, and the package 300 in FIG. 3 is thereby obtained in accordance with the forgoing process. [0014] Comparatively speaking, the encapsulation material 310 of the package 300 in FIG. 3 is thinner than the molding compound 110 of the package 100 in FIG. 1, which results from the substrate 301 having a capacity (cavity 302) for the die 302. So, the overall thickness of the package 300 is smaller than that of the package 100. However, the integration of the taping and de-taping procedures makes the process of manufacturing package 300 more complicate, which thereby decreases the production efficiency and even increases the prime cost greatly. SUMMARY OF THE INVENTION [0015] It is therefore an object of the invention to provide a super low profile package with stacked dies and the method of manufacturing the same. The package of the invention possesses small size, thin profile, and good efficiency of heat dissipation. In addition, the process of manufacturing the package of the invention is simplified by eliminating the conventional procedures of taping and de-taping, so that the prime cost is significantly reduced. [0016] The invention achieves the above-identified objects by providing a super low profile package with stacked dies, comprising: a substrate, a heat spreader, a first die, a second die, a molding compound, and a number of solder balls. The substrate has a cavity, a top surface and a bottom surface opposite to the top surface. The heat spreader is connected to the bottom surface of the substrate. A portion of the heat spreader opposite to the cavity serves as a die pad. The first die seated in the cavity is attached to the die pad, and electrically connected to the substrate by the wire. The second die seated in the cavity is attached to the first die, and also electrically connected to the substrate by the wire. The molding compound fills the cavity and encapsulates the first die, the second die, the heat spreader, and part of the bottom surface of the substrate. Additionally, a number of solder balls are attached to the bottom surface of the substrate.
BRIEF DESCRIPTION OF THE DRAWINGS [0017] Other objects, features, and advantages of the invention will become apparent from the following detailed description of the preferred but non-limiting embodiments. The description is made with reference to the accompanying drawings in which: [0018] [0018]FIG. 1 (Prior Art) is a cross-sectional view of a conventional cavity-up package with double dies; [0019] [0019]FIG. 2 (Prior Art) is a cross-sectional view of a conventional cavity-down package with double dies; [0020] [0020]FIG. 3 (Prior Art) is a cross-sectional view of another conventional package with double dies; [0021] [0021]FIG. 4A˜FIG. 4D (Prior Art) show the process of manufacturing the package of FIG. 3; [0022] [0022]FIG. 5A is an upward view of a super low profile package with stacked dies according to the first embodiment of the invention; [0023] [0023]FIG. 5B is a cross-sectional view of the package of FIG. 5A through section 5B-5B; [0024] [0024]FIG. 6A˜FIG. 6E show the process of manufacturing the super low profile package of FIGS. 5A and 5B; [0025] [0025]FIG. 7 is a cross-sectional view of the package of FIG. 5B assembled to a printed circuit board; [0026] [0026]FIG. 8 is a cross-sectional view of a super low profile package with stacked dies according to the second embodiment of the invention; [0027] [0027]FIG. 9 is a cross-sectional view of a super low profile package with stacked dies according to the third embodiment of the invention; and [0028] [0028]FIG. 10A˜FIG. 10E show the process of manufacturing the super low profile package of FIG. 9.
DESCRIPTION OF THE PREFERRED EMBODIMENT [0029] The super low profile package according to the invention is characterized by having a cavity through a substrate for placing the stacked dies, and a heat spreader not only for heat dissipation but also providing support for the dies as a die pad. The cavity is filled with the molding compound (encapsulation material), and the portion of the bottom surface of the substrate is also covered with the molding compound. The solder balls are attached to the bottom surface of the substrate. Thus, the objective of the invention for reducing package height is successfully achieved. The overall thickness of the super low profile package of the invention is only contributed by the thickness of the substrate and the solder ball. [0030] In the following description, specific details are set forth in order to provide a thorough understanding of the invention. [0031] [0031]FIG. 5A shows the upward view of a super low profile package with stacked dies according to the first embodiment of the invention. FIG. 5B is a cross-sectional view of the package of FIG. 5A through section 5B-5B. In order to avoid obscuring the illustration and description below, the molding compound 510 and the solder balls 512 are not shown in FIG. 5A. Moreover, in the preferred embodiment, the package with two dies is taken for illustration and description, but the invention is applicable for the package with multiple stacked dies. Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense. [0032] As shown in FIG. 5A and FIG. 5B, the super low profile package 500 of the invention comprises a substrate 501, a heat spreader 518, the dies 502 and 504, the molding compound 510, and a number of solder balls 512. The substrate 501 has an open-through cavity 520, a top surface 506, and a bottom surface 508. The bottom surface 508 and the top surface 506 are opposite. The heat spreader 518, attached to the bottom surface 508 of the substrate 501, consists of a central part 518A and the extending parts 518B. Structurally, the central part 518A of the heat spreader 518, serving as a die pad and opposite to the cavity 520, provides mechanical support for the die 502. The extending parts 518B of the heat spreader 518 are attached to the bottom surface 508 of the substrate 501 for fixation of the heat spreader 518. The die 502 seated in the cavity 520 is attached to the central part 518A of the heat spreader 518, and electrically connected to the substrate 501. Also, the die 504 seated in the cavity 520 is mounted on the die 502 by a thin layer of conductive epoxy, and electrically connected to the substrate 501. The molding compound 510 fills the cavity 520, encapsulates the dies 502, 504, the heat spreader 518, and the portion of the bottom surface 508 of the substrate 501. Numerous solder balls 512 are attached to the bottom surface 508 of the substrate 501. [0033] According to the illustration of FIG. 5A, the extending parts 518B of the heat spreader 518 consists of multiple bars while the central part 518A of the heat spreader 518 is a rectangular plate. However, the central part 518A is not limited hereto. Other modifications, such as a round shape, a grid plate, or other structure, are also applicable. It will be appreciated by one skilled in the art that the structure of the heat spreader 518 may be modified without beyond the spirit of the invention. [0034] Moreover, there is a ground ring 530 on the substrate 501 which is situated around the periphery of the cavity 520. The ends of the extending parts 518B of the heat spreader 518 are connected to the ground ring 530 by a joint material 532. The joint material 532 can be an epoxy resin or a solder, as known in the art. In addition, a ground plane 507, such as copper foil, is attached to the top surface 506 of the substrate 501 for increasing the electricity characteristics and decreasing the noise disturbance further. Such ground connection, created by the ground ring 530 and the ground plane 507, provides not only a ground path of controlled and predictable impedance with lower electrical parasitics, but extends the performance of the package of the invention. [0035] The dies 502 and 504 are electrically connected to the substrate 501 by the wires 514 and 516, respectively. The die 502, top surface facing down, is attached to the central part 518A of the heat spreader 518 by a thin layer of adhesive 534, and similarly, the die 504, top surface facing down, is attached to the die 502 by a thin layer of adhesive 536. Furthermore, the top surfaces of the dies 502 and 504 have the electricity-output terminals (not shown) to solder the wires 514 and 516 thereon. [0036] The area of central part 518A of the heat spreader 518, serving as a die pad, is smaller than that of the top surface of the die 502, as shown in FIGS. 5A and 5B. This design makes the electricity-output terminals of the die 502 visible around the central part 518A and exposed to the atmosphere, so that the wire 514 is able to connect the die 502 and the substrate 501. Similarly, the area of the top surface of the die 502 is smaller than that of the die 504, so that the electricity-output terminals of the die 504 are exposed to the atmosphere for bonding the wire 516 successfully. The other ends of the wires 514 and 516 are either connected to the ground ring 530 of the substrate 501 for ground connection, or connected to the pads 537 of the substrate 501 for signal connection. By the electrically conductive traces 538, the pads 537 are electrically connected to the solder ball pads 540 that are the place for attaching the solder balls 512. [0037] In the preferred embodiment described above, since the portion of the heat spreader 518, such as the surface 518S of the heat spreader 518, is uncovered by the molding compound 510, and the back surface of the die 504 is also exposed to the atmosphere, the heat generated by the dies 502 and 504 is more efficiently dissipated. [0038] [0038]FIG. 6A˜FIG. 6E show the process of manufacturing the super low profile package of FIG. 5A and FIG. 5B. First, the dies 502 and 504 are provided, as shown in FIG. 6A. Next, the heat spreader 518 is attached to the bottom surface 508 of the substrate 501. The central part 518A of the heat spreader 518 serving as a die pad is opposite to the cavity 520, as shown in FIG. 6B. Then, the top surface of the die 502 is attached to the central part 518A of the heat spreader 518 while the top surface of the die 504 is attached to the back surface of the die 502, and both of the dies 502 and 504 are seated inside the cavity 520, as shown in FIG. 6C. Afterward, the substrate 501 is turned over, the bottom surface 508 facing up, for proceeding wire bonding, which the dies 502 and 504 are electrically connected to the substrate 501 by wires 514 and 516, as shown in FIG. 6D. The wire 516 connects the electricity-output terminal (not shown in FIG. 6D) formed on the top surface of the die 504 and the conductive pad (not shown in FIG. 6D) formed on the bottom surface 508 of the substrate 501. Similarly, the wire 514 connects the electricity-output terminal (not shown in FIG. 6D) formed on the top surface of the die 502 and the conductive pad (not shown in FIG. 6D) formed on the bottom surface 508 of the substrate 501. After wire bonding, the molding compound (encapsulation material) 510 fills the cavity 520 for encapsulating the dies 502 and 504, and covers the heat spreader 518 and part of the bottom surface 508 of the substrate 501, as shown in FIG. 6E. Further a number of solder balls 512 are attached to the bottom surface 508 of the substrate 501. [0039] In the aforementioned process, the extending parts 518B of the heat spreader 518 are attached to the ground ring 530, placed on the substrate 501, by the joint material 532 such as the epoxy resin or solder. The die 502, top surface facing down, is attached to the central part 518A of the heat spreader 518 by the adhesive 534, and also, the die 504 is attached to the back surface of the die 502 by the adhesive 536. Both of the dies 502 and 504 are electrically connected to the substrate 501 by wire bonding. After encapsulating, the back surface of the die 504 and the portion of the heat spreader 518, such as the surface 518S, are uncovered with the molding compound 510 and exposed to the atmosphere. [0040] According to the foregoing description, since the dies 502 and 504 of the invention are both placed in the cavity 520 of the substrate 501 and the molding compound 510 fills the cavity 520 and reaches the height less than the diameter of the solder balls 512, the overall thickness of the package 500 (FIGS. 5A and 5B) of the invention is much smaller than that of the packages 100 (FIG. 1) and 300 (FIG. 3). Thus, the objective of decreasing the package profile is achieved. Moreover, by eliminating the conventional steps of taping and de-taping from the present process of making the package 500, an additional benefit of the invention is that the decrease of prime cost. [0041] [0041]FIG. 7 shows a cross-sectional view of the package of FIG. 5B assembled to a printed circuit board. The package 500 is assembled to an external printed circuit board (PCB) 702 by soldering the solder balls 512 to the solder pads 704. The heat dissipation of the package 500 is enhanced by attaching the heat spreader 518 to a ground layer 708 of the PCB 702 through a layer of epoxy resin 706. Also, the heat dissipation could be further enhanced by attaching an additional heat spreader 710 to the top surface 506 of the substrate 501, thereby the heat generated from the die 504 can be directly dissipated through the heat spreader 710. [0042] [0042]FIG. 8 shows a cross-sectional view of a super low profile package with stacked dies according to the second embodiment of the invention. The main difference between the packages 800 (FIG. 8) and 500 (FIG. 5A and FIG. 5B) is that the back surface of the die 804 and the surface 818S of the heat spreader 818 are all encapsulated in the molding compound 810. Although this could make the heat dissipation efficiency slightly decreased, stresses, resulting from shrinkage of molding compound 810 as it is molded, can provide additionally mechanical support for the dies 802, 804 and the heat spreader 818. [0043] [0043]FIG. 9 shows a cross-sectional view of a super low profile package with stacked dies according to the third embodiment of the invention. The main difference between the packages 900 (FIG. 8) and 500 (FIG. 5A and FIG. 5B) is the way of coupling the dies. The die 902 is coupled to the die 904 in accordance with a flip chip arrangement, which means the electrical connection of the chip to the substrate 901 is made through the solder balls 906. The flip-chip packaging technology is an advanced integrated circuit packaging technology that allows the overall package size to be made very compact, as is known in the art. The process of making the package 900 is very similar to the process of making the package 500 except the connection between the dies. [0044] [0044]FIG. 10A˜FIG. 10E show the process of manufacturing the super low profile package of FIG. 9. First, the die 902 is connected to the top surface of the die 904 in accordance with a flip chip arrangement, as shown in FIG. 10A. Next, the heat spreader 918 is attached to the bottom surface 908 of the substrate 901, which the central part 918A of the heat spreader 918 serving as a die pad is opposite to the cavity 920, as shown in FIG. 10B. Then, the back surface of the die 902 is attached to the central part 918A of the heat spreader 918 for holding both of the dies 902 and 904 inside the cavity 920, as shown in FIG. 10C. Afterward, the substrate 901 is turned over, the bottom surface 908 facing up, for proceeding wire bonding, and the dies 902, 904 are respectively electrically connect and the substrate 901, as shown in FIG. 10D. After wire bonding, the molding compound (encapsulation material) 910 fills the cavity 920 to encapsulate the dies 902 and 904, and covers the heat spreader 918 and the portion of the bottom surface 908 of the substrate 901, as shown in FIG. 1E. Further, a number of solder balls 912 are attached to the bottom surface 908 of the substrate 901. [0045] Accordingly, the main benefit of the invention is a significantly reduced package profile resulting from the dies seating in the cavity of the substrate. The molding compound and the solder balls formed on the bottom surface of the substrate also contributes to the reduction in package height profile. Besides, the process of manufacturing the package of the invention is simpler than the conventional process. Thus, an additional benefit is a great decrease of the prime cost. [0046] While the invention has been described by ways of example and in terms of the preferred embodiment, it is to be understood that the invention is not limited to the disclosed embodiment. To the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures. Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS6160705 *May 5, 1998Dec 12, 2000Texas Instruments IncorporatedBall grid array package and method using enhanced power and ground distribution circuitry* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS6713857 *Dec 5, 2002Mar 30, 2004Ultra Tera CorporationLow profile stacked multi-chip semiconductor package with chip carrier having opening and fabrication method of the semiconductor packageUS6833619 *Apr 28, 2003Dec 21, 2004Amkor Technology, Inc.Thin profile semiconductor package which reduces warpage and damage during laser markingsUS7008820 *Jun 10, 2004Mar 7, 2006St Assembly Test Services Ltd.Chip scale package with open substrateUS7193304 *Dec 8, 2004Mar 20, 2007Advanced Flash Memory Card Technology Co., Ltd.Memory card structureUS7198980 *Nov 12, 2003Apr 3, 2007Micron Technology, Inc.Methods for assembling multiple semiconductor devicesUS7274095Jun 8, 2004Sep 25, 2007Micron Technology, Inc.Interposers with receptacles for receiving semiconductor devices and assemblies and packages including such interposersUS7550857 *Nov 16, 2006Jun 23, 2009Amkor Technology, Inc.Stacked redistribution layer (RDL) die assembly packageUS7573136May 27, 2005Aug 11, 2009Micron Technology, Inc.Semiconductor device assemblies and packages including multiple semiconductor device componentsUS7626277Nov 18, 2005Dec 1, 2009St Assembly Test Services Ltd.Integrated circuit package with open substrateUS7671457Nov 9, 2006Mar 2, 2010Amkor Technology, Inc.Semiconductor package including top-surface terminals for mounting another semiconductor packageUS7825520May 5, 2009Nov 2, 2010Amkor Technology, Inc.Stacked redistribution layer (RDL) die assembly packageUS7960827Apr 9, 2009Jun 14, 2011Amkor Technology, Inc.Thermal via heat spreader package and methodUS8018068Oct 28, 2009Sep 13, 2011Amkor Technology, Inc.Semiconductor package including a top-surface metal layer for implementing circuit featuresUS8026587Jun 10, 2010Sep 27, 2011Amkor Technology, Inc.Semiconductor package including top-surface terminals for mounting another semiconductor packageUS8026611Dec 1, 2005Sep 27, 2011Tessera, Inc.Stacked microelectronic packages having at least two stacked microelectronic elements adjacent one anotherUS8030783Oct 20, 2009Oct 4, 2011St Assembly Test Services Ltd.Integrated circuit package with open substrateUS8110909Jan 5, 2010Feb 7, 2012Amkor Technology, Inc.Semiconductor package including top-surface terminals for mounting another semiconductor packageUS8203203Sep 27, 2010Jun 19, 2012Amkor Technology, Inc.Stacked redistribution layer (RDL) die assembly packageUS8222538Jun 12, 2009Jul 17, 2012Amkor Technology, Inc.Stackable via package and methodUS8227338Aug 1, 2011Jul 24, 2012Amkor Technology, Inc.Semiconductor package including a top-surface metal layer for implementing circuit featuresUS8294276May 27, 2010Oct 23, 2012Amkor Technology, Inc.Semiconductor device and fabricating method thereofUS8300423May 25, 2010Oct 30, 2012Amkor Technology, Inc.Stackable treated via package and methodUS8337657Oct 27, 2010Dec 25, 2012Amkor Technology, Inc.Mechanical tape separation package and methodUS8338229Jul 30, 2010Dec 25, 2012Amkor Technology, Inc.Stackable plasma cleaned via package and methodUS8341835May 5, 2009Jan 1, 2013Amkor Technology, Inc.Buildup dielectric layer having metallization pattern semiconductor package fabrication methodUS8471154Aug 6, 2009Jun 25, 2013Amkor Technology, Inc.Stackable variable height via package and methodUS8482134Nov 1, 2010Jul 9, 2013Amkor Technology, Inc.Stackable package and methodUS8525318Nov 10, 2010Sep 3, 2013Amkor Technology, Inc.Semiconductor device and fabricating method thereofUS8535961Dec 9, 2010Sep 17, 2013Amkor Technology, Inc.Light emitting diode (LED) package and methodUS8536462Jan 22, 2010Sep 17, 2013Amkor Technology, Inc.Flex circuit package and methodUS8557629Dec 3, 2010Oct 15, 2013Amkor Technology, Inc.Semiconductor device having overlapped via aperturesUS8623753May 28, 2009Jan 7, 2014Amkor Technology, Inc.Stackable protruding via package and methodUS8629546Jun 4, 2012Jan 14, 2014Amkor Technology, Inc.Stacked redistribution layer (RDL) die assembly packageUS8633598Sep 20, 2011Jan 21, 2014Amkor Technology, Inc.Underfill contacting stacking balls package fabrication method and structureUS8653674Sep 15, 2011Feb 18, 2014Amkor Technology, Inc.Electronic component package fabrication method and structureUS8704368Jun 20, 2012Apr 22, 2014Amkor Technology, Inc.Stackable via package and methodUS8717775Aug 2, 2010May 6, 2014Amkor Technology, Inc.Fingerprint sensor package and methodUS8753730Nov 19, 2012Jun 17, 2014Amkor Technology, Inc.Mechanical tape separation packageUS8796561Oct 5, 2009Aug 5, 2014Amkor Technology, Inc.Fan out build up substrate stackable package and methodUS8890327Sep 27, 2011Nov 18, 2014Tessera, Inc.Stacked microelectronic packages having at least two stacked microelectronic elements adjacent one anotherUS8890329Apr 25, 2012Nov 18, 2014Amkor Technology, Inc.Semiconductor deviceUS8890337Jan 10, 2014Nov 18, 2014Amkor Technology, Inc.Column and stacking balls package fabrication method and structureUS8937381Dec 3, 2009Jan 20, 2015Amkor Technology, Inc.Thin stackable package and methodUS8941250Feb 17, 2014Jan 27, 2015Amkor Technology, Inc.Electronic component package fabrication method and structureUS9012789Apr 7, 2014Apr 21, 2015Amkor Technology, Inc.Stackable via package and methodUS9013011Mar 11, 2011Apr 21, 2015Amkor Technology, Inc.Stacked and staggered die MEMS package and methodUS9029962Oct 12, 2011May 12, 2015Amkor Technology, Inc.Molded cavity substrate MEMS package fabrication method and structureUS9034693Sep 28, 2011May 19, 2015St Assembly Test Services Ltd.Integrated circuit package with open substrate and method of manufacturing thereofUS9177932Sep 16, 2013Nov 3, 2015Amkor Technology, Inc.Semiconductor device having overlapped via aperturesUS9362253 *May 5, 2014Jun 7, 2016Intel CorporationBumpless build-up layer package with pre-stacked microelectronic devicesUS9391043May 22, 2015Jul 12, 2016Amkor Technology, Inc.Semiconductor device and manufacturing method thereofUS9496210Jun 7, 2013Nov 15, 2016Amkor Technology, Inc.Stackable package and methodUS9543242Aug 11, 2015Jan 10, 2017Amkor Technology, Inc.Semiconductor package and fabricating method thereofUS9627366Oct 31, 2014Apr 18, 2017Tessera, Inc.Stacked microelectronic packages having at least two stacked microelectronic elements adjacent one anotherUS20040106229 *Nov 12, 2003Jun 3, 2004Tongbi JiangMethods for assembling multiple semiconductor devicesUS20040217459 *Jun 8, 2004Nov 4, 2004Fee Setho SingBall grid array interposer, packages and methodsUS20050218518 *May 27, 2005Oct 6, 2005Tongbi JiangSemiconductor device assemblies and packages including multiple semiconductor device componentsUS20050277227 *Jun 10, 2004Dec 15, 2005St Assembly Test Services Ltd.Chip scale package with open substrateUS20060055009 *Nov 18, 2005Mar 16, 2006Stats Chippac Ltd.Chip scale package with open substrateUS20060076662 *Dec 8, 2004Apr 13, 2006Cheng-Hsien KuoMemory card structure and manufacturing method thereofUS20060249823 *Jul 19, 2006Nov 9, 2006Samsung Electronics Co., Ltd.Semiconductor package having ultra-thin thickness and method of manufacturing the sameUS20070126102 *Dec 1, 2005Jun 7, 2007Tessera, Inc.Stacked microelectronic packagesUS20070205495 *Feb 2, 2007Sep 6, 2007Elstan Anthony FernandezElectronic Component With Stacked Semiconductor Chips And Heat Dissipating MeansUS20100038771 *Oct 20, 2009Feb 18, 2010Il Kwon ShimIntegrated circuit package with open substrateUS20140239510 *May 5, 2014Aug 28, 2014Pramod MalatkarBumpless build-up layer package with pre-stacked microelectronic devicesUS20160148861 *Dec 19, 2013May 26, 2016Jiangsu Changjiang Electronics Technology Co., LtdFirst-packaged and later-etched three-dimensional flip-chip system-in-package structure and processing method thereforUS20160163622 *Dec 3, 2013Jun 9, 2016Jiangsu Changjiang Electronics Technology Co., Ltd.Packaging-before-etching flip chip 3d system-level metal circuit board structure and technique thereofWO2006016198A1 *Aug 2, 2004Feb 16, 2006Infineon Technologies AgElectronic component with stacked semiconductor chips and heat dissipating meansWO2007064779A1 *Nov 30, 2006Jun 7, 2007Tessera, Inc.Stacked microelectronic packages* Cited by examinerClassifications U.S. Classification257/724, 257/E23.092, 257/784, 257/E23.101, 257/778, 257/E25.013International ClassificationH01L25/065, H01L23/31, H01L23/36, H01L23/433Cooperative ClassificationH01L2224/85399, H01L2224/45099, H01L2224/05599, H01L2924/181, H01L2924/00014, H01L24/48, H01L23/36, H01L2225/06586, H01L23/3128, H01L2924/15165, H01L2924/1532, H01L2224/32145, H01L25/0657, H01L2924/15153, H01L2924/15311, H01L2225/06513, H01L23/4334, H01L2225/06589, H01L2225/0651, H01L2225/06572, H01L2224/4824, H01L2924/1517, H01L2224/48227, H01L2225/06582, H01L2924/14, H01L2924/3011, H01L2224/48091, H01L2224/73265European ClassificationH01L25/065S, H01L23/433E, H01L23/31H2B, H01L23/36Legal EventsDateCodeEventDescriptionDec 27, 2001ASAssignmentOwner name: SILICONWARE PRECISION INDUSTRIES CO., LTD., TAIWANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WU, CHI-CHUAN;HER, TZONG-DAR;REEL/FRAME:012412/0513Effective date: 20011105Sep 12, 2007FPAYFee paymentYear of fee payment: 4Sep 21, 2011FPAYFee paymentYear of fee payment: 8Nov 4, 2015FPAYFee paymentYear of fee payment: 12RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services