Source: http://www.google.ca/patents/US9023734
Timestamp: 2018-01-21 13:04:40
Document Index: 498122143

Matched Legal Cases: ['Application No. 08150111', 'Application No. 05251143', 'Application No. 05251143', 'Application No. 05251143', 'art 1', 'Application No. 2007', 'art 1', 'art 1']

Patent US9023734 - Radical-component oxide etch - Google Patents
A method of etching exposed silicon oxide on patterned heterogeneous structures is described and includes a remote plasma etch formed from a fluorine-containing precursor. Plasma effluents from the remote plasma are flowed into a substrate processing region where the plasma effluents combine with a nitrogen-and-hydrogen-containing...http://www.google.ca/patents/US9023734?utm_source=gb-gplus-sharePatent US9023734 - Radical-component oxide etch
Publication number US9023734 B2
Application number US 13/834,611
Also published as CN104641455A, US9437451, US20140080308, US20150235863, WO2014046845A1
Publication number 13834611, 834611, US 9023734 B2, US 9023734B2, US-B2-9023734, US9023734 B2, US9023734B2
Inventors Zhijun CHEN, Jingchun Zhang, Ching-Mei Hsu, Seung Park, Anchuan Wang, Nitin K. Ingle
Patent Citations (715), Non-Patent Citations (71), Referenced by (59), Classifications (11), Legal Events (1)
US 9023734 B2
A method of etching exposed silicon oxide on patterned heterogeneous structures is described and includes a remote plasma etch formed from a fluorine-containing precursor. Plasma effluents from the remote plasma are flowed into a substrate processing region where the plasma effluents combine with a nitrogen-and-hydrogen-containing precursor. Reactants thereby produced etch the patterned heterogeneous structures with high silicon oxide selectivity while the substrate is at high temperature compared to typical Siconi™ processes. The etch proceeds without producing residue on the substrate surface. The methods may be used to remove silicon oxide while removing little or no silicon, polysilicon, silicon nitride or titanium nitride.
1. A method of etching a patterned substrate in a substrate processing region of a substrate processing chamber, wherein the patterned substrate has an exposed silicon oxide region, the method comprising:
flowing a fluorine-containing precursor into a remote plasma region fluidly coupled to the substrate processing region while forming a remote plasma in the remote plasma region to produce plasma effluents;
flowing a nitrogen-and-hydrogen-containing precursor into the substrate processing region without first passing the nitrogen-and-hydrogen-containing precursor through the remote plasma region; and
etching the exposed silicon oxide region with the combination of the plasma effluents and the nitrogen-and-hydrogen-containing precursor in the substrate processing region.
2. The method of claim 1 further comprising flowing an oxygen-containing precursor into the remote plasma region during the formation of the remote plasma.
3. The method of claim 1 further comprising flowing one of molecular oxygen, nitrogen dioxide or nitrous oxide into the remote plasma region during the formation of the remote plasma.
4. The method of claim 1 wherein the nitrogen-and-hydrogen-containing precursor consists of nitrogen and hydrogen.
5. The method of claim 1 wherein the nitrogen-and-hydrogen-containing precursor comprises ammonia.
6. The method of claim 1 wherein the patterned substrate further comprises an exposed polysilicon region and the selectivity of the etching operation (exposed silicon oxide region: exposed polysilicon region) is greater than or about 50:1.
7. The method of claim 1 wherein the patterned substrate further comprises an exposed polysilicon region and the selectivity of the etching operation (exposed silicon oxide region: exposed polysilicon region) is greater than or about 100:1.
8. The method of claim 1 wherein the patterned substrate further comprises an exposed silicon nitride region and the selectivity of the etching operation (exposed silicon oxide region: exposed silicon nitride region) is greater than or about 30:1.
9. The method of claim 1 wherein the patterned substrate further comprises an exposed silicon nitride region and the selectivity of the etching operation (exposed silicon oxide region: exposed silicon nitride region) is greater than or about 70:1.
10. The method of claim 1 wherein the substrate processing region is plasma-free.
11. The method of claim 1 wherein the nitrogen-and-hydrogen-containing precursor is not excited by any remote plasma formed outside the substrate processing region.
12. The method of claim 1 wherein the fluorine-containing precursor comprises a precursor selected from the group consisting of atomic fluorine, diatomic fluorine, nitrogen trifluoride, carbon tetrafluoride, hydrogen fluoride and xenon difluoride.
13. The method of claim 1 wherein the fluorine-containing precursor and the plasma effluents are essentially devoid of hydrogen.
14. The method of claim 1 wherein the fluorine-containing precursor flowed through through-holes in a dual-zone showerhead and the ammonia passes through separate zones in the dual-zone showerhead, wherein the separate zones open into the substrate processing region but not into the remote plasma region.
15. The method of claim 1 wherein a temperature of the patterned substrate is greater than or about 10° C. and less than or about 250° C. during the etching operation.
16. The method of claim 1 wherein a temperature of the patterned substrate is greater than or about 100° C. and less than or about 140° C. during the etching operation.
17. The method of claim 1 wherein a pressure within the substrate processing region is below or about 50 Torr and above or about 0.1 Ton during the etching operation.
18. The method of claim 1 wherein forming a plasma in the remote plasma region to produce plasma effluents comprises applying RF power between about 10 Watts and about 2000 Watts to the plasma region.
19. The method of claim 1 wherein a plasma in the remote plasma region is a capacitively-coupled plasma.
This application claims the benefit of U.S. Prov. Pat. App. No. 61/702,493 filed Sep. 18, 2012, and titled “RADICAL-COMPONENT OXIDE ETCH,” which is hereby incorporated herein in its entirety by reference for all purposes.
Integrated circuits are made possible by processes which produce intricately patterned material layers on substrate surfaces. Producing patterned material on a substrate requires controlled methods for removal of exposed material. Chemical etching is used far a variety of purposes including transferring a pattern in photoresist into underlying layers, thinning layers or thinning lateral dimensions of features already present on the surface. Often it is desirable to have an etch process which etches one material faster than another helping e.g. a pattern transfer process proceed. Such an etch process is said to be selective to the first material. As a result of the diversity of materials, circuits and processes, etch processes have been developed with a selectivity towards a variety of materials.
A wet HF etch preferentially removes silicon oxide over other dielectrics and semiconductors. However, wet processes are unable to penetrate some constrained trenches and sometimes deform the remaining material. Dry etches produced in local plasmas (plasmas within the substrate processing region) can penetrate more constrained trenches and exhibit less deformation of delicate remaining structures. However, local plasmas can damage the substrate through the production of electric arcs as they discharge.
A Siconi™ etch is a remote plasma assisted dry etch process which involves the simultaneous exposure of a substrate to H2, NF3 and NH3 plasma by-products. Remote plasma excitation of the hydrogen and fluorine species allows plasma-damage-free substrate processing. The Siconi™ etch is largely conformal and selective towards silicon oxide layers but does not readily etch silicon regardless of whether the silicon is amorphous, crystalline or polycrystalline. Silicon nitride is typically etched at a rate between silicon and silicon oxide, but the selectivity of silicon oxide over silicon nitride is typically not as pronounced as the selectivity of silicon oxide over silicon. The selectivity provides advantages for applications such as shallow trench isolation (STI) and inter-layer dielectric (ILD) recess formation. The Siconi™ process produces solid by-products which grow on the surface of the substrate as substrate material is removed. The solid by-products are subsequently removed via sublimation when the temperature of the substrate is raised. As a consequence of the production of solid by-products, Siconi™ etch process can deform delicate remaining structures as well.
Methods are needed to selectively remove silicon oxide while not forming solid by-products on the surface since their formation may disturb delicate structures on a patterned substrate.
Embodiments of the invention include methods of etching patterned substrates in a substrate processing region of a substrate processing chamber. The patterned substrates have an exposed silicon oxide region. The methods include flowing a fluorine-containing precursor into a remote plasma region fluidly coupled to the substrate processing region while forming a remote plasma in the remote plasma region to produce plasma effluents. The methods further include flowing a nitrogen-and-hydrogen-containing precursor into the substrate processing region without first passing the nitrogen-and-hydrogen-containing precursor through the remote plasma region. The methods further include etching the exposed silicon oxide region with the combination of the plasma effluents and the nitrogen-and-hydrogen-containing precursor in the substrate processing region.
FIG. 1 is a flow chart of a silicon oxide selective etch process according to disclosed embodiments.
A method of etching exposed silicon oxide on patterned heterogeneous structures is described and includes a remote plasma, etch formed from a fluorine-containing precursor. Plasma effluents from the remote plasma are flowed into a substrate processing region where the plasma effluents combine with a nitrogen-and-hydrogen-containing precursor. Reactants thereby produced etch the patterned heterogeneous structures with high silicon oxide selectivity while the substrate is at high temperature compared to typical Siconi™ processes. The etch proceeds without producing residue on the substrate surface. The methods may be used to remove silicon oxide while removing little or no silicon, polysilicon, silicon nitride or titanium nitride.
Selective remote gas phase etch processes have used a hydrogen source of ammonia (NH3) and a fluorine source of nitrogen trifluoride (NF3) which together flow through a remote plasma system (RPS) and into a reaction region. The flow rates of ammonia and nitrogen trifluoride are typically chosen such that the atomic flow rate of hydrogen is roughly twice that of fluorine in order to efficiently utilize the constituents of the two process gases. The presence of hydrogen and fluorine allows the formation of solid byproducts of (NH4)2SiF6 at relatively low substrate temperatures. The solid byproducts are removed by raising the temperature of the substrate above the sublimation temperature. Remote gas phase etch processes remove oxide films much more rapidly than, e.g. silicon. However, the selectivity of traditional selective remote gas phase etch processes compared to silicon nitride may be poor. The inventors have discovered that the selectivity of silicon oxide over silicon nitride can be enhanced by exciting a fluorine-containing precursor in a remote plasma and combining the plasma effluents with ammonia which has not passed through a remote plasma system.
In order to better understand and appreciate the invention, reference is now made to FIG. 1 which is a flow chart of a silicon oxide selective etch process according to disclosed embodiments. Prior to the first operation, the substrate is patterned leaving exposed regions of silicon oxide and exposed regions of silicon nitride. The patterned substrate is then delivered into a substrate processing region (operation 110). A flow of nitrogen trifluoride is initiated into a plasma region separate from the processing region (operation 120). Other sources of fluorine may be used to augment or replace the nitrogen trifluoride. In general a fluorine-containing precursor is flowed into the plasma region and the fluorine-containing precursor comprises at least one precursor selected from the group consisting of atomic fluorine, diatomic fluorine, nitrogen trifluoride, carbon tetrafluoride, hydrogen fluoride and xenon difluoride. The separate plasma region may be referred to as a remote plasma region herein and may be within a distinct module from the processing chamber or a compartment within the processing chamber. The plasma effluents formed in the remote plasma region are then flowed into the substrate processing region (operation 125). At this point, the gas phase etch would have little selectivity towards silicon oxide and would have limited utility. However, ammonia is simultaneously flowed into the substrate processing region (operation 130) to react with the plasma effluents. The ammonia is not passed through the remote plasma region and therefore is only excited by interaction with the plasma effluents.
The patterned substrate is selectively etched (operation 135) such that the silicon oxide is removed at a significantly higher rate than the silicon nitride. The reactive chemical species are removed from the substrate processing region and then the substrate is removed from the processing region (operation 145). Using the gas phase dry etch processes described herein, the inventors have established that etch selectivities of over 100:1 and up to 150:1 (SiO etch rate:SiN etch rate) are possible. Achievable selectivities using the methods described herein are at least four times greater than prior art methods. The silicon oxide etch rate exceeds the silicon nitride etch rate by a multiplicative factor of about 40 or more, about 50 or more, about 75 or more, or about 100 or more, in embodiments of the invention.
The gas phase dry etches described herein have also been discovered to increase etch selectivity of silicon oxide relative to silicon (including polysilicon). Using the gas phase dry etch processes described herein, the inventors have established that etch selectivities of over 100:1 and up to 500:1 (SiO etch rate:Si etch rate) are possible. Achievable selectivities using the methods described herein am at least five times greater than prior art methods. The silicon oxide etch rate exceeds the silicon etch rate by a multiplicative factor of about 100 or more, about 150 or more, about 200 or more, or about 300 or more, in embodiments of the invention.
Gas phase etches involving only fluorine (either remote or local) do not possess the selectivity needed to remove the silicon oxide while leaving other portions of the patterned substrate (e.g. made of silicon or silicon nitride) nearly undisturbed. The gas phase etches described herein have an added benefit, in that they do not produce solid residue. Elimination of solid residue avoids disturbing delicate features which may be supported by sacrificial silicon oxide. Elimination of solid residue also simplifies the process flows and decreases processing costs by removing the sublimation step. The fluorine-containing precursor is devoid of hydrogen in embodiments of the invention. The plasma effluents may also be devoid of hydrogen when no hydrogen precursors are included in the remote plasma region. This ensures minimal production of solid by-products on the patterned substrate.
Without wishing to bind the coverage of the claims to theoretical mechanisms which may or may not be entirely correct, some discussion of possible mechanisms may prove beneficial. Radical-fluorine precursors are produced by delivering a fluorine-containing precursor into the remote plasma region. Applicants suppose that a concentration of fluorine ions and atoms is produced and delivered into the substrate processing region. Ammonia (NH3) may react with the fluorine to produce less reactive species such as HF2 − which still readily remove silicon oxide but do not readily remove silicon and silicon nitride from the patterned substrate surface. The selectivity combined with the lack of solid byproducts, make these etch processes well suited for removing molds and other silicon oxide support structures from delicate non-silicon oxide materials while inducing little deformation in the remaining delicate structures.
Generally speaking, a nitrogen-and-hydrogen-containing precursor may be used in place of the ammonia. The nitrogen-and-hydrogen-containing precursor may consist only of nitrogen and hydrogen, e.g. ammonia (NH3) used in the above example. The nitrogen-and-hydrogen-containing precursor may be hydrazine (N2H4) in disclosed embodiments.
The pressure in the substrate processing region may be above or about 0.1 Torr and less than or about 50 Torr, in disclosed embodiments, during the etching operation. The pressure within the substrate processing region may also be below or about 40 Torr and above or about 5 Torr or 10 Torr in disclosed embodiments. Any of the upper limits can be combined with any of these lower limits to form additional embodiments of the invention. The temperature of the patterned substrate may be about 10° C. or more and about 250° C. or less, in disclosed embodiments, during the etching operation. The temperature of the patterned substrate may be about 100° C. or more and about 140° C. or less during the etching operation in embodiments of the invention.
In addition to the fluorine-containing precursor, an oxygen-containing precursor may be delivered to the remote plasma region during the etching operation. The inventors have found that adding the oxygen-containing precursor broadens the process window while maintaining the selectivity benefits outlined above. The pressure is the process parameter which can vary more widely through the addition of the oxygen-containing precursor. A broader pressure range is possible (while maintaining uniform selective etch process) when an oxygen-containing precursor is added to the remote plasma region during the etching operation. The oxygen-containing precursor may be molecular oxygen (O2), nitrous oxide (N2O) or nitrogen dioxide (NO2), for example, though other oxygen-containing precursors may be used.
Additional silicon oxide selective etch process parameters are disclosed in the course of describing an exemplary processing chamber and system.
Processing chambers that may implement embodiments of the present invention may be included within processing platforms such as the CENTURA® and PRODUCER® systems, available from Applied Materials, Inc. of Santa Clara, Calif. Examples of substrate processing chambers that can be used with exemplary methods of the invention may include those shown and described in co-assigned U.S. Provisional Patent App. No, 60/803,499 to Lubomirsky et al, filed May 30, 2006, and titled “PROCESS CHAMBER FOR DIELECTRIC GAPFILL,” the entire contents of which is herein incorporated by reference for all purposes. Additional exemplary systems may include those shown and described in U.S. Pat Nos. 6,387,207 and 6,830,624, which are also incorporated herein by reference for all purposes.
FIG. 2A is a substrate processing chamber 1001 according to disclosed embodiments. A remote plasma system (RPS 1010) may process the fluorine-containing precursor which then travels through a gas inlet assembly 1011. Two distinct gas supply channels are visible within the gas inlet assembly 1011. A first channel 1012 carries a gas that passes through the remote plasma system RPS 1010, while a second channel 1013 bypasses the RPS 1010. Either channel may be used for the fluorine-containing precursor, in embodiments. On the other hand, the first channel 1002 may be used for the process gas and the second channel 1013 may be used for a treatment gas. The lid 1021 (e.g. a conducting top portion) and a perforated partition (showerhead 1053) are shown with an insulating ring 1024 in between, which allows an AC potential to be applied to the lid 1021 relative to showerhead 1053. The AC potential strikes a plasma in chamber plasma region 1020. The process gas may travel through first channel 1012 into chamber plasma region 1020 and may be excited by a plasma in chamber plasma region 1020 alone or in combination with RPS 1010. If the process gas (the fluorine-containing precursor) flows through second channel 1013, then only the chamber plasma region 1020 is used for excitation. The combination of chamber plasma region 1020 and/or RPS 1010 may be referred to as a remote plasma system herein. The perforated partition (also referred to as a showerhead) 1053 separates chamber plasma region 1020 from a substrate processing region 1070 beneath showerhead 1053. Showerhead 1053 allows a plasma present in chamber plasma region 1020 to avoid directly exciting gases in substrate processing region 1070, while still allowing excited species to travel from chamber plasma region 1020 into substrate processing region 1070.
Showerhead 1053 is positioned between chamber plasma region 1020 and substrate processing region 1070 and allows plasma effluents (excited derivatives of precursors or other gases) created within RPS 1010 and/or chamber plasma region 1020 to pass through a plurality of through-holes 1056 that traverse the thickness of the plate. The showerhead 1053 also has one or more hollow volumes 1051 which can be filled with a precursor in the form of a vapor or gas (such as a silicon-containing precursor) and pass through small holes 1055 into substrate processing region 1070 but not directly into chamber plasma region 1020. Showerhead 1053 is thicker than the length of the smallest diameter 1050 of the through-holes 1056 in this disclosed embodiment. In order to maintain a significant concentration of excited specks penetrating from chamber plasma region 1020 to substrate processing region 1070, the length 1026 of the smallest diameter 1050 of the through-holes may be restricted by forming larger diameter portions of through-holes 1056 part way through the showerhead 1053. The length of the smallest diameter 1050 of the through-holes 1056 may be the same order of magnitude as the smallest diameter of the through-holes 1056 or less in disclosed embodiments.
In the embodiment shown, showerhead 1053 may distribute (via through-holes 1056) process gases which contain oxygen, hydrogen and/or nitrogen and/or plasma effluents of such process gases upon excitation by a plasma in chamber plasma region 1020. In embodiments, the process gas introduced into the RPS 1010 and/or chamber plasma region 1020 through first channel 1012 may contain fluorine (e.g. CF4, NF3 or XeF2). The process gas may also include a carrier gas such as helium, argon, nitrogen (N2), etc. Plasma effluents may include ionized or neutral derivatives of the process gas and may also be referred to herein as a radical-fluorine precursor referring to the atomic constituent of the process gas introduced.
In embodiments, the number of through-holes 1056 may be between about 60 and about 2000. Through-holes 1056 may have a variety of shapes but are most easily made round. The smallest diameter 1050 of through-holes 1056 may be between about 0.5 mm and about 20 mm or between about 1 mm and about 6 mm in disclosed embodiments. There is also latitude in choosing the cross-sectional shape of through-holes, which may be made conical, cylindrical or a combination of the two shapes. The number of small holes 1055 used to introduce a gas into substrate processing region 1070 may be between about 100 and about 5000 or between about 500 and about 2000 in different embodiments. The diameter of the small holes 1055 may be between about 0.1 mm and about 2 mm.
FIG. 2B is a bottom view of a showerhead 1053 for use with a processing chamber according to disclosed embodiments. Showerhead 1053 corresponds with the showerhead shown in FIG. 2A. Through-holes 1056 are depicted with a larger inner-diameter (ID) on the bottom, of showerhead 1053 and a smaller ID at the top. Small holes 1055 are distributed substantially evenly over the surface of the showerhead, even amongst the through-holes 1056 which helps to provide more even mixing than other embodiments described herein.
An exemplary patterned substrate may be supported by a pedestal (not shown) within, substrate processing region 1070 when fluorine-containing plasma effluents arriving through through-holes 1056 in showerhead 1053 combine with ammonia arriving through the small boles 1055 originating from hollow volumes 1051. Though substrate processing region 1070 may be equipped to support a plasma for other processes such as curing, no plasma is present during the etching of patterned substrate, in embodiments of the invention.
A plasma may be ignited either in chamber plasma region 1020 above showerhead 1053 or substrate processing region 1070 below showerhead 1053. A plasma is present in chamber plasma region 1020 to produce the radical-fluorine precursors from an inflow of the fluorine-containing precursor. An AC voltage typically in the radio frequency (RF) range is applied between the conductive top portion 1021 of the processing chamber and showerhead 1053 to ignite a plasma in chamber plasma region 1020 during deposition. An RF power supply generates a high RF frequency of 13.56 MHz but may also generate other frequencies alone or in combination with the 13.56 MHz frequency.
The pedestal may have a heat exchange channel through which a heat exchange fluid flows to control the temperature of the substrate. This configuration allows the substrate temperature to be cooled or heated to maintain relatively low temperatures (from room temperature through about 120° C.) The heat exchange fluid may comprise ethylene glycol and water. The water support platter of the pedestal (preferably aluminum, ceramic, or a combination thereof) may also be resistively heated in order to achieve relatively high temperatures (from about 120° C. through about 1100° C.) using an embedded single-loop embedded heater element configured to make two full turns in the form of parallel concentric circles. An outer portion of the heater element may run adjacent to a perimeter of the support platter, while an inner portion runs on the path of a concentric circle having a smaller radius. The wiring to the heater element passes through the stem of the pedestal.
The chamber plasma region or a region in an RPS may be referred to as a remote plasma region. In embodiments, the radical precursor (e.g. a radical-fluorine precursor) is created in the remote plasma region and travels into the substrate processing region to combine with, the ammonia. In embodiments, the ammonia is excited only by the radical-fluorine precursor. Plasma power may essentially be applied only to the remote plasma region, in embodiments, to ensure that the radical-fluorine precursor provides the dominant excitation to the ammonia.
In embodiments employing a chamber plasma region, the excited plasma effluents are generated in a section of the substrate processing region partitioned from a deposition region. The deposition region, also known herein as the substrate processing region, is where the plasma effluents mix and react with the ammonia to etch the patterned substrate (e.g., a semiconductor wafer). The excited plasma effluents may also be accompanied by inert gases (in the exemplary case, argon). The ammonia does not pass through a plasma before entering the substrate plasma region, in embodiments. The substrate processing region may be described herein as “plasma-free” during the etch, of the patterned substrate. “Plasma-free” does not necessarily mean the region is devoid of plasma. Ionized species and free electrons created within the plasma region do travel through pores (apertures) in the partition (showerhead) but the ammonia is not substantially excited by the plasma power applied to the plasma region. The borders of the plasma in the chamber plasma region are hard to define and may encroach upon the substrate processing region through the apertures in the showerhead. In the case of an inductively-coupled plasma, a small amount of ionization may be effected within the substrate processing region directly. Furthermore, a low intensity plasma may be created in the substrate processing region without eliminating desirable features of the forming film. All causes for a plasma having much lower intensity ion density than the chamber plasma region (or a remote plasma region, for that matter) during the creation of the excited plasma effluents do not deviate front the scope of “plasma-free” as used herein.
Nitrogen trifluoride (or another fluorine-containing precursor) may be flowed into chamber plasma region 1020 at rates between about 25 sccm and about 200 sccm, between about 50 sccm and about 150 sccm or between about 75 sccm and about 125 sccm in disclosed embodiments. Ammonia may be flowed into substrate processing region 1070 at rates between about 25 sccm and about 200 sccm, between about 50 sccm and about 150 sccm or between about 75 sccm and about 125 sccm in disclosed embodiments. The optional oxygen-containing precursor may be flowed into chamber plasma region 1020 at rates between about 15 sccm and about 200 sccm, between about 25 sccm and about 150 sccm or between about 50 sccm and about 125 sccm in embodiments of the invention.
Combined flow rates of ammonia and fluorine-containing precursor into the chamber may account for 0.05% to about 20% by volume of the overall gas mixture; the remainder being carrier gases. The fluorine-containing precursor is flowed into the remote plasma region but the plasma effluents has the same volumetric flow ratio, in embodiments. In the case of the fluorine-containing precursor, a purge or carrier gas may be first initiated into the remote plasma region before those of the fluorine-containing gas to stabilize the pressure within the remote plasma region.
Plasma power can be a variety of frequencies or a combination of multiple frequencies. In the exemplary processing system the plasma is provided by RF power delivered to lid 1021 relative to showerhead 1053. The RF power may be between about 10 watts and about 2000 watts, between about 100 watts and about 2000 watts, between about 200 watts and about 1500 watts or between about 500 watts and about 1000 watts in different embodiments. The RF frequency applied in the exemplary processing system may be low RF frequencies less than about 200 kHz, high RF frequencies between about 10 MHz and about 15 MHz or microwave frequencies greater than or about 1 GHz in different embodiments. The plasma power may be capacitively-coupled (CCP) or inductively-coupled (ICP) into the remote plasma region.
Substrate processing region 1070 can be maintained at a variety of pressures during the flow of ammonia, any carrier gases and plasma effluents into substrate processing region 1070. The pressure may be maintained between about 500 mTorr and about 30 Torr, between about 1 Torr and about 20 Torr or between about 5 Torr and about 15 Torr in disclosed embodiments.
Embodiments of the deposition systems may be incorporated into larger fabrication systems for producing integrated circuit chips. FIG. 3 shows one such system 1101 of deposition, baking and curing chambers according to disclosed embodiments. In the figure, a pair of FOUPs (from opening unified pods) 1102 supply substrate substrates (e.g., 300 mm diameter waters) that are received by robotic arms 1104 and placed into a low pressure holding area 1106 before being placed into one of the substrate processing chambers 1108 a-f. A second robotic arm 1110 may be used to transport the substrate wafers from the holding area 1106 to the substrate processing chambers 1108 a-f and back. Each substrate processing chamber 1108 a-f, can be outfitted to perform a number of substrate processing operations including the dry etch processes described herein in addition to cyclical layer deposition (CLD), atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), etch, pre-clean, degas, orientation and other substrate processes.
The substrate processing chambers 1108 a-f may include one or more system components for depositing, annealing, curing and/or etching a flowable dielectric film on the substrate wafer. In one configuration, two pairs of the processing chamber (e.g., 1108 c-d and 1108 e-f) may be used to deposit dielectric material on the substrate, and the third pair of processing chambers (e.g., 1108 a-b) may be used to etch the deposited dielectric. In another configuration, all three pairs of chambers (e.g., 1108 a-f) may be configured to etch a dielectric film on the substrate. Any one or more of the processes described may be carried out on chamber(s) separated from the fabrication system shown in different embodiments.
System controller 1157 is used to control motors, valves, flow controllers, power supplies and other functions required to carry out process recipes described herein. A gas handling system 1155 may also be controlled by system controller 1157 to introduce gases to one or all of the substrate processing chambers 1108 a-f. System controller 1157 may rely on feedback from optical sensors to determine and adjust the position, of movable mechanical assemblies in gas handling system 1155 and/or in substrate processing chambers 1108 a-f. Mechanical assemblies may include the robot, throttle valves and susceptors which are moved by motors under the control of system controller 1157.
The interface between a user and the controller may be via a touch-sensitive monitor and may also include a mouse and keyboard. In one embodiment two monitors are used, one mounted in the clean room wall for the operators and the other behind the wall for the service technicians. The two monitors may simultaneously display the same information, in which case only one is configured to accept input at a time. To select a particular screen or function, the operator touches a designated area on the display screen with a linger or the mouse. The touched area changes its highlighted color, or a new menu or screen is displayed, confirming the operator's selection.
As used herein “substrate” may be a support substrate with or without layers formed thereon. The patterned substrate may be an insulator or a semiconductor of a variety of doping concentrations and profiles and may, for example, be a semiconductor substrate of the type used in the manufacture of integrated circuits. Exposed “silicon oxide” of the patterned substrate is predominantly SiO2 but may include concentrations of other elemental constituents such as nitrogen, hydrogen, carbon and the like. In some embodiments, silicon oxide films etched using the methods disclosed herein consist essentially of silicon and oxygen. The term “precursor” is used to refer to any process gas which takes part in a reaction to either remove material from or deposit material onto a surface. “Plasma effluents” describe gas exiting from the chamber plasma region and entering the substrate processing region. Plasma effluents are in an “excited state” wherein at least some of the gas molecules are in vibrationally-excited, dissociated and/or ionized states. A “radical precursor” is used to describe plasma effluents (a gas in an excited state which is exiting a plasma) which participate in a reaction to either remove material from or deposit material on a surface. A “radical-fluorine precursor” is a radical precursor which contains fluorine but may contain other elemental constituents. A “radical-oxygen precursor” is a radical precursor which contains oxygen but may contain other elemental constituents. The phrase “inert gas” refers to any gas which does not form chemical bonds when etching or being incorporated into a film. Exemplary inert gases include noble gases hut may include other gases so long as no chemical bonds are formed when (typically) trace amounts are trapped in a film.
The terms “gap” and “trench” are used throughout with no implication that the etched geometry has a large horizontal aspect ratio. Viewed from above the surface, trenches may appear circular, oval, polygonal, rectangular, or a variety of other shapes. A trench may be in the shape of a moat around an island of material (e.g. a substantially cylindrical TiN pillar). The term “via” is used to refer to a low aspect ratio trench (as viewed from above) which may or may not be filled with metal to form a vertical electrical connection. As used herein, a conformal etch process refers to a generally uniform removal of material on a surface in the same shape as the surface, i.e., the surface of the etched layer and the pre-etch surface axe generally parallel. A person having ordinary skill in the art will recognize that the etched interface likely cannot be 100% conformal and thus the term “generally” allows for acceptable tolerances.
US8551891 * 20 Jun 2012 8 Oct 2013 Applied Materials, Inc. Remote plasma burn-in
US8573152 * 3 Sep 2010 5 Nov 2013 Lam Research Corporation Showerhead electrode
US20110266252 * 20 Jul 2010 3 Nov 2011 Applied Materials, Inc. High-temperature selective dry etch having reduced post-etch solid residue
US20130130506 * 18 Jan 2013 23 May 2013 Applied Materials, Inc. Selective suppression of dry-etch rate of materials containing both silicon and nitrogen
5 C.K. Hu, et al. "Reduced Electromigration of Cu Wires by Surface Coating" Applied Physics Letters, vol. 81, No. 10, Sep. 2, 2002—pp. 1782-1784.
6 Carlson, et al., "A Negative Spacer Lithography Process for Sub-100nm Contact Holes and Vias", University of California at Berkeley, Jun. 19, 2007, 4 pp.
7 Chang et al. "Frequency Effects and Properties of Plasma Deposited Fluorinated Silicon Nitride", J. Vac Sci Technol B 6(2), Mar./Apr. 1988, pp. 524-532.
8 Cheng, et al., "New Test Structure to Identify Step Coverage Mechanisms in Chemical Vapor Deposition of Silicon Dioxide," Appl. Phys. Lett., 58 (19), May 13, 1991, p. 2147-2149.
9 EP Partial Search Report, Application No. 08150111.601235/1944796, dated Aug. 22, 2008.
10 European Examination Report dated Nov. 13, 2007 for EP Application No. 05251143.3 (APPM/008802EP).
11 European Search Report dated May 23, 2006 for EP Application No. 05251143.3.
12 Examination Report dated Jun. 28, 2010 for European Patent Application No. 05251143.3. I (APPM/008802 EPC E).
13 Eze, F. C., "Eiectroless deposition of CoO thin films," J. Phys. D: Appl. Phys. 32 (1999), pp. 533-540.
14 Fukada et al. "Preparation of SiOF Films with Low Dielectric Constant by ECR Plasma CVD", ISMIC, DUMIC Conference, Feb. 21-22, 1995, pp. 43-49.
15 Galiano et al. "Stress-Temperature Behavior of Oxide Films Used for Intermetal Dielectric Applications", VMIC Conference, Jun. 9-10, 1992, pp. 100-106.
16 Hashim et al.; Characterization of thin oxide removal by RTA Treatment; ICSE 1998 Proc. Nov. 1998, Rangi, Malaysia, pp. 213-216.
17 Hausmann, et al., "Rapid Vapor Deposition of Highly Conformal Silica Nanolaminates," Science, Oct. 11, 2002, p. 402-406, vol. 298.
18 Hayasaka, N. et al. "High Quality Low Dielectric Constant SiO2 CVD Using High Density Plasma," Proceedings of the Dry Process Symposium, 1993, pp. 163-168.
19 Hwang et al., "Smallest Bit-Line Contact of 76nm pitch on NAND Flash Cell by using Reversal PR (Photo Resist) and SADP (Self-Align Double Patterning) Process," IEEE/SEMI Advanced Semiconductor Manufacturing Conference, 2007, 3 pages.
20 Iijima, et al., "Highly Selective SiO2 Etch Employing Inductively Coupled Hydro-Fluorocarbon Plasma Chemistry for Self Aligned Contact Etch", Jpn. J. Appl. Phys., Sep. 1997, pp. 5498-5501, vol. 36, Part 1, No. 9A.
21 International Search Report and Written Opinion for PCT Application No. PCT/US2011/027221, mailed on Nov. 1, 2011, 8 pages.
22 International Search report and Written Opinion of PCT/CN2010/000932 dated Mar. 31, 2011.
37 International Search Report of PCT/US2012/061726 mailed on May 16, 2013, 3 pages.
38 Japanese Patent Office, Official Action for Application No. 2007-317207 mailed on Dec. 21, 2011, 2 pages.
39 Jung, et al., "Patterning with amorphous carbon spacer for expanding the resolution limit of current lithography tool", Proc. SPIE , 2007, 9 pages, vol. 6520, 65201C.
40 Laxman, "Low ∈ Dielectrics: CVD Fluorinated Silicon Dioxides", Semiconductor International, May 1995, pp. 71-74.
42 Li, D. et al., "HDP-CVD dep/etch/dep Process for Improved Deposition into High Aspect Ratio Features," U.S. Patent No. 6,908,862 published Jun. 21, 2005.
43 Lin, et al., "Manufacturing of Cu Electroless Nickei/Sn-Pb Flip Chip Solder Bumps", IEEE Transactions on Advanced Packaging, vol. 22, No. 4 (Nov. 1999), pp. 575-579.
44 Lopatin, et al., "Thin Electroless barrier for copper films", Part of the SPIE Conference of Multilevel Interconnect technology II, SPIE vol. 3508 (1998), pp. 65-77.
45 Matsuda, et al. "Dual Frequency Plasma CVD Fluorosilicate Glass Deposition for 0.25 um Interlevel Dielectrics", ISMIC, DUMIC Conference Feb. 21-22, 1995, pp. 22-28.
46 Meeks, Ellen et al., "Modeling of SiO2 deposition in high density plasma reactors and comparisons of model predictions with experimental measurements," J. Vac. Sci. Technol. A, Mar./Apr. 1998, pp. 544-563, vol. 16(2).
47 Mukai, et al., "A Study of CD Budget in Spacer Patterning Process", Toshiba, SPIE 2008, Feb. 26, 2008, 12 pages.
48 Musaka, "Single Step Gap Filling Technology fo Subhalf Micron Metal Spacings on Plasma Enhanced TEOS/O2 Chemical Vapor Deposition System," Extended Abstracts of the 1993 International Conference on Solid State Devices and Materials pages, 1993, 510-512.
49 Nishino, et al.; Damage-Free Selective Etching of SI Native Oxides Using NH3/NF3 and SF6/H20 Down-Flow Etching, The Japanese Society of Applied Physics, vol. 74, No. 2, pp. 1345-1348, XP-002491959, Jul. 15, 1993.
50 Ogawa, et al., "Dry Cleaning Technology for Removal of Silicon Native Oxide Employing Hot NH3/NF3 Exposure", Japanese Journal of Applied Physics, pp. 5349-5358, Aug. 2002, vol. 41 Part 1, No. 8.
51 Ota, et al., "Stress Controlled Shallow Trench Isolation Technology to Suppress the Novel Anti-Isotropic Impurity Diffusion for 45nm-Node High Performance CMOSFETs," Symposium on VLSI Technology Digest of Technical Papers, 2005, pp. 138-139.
52 Pearlstein, Fred. "Eiectroless Plating," J. Res. Natl. Bur. Stan., Ch. 31 (1974), pp. 710-747.
53 Qian, et al., "High Density Plasma Deposition and Deep Submicron Gap Fill with Low Dielectric Constant SiOF Films," ISMIC, DUMIC Conference Feb. 21-22, 1995, pp. 50-56.
54 Robles, et al. "Effects of RF Frequency and Deposition Rates on the Moisture Resistance of PECVD TEOS-Based Oxide Films", ECS Extended Abstracts, Abstract No. 129, May 1992, pp. 215-216, vol. 92-1.
55 S.M. Sze, VLSI Technology, McGraw-Hill Book Company, pp. 107, 108, (2007).
56 Saito, et al., "Eiectroless deposition of Ni-B, Co-B and Ni-Co-B alloys using dimethylamineborane as a reducing agent," Journal of Applied Electrochemistry 28 (1998), pp. 559-563.
57 Schacham-Diamond, et al. "Material properties of electroless 100-200 nm thick CoWP films," Electrochemical Society Proceedings, vol. 99-34, pp. 102-110, (2009).
58 Schacham-Diamond, et al., "Electrochemically deposited thin film alloys for ULSI and MEMS applications," Microelectronic Engineering 50 (2000), pp. 525-531.
59 Shapiro, et al. "Dual Frequency Plasma CVD Fluorosilicate Glass: Water Absorption and Stability", ISMIC, DUMIC Conference Feb. 21-22, 1995, pp. 118-123.
60 Smayling, et al., "APF® Pitch-Halving for 2nm Logic Cells using Gridded Design Rules", proceedings of the SPIE, 2008, 8 pages.
61 The Chinese Journal of Nonferrous Metals, vol. 10, No. 1, Feb. 2, 2000, Abstract included.
62 U.S. Appl. No. 11/875,250, filed Oct. 19, 2007, 36 pages.
63 U.S. Appl. No. 60/803,499, filed May 30, 2006, 56 pages.
64 Usami, et al., "Low Dielectric Constant Interlayer Using Fluorine-Doped Silicon Oxide", Jpn. J. Appl. Phys., Jan. 19, 1994. pp. 408-412, vol. 33 Part 1, No. 1B.
65 Vassiliev, et al., "Trends in void-free pre-metal CVD dielectrics," Solid State Technology, Mar. 2001, pp. 129-136.
66 Wang et al.; Ultra High-selectivity silicon nitride etch process using an inductively coupled plasma source; J. Vac. Sci. Techno!. A 16(3),May/Jun. 1998, pp. 1582-1587.
67 Weston, et al., "Ammonium Compounds," Kirk-Othmer Encyclopedia of Chemical Technology, 2003,30 pages see pp. 717-718, John Wiley & Sons, Inc.
68 Wolf et al.; Silicon Processing for the VLSI Era; vol. 1; 1986; Lattice Press, pp. 546, 547, 618, 619.
69 Yosi Shacham-Diamond, et al. "High Aspect Ratio Quarter-Micron Electroless Copper Integrated Technology", Microelectronic Engineering 37/38 (1997) pp. 77-88.
70 Yu, et al., "Step Coverage Study of Peteos Deposition for Intermetal Dielectric Applications," abstract, VMIC conference, Jun. 12-13, 1990, 7 pages, No. 82.
71 Yutaka, et al., "Selective Etching of Silicon Native Oxide with Remote-Plasma-Excited Anhydrous Hydrogen Fluoride," Japanese Journal of Applied Physics, 1998, vol. 37, pp. L536-L538.
U.S. Classification 438/723, 216/37, 216/67, 438/690, 438/693, 438/689
International Classification H01L21/302, H01L21/311, H01J37/32
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, ZHIJUN;ZHANG, JINGCHUN;HSU, CHING-MEI;AND OTHERS;SIGNING DATES FROM 20130325 TO 20130401;REEL/FRAME:030150/0222