Source: http://www.google.com/patents/US5875213?dq=5998925
Timestamp: 2015-05-23 09:06:06
Document Index: 614757749

Matched Legal Cases: ['art 86', 'art 86', 'art 90', 'art 92', 'art 93', 'art 94', 'art 95', 'art 93', 'art 97', 'art 86', 'art 97', 'art 97', 'art 86', 'art 93', 'art 28', 'art 30', 'art 30', 'art 28', 'art 28', 'art 30', 'art 28', 'art 30', 'art 30', 'art 28']

Patent US5875213 - GMSK communication device test system - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA communication device test system is unnecessary to consider a phase offset between reproduced ideal data and phase data to be measured. The communication device test system includes AD converters for sampling two rectangular signals, an offset detector for determining offset and amplitude values which...http://www.google.com/patents/US5875213?utm_source=gb-gplus-sharePatent US5875213 - GMSK communication device test systemAdvanced Patent SearchPublication numberUS5875213 APublication typeGrantApplication numberUS 08/737,721PCT numberPCT/JP1996/000786Publication dateFeb 23, 1999Filing dateMar 26, 1996Priority dateMar 30, 1995Fee statusLapsedAlso published asCN1123183C, CN1147887A, DE19680327C2, DE19680327T0, DE19680327T1, WO1996031039A1Publication number08737721, 737721, PCT/1996/786, PCT/JP/1996/000786, PCT/JP/1996/00786, PCT/JP/96/000786, PCT/JP/96/00786, PCT/JP1996/000786, PCT/JP1996/00786, PCT/JP1996000786, PCT/JP199600786, PCT/JP96/000786, PCT/JP96/00786, PCT/JP96000786, PCT/JP9600786, US 5875213 A, US 5875213A, US-A-5875213, US5875213 A, US5875213AInventorsKoji Asami, Juichi NakadaOriginal AssigneeAdvantest Corp.Export CitationBiBTeX, EndNote, RefManPatent Citations (5), Referenced by (8), Classifications (14), Legal Events (6) External Links: USPTO, USPTO Assignment, EspacenetGMSK communication device test system
US 5875213 AAbstract
A communication device test system is unnecessary to consider a phase offset between reproduced ideal data and phase data to be measured. The communication device test system includes AD converters for sampling two rectangular signals, an offset detector for determining offset and amplitude values which are a center of phase rotation, a phase detector for producing phase data from data subtracted by the offset, a differentiator for converting the phase data to a frequency data, a DFT which squares the frequency data and performs a DFT function to produce a bit rate frequency, a bit data regenerator which generates, when receiving the frequency data and bit rate frequency, bit data through a demodulation process, an ideal data generator for generating ideal frequency data, a difference calculation part for calculating the difference between the frequency data and the ideal data, and an integration/phase error detector which converts the error data to phase information and determines a root mean square phase error.
1. A GMSK (Gaussian Minimum Shift Keying) communication device test system, comprising:AD converters (11, 12) which receive two rectangular signals I(t) and Q(t) and respectively convert them to digital signals Ia (t) and Qa (t); an offset detector (16) which determines, in receiving the digital signals Ia (t) and Qa (t), offset values Ioff and Qoff which represent a center of phase rotation of the modulation, an amplitude I and an amplitude Q; a phase detector (18) which calculates, in receiving the digital signals Ia (t) and Qa (t) and subtracting the offset therefrom, phase data Pase (t) by calculating tan-1 Q/I; a differentiator (20) for converting the phase data to a frequency data train f(t); a DFT (discrete Fourier transform) processor (22) which squares the frequency data f(t) and performs a DFT (discrete Fourier transfer) function at a bit rate of the modulation to produce a bit rate phase p0 which is a timing signal for demodulation; a bit data regenerator (24) which generates, when receiving the frequency data f(t) from the differentiator (20) and bit rate phase p0 from the DFT processor (22), bit data Bdat through a demodulation process; an ideal data generator (26) generates ideal frequency data fref (t) based on the bit data Bdat ; a difference calculation part (28) which calculates the difference between the frequency data f(t) from the differentiator (20) and the ideal data fref and outputs the frequency error data; and an integration/phase error detection part (30) which integrates the error data to convert the data to phase information and determines an rms (root mean square) value of the phase information and outputs the rms value as an rms phase error. 2. A GMSK communication device test system as defined in claim 1, further comprising:buffer memories (13, 14) for storing sampled data from the AD converters (11, 12). 3. A GMSK communication device test system as defined in claim 1, further comprising:an IQ demodulator provided prior to the AD converters for receiving the rectangularly modulated intermediate frequency signal and demodulating and separating the intermediate signal to I and Q signals. Description
This invention relates to a test system for testing communication devices modulated by a GMSK (Gaussian Minimum Shift Keying) method and used in a digital communication field such as a GSM (Global System for Mobile Communication).
Test items for testing a device under test (DUT) 100 which is a GMSK modulation communication device include measurement of phase differences between an DUT output and an ideal signal. The DUT output is an analog base band wave forms I(t) and Q(t), which represent an in phase signal and a quadrature phase signal, respectively.
The DUT 100 receives transmission data TXdat of, for example, 270.833 kbps transmission speed and provides the received data a digital conversion process of a Gaussian filter characteristics by a digital signal processing technology installed therein. The Gaussian converted data is DA (digital-analog) converted, and thus, an analog base band waveforms I(t) and Q(t) are produced by the DUT 100.
An example of conventional measurement system for testing the DUT is shown in FIG. 3. The base band waveforms I(t) and Q(t) are modulated by a rectangular modulator 110 whereby the base band waveforms are rectangularly modulated with the use of a carrier signal fc having a several MHz carrier frequency. The modulated high frequency signal 120rf is measured by the measurement system as described below.
The AD converter 82, in receiving the high frequency signal 120rf which has been rectangularly modulated, samples the signal 120rf with a sampling clock fsmp and converts the sampled data to a digital signal. The digitized signal for a certain period is stored in the buffer memory 83.
The IQ demodulator 84 extracts the base band I and Q signals which are received by the phase/amplitude calculation part 86. Amplitude data train 88amp and phase data train 87phase are obtained by the phase/amplitude calculation part 86 which are then provided to the error calculation part 90.
The differential/IF removal part 92, in receiving the phase data train 87phase noted above, differentiates the phase data train to convert to frequency data train. The zero cross detection/compensation part 93 receives the frequency data train and establishes timing reproduction points through a zero crossing method. Based on the timing reproduction points, the clock phase/period detection part 94 reproduces a baud rate clock of 270 kbps transmission speed through a least square method.
In the pro-synchronization bit pattern extraction part 95, in receiving the data from the zero cross detection/compensation part 93 and the amplitude data train 88amp, produces a bit pattern train which is synchronized with the actual data by using the baud rate clock reproduced in the foregoing.
The difference detection/linear regression calculation part 97, in receiving the ideal data noted above and the phase data train 87phase from the phase/amplitude calculation part 86, calculates the difference between the actual data and the ideal data. Then the difference detection/linear regression calculation part 97 calculates an rms (root mean square) phase error and a frequency error through a regression process.
Because the conventional technology involves the above noted measurement and calculation means, in the difference detection/linear regression calculation part 97, when calculating the phase difference between the ideal data and the phase data train 87phase from the phase/amplitude calculation part 86, phase offsets in both of the data must be taken into consideration. Further, there is a disadvantage in that it is necessary to adjust the zero crossing points in the zero cross detection/compensation part 93. Further disadvantage is that offsets of the base band waveforms I(t) and Q(t) are unknown.
In the present invention, the measurement system includes AD converters 11 and 12 which receive two rectangular signals I(t) and Q(t) and respectively convert them to digital signals Ia (t) and Qa (t); an offset detector 16 which determines, in receiving the I and Q data, offset values Ioff and Qoff which represent a center of phase rotation of the modulation, an amplitude I and an amplitude Q; a phase detector 18 which calculates, in receiving the digital signals Ia (t) and Qa (t) and subtracting the offset therefrom, phase data Pase (t) by calculating tan-1 Q/I; a differentiator 20 for converting the phase data to a frequency data train f (t); a DFT (discrete Fourier transform) processor 22 which squares the frequency data f(t) and performs a DFT function at a bit rate of the modulation to produce a bit rate phase p0 which is a timing signal for demodulation.
The measurement system further includes a bit data regenerator 24 which generates, when receiving the frequency data f(t) from the differentiator 20 and bit rate phase p0 from the DFT processor 22, bit data Bdat through a demodulation process; an ideal data generator 26 generates ideal frequency data fref (t) based on the bit data Bdat ; a difference calculation part 28 which calculates the difference between the frequency data f(t) from the differentiator 20 and the ideal data fref and outputs the frequency error data; and an integration/phase error detection part 30 which integrates the error data to convert the data to phase information and determines an rms (root mean square) value of the phase information, and outputs the rms value as an rms phase error.
According to the present invention, the offset detector 16 determines offset values Ioff and Qoff which define a center of phase rotation in the modulation by a method shown in the Japanese Patent Laying-open Publication No. 1994-191930.
The differentiator 20, in receiving the phase data Pase (t), converts the phase data to a frequency data f(t) by differentiating the present data and the previous data through a differential process. The DFT processor 22 squares the frequency data f(t) and performs a DFT function at a bit rate of the modulation to produce a bit rate phase p0 which is a timing signal for demodulation.
The bit data regenerator 24 generates, when receiving the frequency data f(t) from the differentiator 20 and the bit rate phase p0 from the DFT processor 22, bit data Bdat through a demodulation process to produce ideal frequency data fref (t).
The integration/phase error detection part 30 integrates the difference between the frequency data f(t) from the differentiator 20 and the ideal data fref from the difference calculation part 28 to convert the data to phase information and determines an rms (root mean square) value of the phase information and outputs the rms value as an rms phase error. Therefore, it is not necessary to consider the phase offset in the phase data train of the signal to be measured.
FIG. 1 shows an example of structure in a GMSK modulated communication device test system of the present invention.
In the present invention, the measurement system directly measures the base band waveforms I(t) and Q(t) of the DUT 100 as shown in FIG. 1. The measurement system is formed of AD (analog-digital) converters 11, 12, buffer memories 13, 14, an offset detector 16, a phase detector 18, a differentiator 20, a DFT (discrete Fourier transform) processor 22, a bit data regenerator 24, an ideal data generator 26, a difference calculation part 28 and an integration/phase error detection part 30.
The offset detector 16 which has a means for detecting offset points as disclosed in the Japanese Patent Laying Open Publication No. 1994-191930. The offset detector 16, in receiving I component amplitude data Ia (t) from the buffer memory 13, obtains a histogram distribution of the I component amplitude levels. The offset detector 16 detects two maximum peak points in the histogram and accurately determines an offset value Ioff which is a midpoint of the two maximum peaks and an amplitude I which is a difference between the two maximum peaks. Similarly, based on the Q component amplitude data Qa (t) from the buffer memory 14, the offset detector 16 studies a histogram distribution of the Q component amplitude levels and determines an offset value Qoff which is a midpoint of two maximum peaks in the histogram and an amplitude Q which is a difference between the two maximum peaks.
The phase detector 18, detects an I component which is the I component amplitude subtracted by the offset noted above, i.e., Ib (t)=Ia (t)-Ioff, and a Q component which is the Q component amplitude subtracted by the offset noted above, i.e., Qb (t)=QIa (t)-Qoff. Based on these relationship, the phase detector 18 calculates phase data Pase (t)=tan-1 (Qb (t)/Ib (t)) which is provided to the differentiator 20.
In receiving the phase data Pase (t) from the phase detector 18, the differentiator 20 performs a differential function by obtaining a difference between the present phase data and the phase data of immediately before the present data to convert the phase data to a frequency data train f(t).
The DFT processor 22, in receiving the frequency data train f(t), squares the frequency data and performs a DFT (discrete Fourier transform) function at a bit rate of the modulation so that a bit rate frequency f0, which is a timing signal for demodulation, is obtained.
The bit data regenerator 24, in receiving the frequency data f(t) from the differentiator 20 and bit rate phase p0 from the DFT processor 22, generates bit data Bdat through a demodulation process. Based on the bit data Bdat, the ideal data generator 26 generates ideal frequency data fref (t).
The difference calculation part 28 calculates the difference between the frequency data f(t) from the differentiator 20 and the ideal data fref noted above, and provides the results of this calculation to the integration/phase error detection part 30 as error data.
The offset detector 16 determines offset values Ioff and Qoff which represent a center of phase rotation in the modulation by a method shown in the Japanese Patent Laying-Open Publication No. 1994-191930.
The differentiator 20, in receiving the phase data Pase (t), converts the phase data to a frequency data f(t) by differentiating the present data and the previous data through a differential process.
The DFT processor 22 squares the frequency data f(t) and performs a DFT function at a bit rate of the modulation to produce a bit rate phase p0 which is a timing signal for demodulation.
The integration/phase error detection part 30 integrates the difference between the frequency data f(t) from the differentiator 20 and the ideal data fref from the difference calculation part 28 to convert the data to phase information and determines an rms (root mean square) value of the phase information and outputs the rms value as an rms phase error. Therefore, it is not necessary to consider the phase offset with phase data train of the signal to be measured.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5144256 *Jun 28, 1991Sep 1, 1992Samsung Electronics Co., Ltd.Method and apparatus for demodulating a GMSK signalUS5187719 *Jul 30, 1990Feb 16, 1993Hewlett-Packard CompanyMethod and apparatus for measuring modulation accuracyUS5283811 *Sep 3, 1991Feb 1, 1994General Electric CompanyDecision feedback equalization for digital cellular radioJPH0750692A * Title not availableJPH0837544A * Title not available* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS6920189Jun 23, 2000Jul 19, 2005Sony International (Europe) GmbhCarrier recovery meansUS7032150 *Oct 2, 2002Apr 18, 2006Mediatek Inc.Method and apparatus for measuring group delay of a device under testUS7173443 *Nov 18, 1999Feb 6, 2007Advantest Corp.Semiconductor test systemUS7526701Feb 10, 2006Apr 28, 2009Mediatek Inc.Method and apparatus for measuring group delay of a device under testUS8159290Jun 21, 2010Apr 17, 2012Advantest CorporationTest apparatus, demodulation apparatus, test method, demodulation method and electric deviceUS8184746 *Jul 3, 2006May 22, 2012Nxp B.V.Simplified de-rotation in digital FM demodulator architecturesEP1063826A1 *Jun 25, 1999Dec 27, 2000Sony International (Europe) GmbHCarrier recovery means in digital quadrature receiversWO2001035592A1 *Jul 26, 2000May 17, 2001Ebner HaraldMethod and test device for determining and correcting an offset in direct voltage on a modulator* Cited by examinerClassifications U.S. Classification375/336, 329/300International ClassificationG01R31/28, H04L27/14, H04L27/20, H04L27/10, H04L1/24, H04L27/233Cooperative ClassificationH04L27/2017, H04L27/2332, H04L1/24European ClassificationH04L27/20C1N, H04L27/233C, H04L1/24Legal EventsDateCodeEventDescriptionApr 12, 2011FPExpired due to failure to pay maintenance feeEffective date: 20110223Feb 23, 2011LAPSLapse for failure to pay maintenance feesSep 27, 2010REMIMaintenance fee reminder mailedJul 28, 2006FPAYFee paymentYear of fee payment: 8Aug 8, 2002FPAYFee paymentYear of fee payment: 4Feb 5, 1997ASAssignmentOwner name: ADVANTEST CORPORATION, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ASAMI, KOJI;NAKADA, JUICHI;REEL/FRAME:008332/0894Effective date: 19961219RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services