Source: http://www.google.com/patents/US5117298?dq=6,666,377
Timestamp: 2014-03-17 20:36:32
Document Index: 381888847

Matched Legal Cases: ['art 22', 'art 23', 'art 24', 'art 25', 'art 22', 'art 24', 'art 25', 'art 22', 'art 24', 'art 25', 'art 23', 'art 24', 'art 25', 'art 22', 'art 23', 'art 22', 'art 23', 'art 23', 'art 24', 'art 25', 'art 22']

Devices for Use in Multiplexed Liquid Crystal Displays," IEEE Trans. Electron Devices, Vol. ED-28, pp. 736-739 (1981) and in Shinji Morozumi et al., "250 Report of Television Society (IPD 83-8), pp. 39-44, (issued in Dec., 1983). In addition, in patent publication gazette, they are disclosed representatively in Japanese Patent Laid Open, Gazette No. 52-149090 and Japanese Patent Laid Open, Gazette No. 55-161273 with details on the principle of operation.
TABLE 1______________________________________            Negative                   Positive            Frame  Frame______________________________________Scan   Addressed Period                  V.sub.P - V.sub.D                           -(V.sub.P - V.sub.D)Signal Nonaddressed Period                  0        0Data   Selected Pixel  -V.sub.D  V.sub.DSignal Nonselected Pixel                   V.sub.D -V.sub.D______________________________________
Here, the reason for inverting the polarity of the voltage applied to the liquid crystal between a negative and a positive values for each frame is for preventing deterioration of the liquid crystal layer. Further, the reason for applying a scan signal (V.sub.P -V.sub.D) is for making the voltage applied to the selected pixel to be V.sub.P. One picture is scanned by each one of negative and positive frame, and the display contents are written in. The addressing period T.sub.Ad is the writing interval, and the nonaddressing period T.sub.NA is the charge-holding interval. The ratio V.sub.D /V.sub.P of V.sub.D to V.sub.P is called the bias ratio which normally takes on a constant value.
TABLE 2______________________________________         Scan Signal           Addressed   NonaddressedPixel-Applied Voltage           Period      Period______________________________________Data  Selected Pixel               -V.sub. P   [-V.sub.D ]Signal               V.sub.P     [V.sub.D ] Nonselected Pixel               -(V.sub.P - 2V.sub.D)                            [V.sub.D ]               V.sub.P - 2V.sub.D                           [-V.sub.D ]Note            The upper line is for           the negative frame,           and the lower line is           for the positive frame.______________________________________
The liquid crystal voltage (d) varies corresponding to the values of the voltage signal (c), generating a display contrast. Note that what is meant by the liquid crystal voltage is the voltage applied across the ends of the liquid crystal element. It should be noted that all the values for the nonaddressed period in Table 2 are given within square brackets. The meaning for this is that the voltage applied to the pixel takes on the value within the brackets depending upon the content of the data signal is selected or nonselected. The I-V characteristic of a nonlinear element should ideally be symmetric with respect to the positive and negative signs of the voltage. In an actual MIM, however, asymmetry is fairly significant as can be seen from FIG. 6. Namely, there are many cases in which the value A.sup.+ of A in Eq. (1) for V&gt;O and the value A.sup.- of A for V&lt;O are different, although α remains the same. When A.sup.- &gt;A.sup.+ holds, the absolute value of the voltage applied to the liquid crystal layer is larger for the negative frame than for the positive frame. Since the liquid crystal contrast is determined by the effective value of the liquid crystal voltage (d), flicker of the screen becomes more noticeable in such a case.
The polarity of the signal voltage applied between the lead electrode and the upper electrode is normally inverted for every frame. The drive signals in the case where the polarity is inverted for every frame are shown in FIG. 7. It is basically the same as the method shown in FIG. 5, only difference being that the absolute value of the pixel-applied voltage (c) which is the difference between the scan signal (a) and the data signal (b) is modified. Namely, the value of V.sub.P is modified to V.sub.P and V.sub.P ' for the positive and negative frames, respectively, and the value of V.sub.D is similarly modified to V.sub.D and V.sub.D '. Then, assuming that A.sup.- &lt;A.sup.+ holds, it becomes possible to equalize the absolute values of the liquid crystal voltage (d) between the positive and the negative frames by setting V.sub.P &gt;V.sub.P ' and V.sub.D &gt;V.sub.D '. The values of the liquid crystal voltage (d) are summarized in Table 3 below.
TABLE 3______________________________________          Negative Positive          Frame    Frame______________________________________Scan  Addressed Period                V.sub.P - V.sub.D                           -(V.sub.P ' - V.sub.D ')Signal Nonaddressed Period                0          0Data  Selected Pixel -V.sub.D    V.sub.D 'Signal Nonselected Pixel                 V.sub.D   -V.sub.D '______________________________________
Normally, the bias ratio is set equal for the positive and the negative frames (V.sub.D /V.sub.P =V.sub.D '/V.sub.P '), but this is not essential.
By adjusting the ratios of the absolute value of the pixel-applied voltage for the positive and the negative frames, V.sub.P /V.sub.P ' and (V.sub.P '-2V.sub.D '), it is possible to find out ratios for which flickers can be eliminated. This ratio will be referred to as the optimum ratio for display. When the bias ratio is constant, one only needs to set V.sub.P /V.sub.P ' as the optimum ratio for display.
TABLE 4______________________________________         Scan Signal           Addressed    NonaddressedPixel-Applied Voltage           Period       Period______________________________________Data  Selected Pixel               -V.sub.P     [-V.sub.D ]Signal              .sup. V.sub.P '                             [V.sub.D '] Nonselected Pixel               -(V.sub.P  - 2V.sub.D)                            [V.sub.D ]               V.sub.P ' - 2V.sub.D '                            [-V.sub.D '].sup.Note            Top line is for the           negative frame, and           bottom line is for           the positive frame.______________________________________
TABLE 5______________________________________           Negative  Positive           Frame     Frame______________________________________Scan  Addressed Period                 -(V.sub.P - V.sub.D)                             V.sub.P - V.sub.DSignal Nonaddressed Period                 0           0Data  Selected Pixel   V.sub.D    -V.sub.PSignal Nonselected Pixel                 -V.sub.D     V.sub.P______________________________________
TABLE 6______________________________________         Scan Signal           Addressed   NonaddressedPixel-Applied Voltage           Period      Period______________________________________Data  Selected Pixel                V.sub.P     [V.sub.D ]Signal              -V.sub.P    [-V.sub.D ] Nonselected Pixel               V.sub.P - 2V.sub.D                           [-V.sub.D ]               -(V.sub.P - 2V.sub.D)                            [V.sub.D ]Note            The upper line is for           the negative frame, and           the lower line is for           the positive frame.______________________________________
TABLE 7______________________________________          Negative  Positive          Frame     Frame______________________________________Scan  Addressed Period                -(V.sub.P - V.sub.D)                            V.sub.P ' - V.sub.D 'Signal Nonaddressed Period                0           0Data  Selected Pixel  V.sub.D    -V.sub.D 'Signal Nonselected Pixel                -V.sub.D     V.sub.D '______________________________________
TABLE 8______________________________________        Scan Signal          Addressed    NonaddressedPixel-Applied Voltage          Period       Period______________________________________Data  Selected Pixel              V.sub.P        [V.sub.D ]Signal              V.sub.P '   [-V.sub.D '] Nonselected Pixel              V.sub.P - 2V.sub.D                           [-V.sub.D ]              -(V.sub.P ' - 2V.sub.D ')                            [V.sub.D ']Note           The upper line is for          the negative frame, and          the lower line is for          the positive frame.______________________________________
DESCRIPTION OF THE PREFERRED EMBODIMENTS First Embodiment The driving method for this embodiment is substantially the same as the method shown in FIG. 7. However, in the driving method shown in FIG. 7, both of the scan signal (a) and the data signal (b) are swinging with 0 V as the center (this voltage will be referred to as the center voltage). Accordingly, there are required both of the positive and negative power supplies which makes the situation complicated. In this case, it is possible to reduce the number of power supplies needed by changing the center voltages of the scan signal and the data signal without changing the liquid crystal voltage in FIG. 7 as a potential difference (the so-called phase difference driving method). An example of such a method is shown in Table 9 that follows. Namely, there are many cases in which the voltage V5 in the table is set to 0 V (GND), but it is of course possible to set it to an arbitrary other voltage. In order to realize the driving method shown in FIG. 7 and Table 3, it is only necessary to set V.sub.LCD =V.sub.P , V.sub.LCD '=V.sub.P ', V.sub.l '=V.sub.p '-V.sub.D ', V.sub.2 '=V.sub.P '-2V.sub.D ', V.sub.3 =2V.sub.D, V.sub.4 =V.sub.D, and V.sub.5 =0.
TABLE 9______________________________________            Negative Positive            Frame    Frame______________________________________Scan   Addressed Period                  V.sub.LCD  V.sub.5 (GND)Signal Nonaddress Period                  V.sub.4    V.sub.1 'Data   Selected Pixel  V.sub.5 (GND)                             V.sub.LCD 'Signal Nonselected Pixel                  V.sub.3    V.sub.2 'Frame Signal       L          H______________________________________
Referring to FIG. 8, the liquid crystal display of the present embodiment includes a control part 22, a driving voltage generating part 23, a scan driver part 24, a data driver part 25 and a liquid crystal display panel 26. A main body 21 is, for example, a personal computer or a television circuit. Upon receipt of a display signal from the main body 21, the control part 22 converts the signal to control signals for drivers of TFD-LCD, and sends them to the scan driver part 24 and the data driver part 25. With the signals from the control part 22, the scan driver part 24 and the data driver part 25 apply the voltages V.sub.LCD, V'.sub.LCD, V.sub.1, V.sub.2, V.sub.3 and V.sub.4 following the signals from the driving voltage generating part 23 in accordance with Table 9. As shown in Table 9, frame signals are output corresponding to the negative and positive frames to the scan driver part 24 and the data driver part 25 from the control part 22. These signals are logic levels, and L (low level) and H (high level) in Table 3 may of course be interchanged.
The driving circuit of the present embodiment is characterized in that the voltages V.sub.LCD, V.sub.LCD ', V.sub.1, V.sub.2, V.sub.3 and V.sub.4 from the driving voltage generating part 23 are changed for the positive and the negative frames by the frame signal 27 from the control part 22. Such an operation is realized by a power frame switching circuit 31 in the driving voltage generating part 23 shown in FIG. 9.
Referring to FIG. 9, the driving voltage generating part 23 obtains voltages V.sub.1, V.sub.2, V.sub.3 and V.sub.4 by dividing the voltage V.sub.LCD with resistors R.sub.1, R.sub.2, R.sub.3, R.sub.4, R.sub.5 and R.sub.6 in a voltage dividing circuit 32. These voltage levels are current-amplified in an amplifier circuit 33 to be applied to the scan driver part 24 and the data driver part 25. The voltage V.sub.LCD is set to different values for the positive and the negative frames by the frame signal 27 from the control part 22. A circuit which performs such a function is the power frame switching circuit 31.
Normally, use is made of R.sub.1, R.sub.2, R.sub.3, R.sub.5 and R.sub.6 that have an equal fixed resistance and R.sub.4 that has a semi-fixed resistance, but it is not necessary to be limited to such an arrangement. As an example, one may take the case where the fixed resistance for resistors R.sub.1 -R.sub.3, R.sub.5 and R.sub.6 is 3 Ω and the semi-fixed resistance of the resistor R.sub.4 is 50 Ω.
The power frame switching circuit 31 of the present embodiment is shown in FIG. 10. In the figure, OP.sub.1, OP.sub.2, OP.sub.3 and OP.sub.4 are operational amplifiers, VR.sub.1, VR.sub.2 and VR.sub.3 are semi-fixed or variable resistors, and R.sub.11, R.sub.12 and R.sub.13 are fixed resistors.
The voltage V.sub.LCD is arranged to take the absolute value of V.sub.11 and V.sub.12 for the positive and the negative frames, respectively (V.sub.11 &gt;V.sub.12). A voltage V.sub.21 is set by the resistor VR.sub.1. The voltage level V.sub.21 is current-amplified by the operational amplifier OP.sub.1 similar to the amplifier circuit 33 shown in FIG. 9. A voltage V.sub.22 is set by dividing the voltage V.sub.21 with the resistors VR.sub.2 and R.sub.11. The voltage V.sub.22 is current-amplified with the operational amplifier OP.sub.2. The voltages V.sub.21 and V.sub.22 are switched by the analog switch 40 according to the frame signal 27. The signal that takes on the voltages V.sub.21 and V.sub.22 for the respective frames is voltage-amplified by the operational amplifier OP.sub.3, and current-amplified by the operational amplifier OP.sub.4.
Representative constants for the various circuits are as follows. Namely, VR.sub.1 =10 Ω, , VR.sub.2 =10 Ω, VR.sub.3 =50 Ω, R.sub.11 =4.7 Ω, R.sub.12 =47 Ω and R.sub.13 =10 Ω. For the operational amplifiers OP.sub.1, OP.sub.2, OP.sub.3 and OP.sub.4, use is made of ordinary IC operational amplifiers, but those with high breakdown strength are preferred for the operational amplifiers OP.sub.3 and OP.sub.4. In addition, about 5 V is appropriate for the voltage V.sub.HH.
In FIG. 10, the operational amplifiers OP.sub.3 and OP.sub.4 are not indispensable, but analog switches with high breakdown strength are expensive so that these amplifiers were made use of in the present embodiment.
Referring to FIG. 1, the lower glass substrate 1 is covered with a glass protective film 2 of Ta.sub.2 O.sub.5, SiO.sub.2 or the like. The protective film 2 is not indispensable so that it is possible to omit the covering. Next, after forming a lead electrode 3 and a salient electrode 11 on top it, there is formed an insulator layer 4.
The film formation on the upper glass substrate 7 and the patterning are almost identical to those of the ordinary simple multiplexed LCD. The upper glass substrate 7 is covered with a glass protective film 8 such as SiO.sub.2, but the protective film 8 is not indispensable. The upper transparent electrode 9 is also made of indium oxide-tin oxide same as for the lower transparent electrode 6, and is formed by magnetic sputtering and patternized by the ordinary photolighography.
When the TFD-LCD used in the present embodiment adopted the driving method indicated in FIG. 5, there was obtained a display with maximum contrast for V.sub.P =19 V and bias ratio of 9, but there occurred flickers in the display. It was easy to adjust to eliminate flickers completely by changing V.sub.P between the frames (namely, V.sub.P and V.sub.P ') as in the driving method shown in FIG. 7 after making flickers to be conspicuous in half-tone display by taking V.sub.P in the range of 15 to 17 V. At that time, it was found that V.sub.P =14.3 V, V.sub.P '=17 V so that the optimum ratio for display (=V.sub.P /V.sub.P ') was 0.842. Here, the bias ratio was a constant value 9 for the positive and the negative frames. In particular, realization of a display with no flickers was especially easy to accomplish when a display is adopted in which the entire screen is covered with selected pixels (that is, it is in the on-state across the board).
A high contrast display with contrast ratio greater than 20, no crosstalks and absolutely no flickers was obtained by raising the driving voltages to V.sub.P =16 V and V.sub.P '=19 V while keeping the bias ratio, namely, the ratio of V.sub.P to V.sub.P ', constant.
It should be mentioned that in both cases of the embodiments described in the above, the value of V.sub.P /V.sub.P ' was determined by visually adjusting the screen of the liquid crystal display so as to eliminate the flickers.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4773716 *Feb 12, 1987Sep 27, 1988Alps Electric Co., LtdMethod of driving a liquid crystal display apparatus employing a ferroelectric liquid crystal cellUS4840462 *Feb 25, 1988Jun 20, 1989U.S. Philips CorporationMethod of driving a ferroelectric liquid crystal display device and associated display device to achieve gray scaleUS4904057 *Dec 1, 1988Feb 27, 1990Semiconductor Energy Laboratory Co., Ltd.Liquid crystal device with a smectic chiral liquid crystal and with a rectifier in series with each pixelUS4909607 *Mar 31, 1987Mar 20, 1990Stc PlcAddressing liquid crystal cells* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS5267065 *Dec 30, 1991Nov 30, 1993Canon Kabushiki KaishaLiquid crystal apparatusUS5362671 *Apr 8, 1994Nov 8, 1994Kopin CorporationMethod of fabricating single crystal silicon arrayed devices for display panelsUS5376979 *Aug 13, 1993Dec 27, 1994Kopin CorporationSlide projector mountable light valve displayUS5377031 *Aug 18, 1993Dec 27, 1994Kopin CorporationSingle crystal silicon tiles for liquid crystal display panels including light shielding layersUS5424753 *Dec 9, 1993Jun 13, 1995Casio Computer Co., Ltd.Method of driving liquid-crystal display elementsUS5436635 *Jan 4, 1993Jul 25, 1995Matsushita Electric Industrial Co., Ltd.Display device and display system using the sameUS5475514 *Aug 11, 1994Dec 12, 1995Kopin CorporationTransferred single crystal arrayed devices including a light shield for projection displaysUS5526013 *Aug 23, 1994Jun 11, 1996Seiko Epson Corp.Method of driving an active matrix type liquid crystal displayUS5528397 *Jul 28, 1994Jun 18, 1996Kopin CorporationSingle crystal silicon transistors for display panelsUS5539550 *Sep 9, 1993Jul 23, 1996Kopin CorporationLiquid crystal display having adhered circuit tilesUS5543947 *May 10, 1994Aug 6, 1996Semiconductor Energy Laboratory Co., Ltd.Method of driving an LCD employing an active matrix with short pulses for gray scaleUS5561441 *Dec 13, 1994Oct 1, 1996Citizen Watch Co., Ltd.Liquid crystal display deviceUS5576729 *May 14, 1993Nov 19, 1996Seiko Epson CorporationLiquid crystal display device and electronic equipment using the sameUS5583532 *Dec 16, 1994Dec 10, 1996Nec CorporationActive matrix liquid crystal display for reproducing images on screen with floating image signalUS5638087 *Jun 24, 1994Jun 10, 1997Sanyo Electric Co., Ltd.Dot matrix type liquid crystal display apparatusUS5705424 *Mar 21, 1994Jan 6, 1998Kopin CorporationProcess of fabricating active matrix pixel electrodesUS5706024 *Aug 2, 1995Jan 6, 1998Lg Semicon, Co., Ltd.Driving circuit for liquid crystal displayUS5713652 *Nov 1, 1994Feb 3, 1998Kopin CorporationSlide projector mountable light valve displayUS5731797 *Oct 4, 1995Mar 24, 1998Matsushita Electric Industrial Co., Ltd.Driving method for spatial light modulator and projection display systemUS5743614 *Jun 7, 1995Apr 28, 1998Kopin CorporationHousing assembly for a matrix displayUS5757445 *Dec 27, 1995May 26, 1998Kopin CorporationSingle crystal silicon tiles for display panelsUS5790089 *Jun 7, 1995Aug 4, 1998Seiko Epson CorporationMethod of driving an active matrix type liquid crystal displayUS5807475 *Nov 18, 1996Sep 15, 1998Uop LlcProcess for removing sulfur compounds from hydrocarbon streamsUS5815130 *Jun 1, 1995Sep 29, 1998Canon Kabushiki KaishaChiral smectic liquid crystal display and method of selectively driving the scanning and data electrodesUS5815131 *Sep 4, 1997Sep 29, 1998Canon Kabushiki KaishaLiquid crystal apparatusUS5818405 *Nov 15, 1995Oct 6, 1998Cirrus Logic, Inc.Method and apparatus for reducing flicker in shaded displaysUS5821559 *Mar 30, 1995Oct 13, 1998Semiconductor Energy Laboratory Co., Ltd.Electric device, matrix device, electro-optical display device, and semiconductor memory having thin-film transistorsUS5844640 *Feb 26, 1997Dec 1, 1998Sharp Kabushiki KaishaDriving method of liquid crystal display device wherein electric field generated by supplying orientation control signals to signal linesUS5861862 *Feb 24, 1997Jan 19, 1999Citizen Watch Co., Ltd.Liquid crystal display device realizing a small size by reducing number on input/output terminalsUS5966111 *Oct 24, 1996Oct 12, 1999Denso CorporationMatrix type liquid crystal display deviceUS6028333 *Jul 19, 1996Feb 22, 2000Semiconductor Energy Laboratory Co., Ltd.Electric device, matrix device, electro-optical display device, and semiconductor memory having thin-film transistorsUS6143582 *Feb 12, 1999Nov 7, 2000Kopin CorporationHigh density electronic circuit modulesUS6229531 *Aug 27, 1997May 8, 2001Semiconductor Energy Laboratory, Co., LtdActive matrix display deviceUS6232136Apr 6, 1998May 15, 2001Kopin CorporationMethod of transferring semiconductorsUS6271817May 28, 1999Aug 7, 2001Seiko Epson CorporationMethod of driving liquid crystal display device that reduces afterimagesUS6317175Jun 6, 1995Nov 13, 2001Kopin CorporationSingle crystal silicon arrayed devices with optical shield between transistor and substrateUS6320568Dec 27, 1994Nov 20, 2001Kopin CorporationControl system for display panelsUS6326642Aug 17, 1999Dec 4, 2001Semiconductor Energy Laboratory Co., Ltd.Electric device, matrix device, electro-optical display device, and semiconductor memory having thin-film transistorsUS6414783Mar 20, 2001Jul 2, 2002Kopin CorporationMethod of transferring semiconductorsUS6441399Jan 13, 1999Aug 27, 2002Semiconductor Energy Laboratory Co., Ltd.Semiconductor integrated systemUS6486929May 21, 1998Nov 26, 2002Kopin CorporationBonded layer semiconductor deviceUS6521940Aug 30, 2000Feb 18, 2003Kopin CorporationHigh density electronic circuit modulesUS6567063 *Apr 8, 1999May 20, 2003Hunet, Inc.High-speed driving method of a liquid crystalUS6593978Dec 16, 1999Jul 15, 2003Kopin CorporationMethod for manufacturing active matrix liquid crystal displaysUS6599791Jan 13, 1999Jul 29, 2003Semiconductor Energy Laboratory Co., Ltd.Semiconductor integrated circuitUS6608654Mar 17, 1995Aug 19, 2003Kopin CorporationMethods of fabricating active matrix pixel electrodesUS6627953Jun 13, 2000Sep 30, 2003Kopin CorporationHigh density electronic circuit modulesUS6747627Nov 24, 1999Jun 8, 2004Semiconductor Energy Laboratory Co., Ltd.Redundancy shift register circuit for driver circuit in active matrix type liquid crystal display deviceUS6791522 *Nov 21, 2001Sep 14, 2004Samsung Sdi Co., LtdTriodic rectifier switchUS6919935Jul 15, 2003Jul 19, 2005Kopin CorporationMethod of forming an active matrix displayUS6933935 *Sep 12, 2002Aug 23, 2005Canon Kabushiki KaishaImage display apparatus and method of driving image display apparatusUS6943764Nov 24, 1999Sep 13, 2005Semiconductor Energy Laboratory Co., Ltd.Driver circuit for an active matrix display deviceUS6953713Jul 30, 2001Oct 11, 2005Semiconductor Energy Laboratory Co., Ltd.Electric device, matrix device, electro-optical display device and semiconductor memory having thin-film transistorsUS7145173Jul 26, 2002Dec 5, 2006Semiconductor Energy Laboratory Co., Ltd.Semiconductor integrated circuitUS7166862Sep 14, 2004Jan 23, 2007Semiconductor Energy Laboratory Co., Ltd.Semiconductor integrated circuitUS7205987 *Aug 18, 2004Apr 17, 2007Canon Kabushiki KaishaImage display apparatus and method of driving image display apparatusUS7221344 *Nov 7, 2001May 22, 2007Casio Computer Co., Ltd.Liquid crystal display device and driving control method thereofUS7223996May 31, 2005May 29, 2007Semiconductor Energy Laboratory Co., Ltd.Electric device, matrix device, electro-optical display device, and semiconductor memory having thin-film transistorsUS7405775Jan 16, 2004Jul 29, 2008Cbrite Inc.Display employing organic materialUS7477222Jun 27, 2005Jan 13, 2009Semiconductor Energy Laboratory Co., Ltd.Redundancy shift register circuit for driver circuit in active matrix type liquid crystal display deviceUS7528896Jan 17, 2008May 5, 2009Cbrite, Inc.Display employing organic materialUS7576360Oct 2, 2006Aug 18, 2009Semiconductor Energy Laboratory Co., Ltd.Electro-optical device which comprises thin film transistors and method for manufacturing the sameUS7847775 *Feb 7, 2006Dec 7, 2010Epson Imaging Devices CorporationElectro-optical device, method of driving electro-optical device, and electronic apparatusUS7898042May 9, 2007Mar 1, 2011Cbrite Inc.Two-terminal switching devices and their methods of fabricationUS7920114Dec 1, 2005Apr 5, 2011Sharp Kabushiki KaishaDriving device for display panel, display panel, display device including the driving device, and method for driving display panelUS8193594Jan 27, 2011Jun 5, 2012Cbrite Inc.Two-terminal switching devices and their methods of fabricationUS8222077Nov 6, 2007Jul 17, 2012Cbrite Inc.Metal-insulator-metal (MIM) devices and their methods of fabricationUS8253910Mar 25, 2009Aug 28, 2012Cbrite Inc.Display employing organic materialUS8319720Oct 15, 2008Nov 27, 2012Semiconductor Energy Laboratory Co., Ltd.Redundancy shift register circuit for driver circuit in active matrix type liquid crystal display deviceUS8553051 *Mar 18, 2009Oct 8, 2013Chimei Innolux CorporationLiquid crystal display and driving method thereofUS8638286Nov 26, 2012Jan 28, 2014Semiconductor Energy Laboratory Co., Ltd.Redundancy shift register circuit for driver circuit in active matrix type liquid crystal display deviceUS20090244109 *Mar 18, 2009Oct 1, 2009Yu-Yeh ChenLiquid crystal display and driving method thereof* Cited by examinerClassifications U.S. Classification345/96International ClassificationG09G3/36Cooperative ClassificationG09G2320/0247, G09G3/3614, G09G3/367, G09G2330/02European ClassificationG09G3/36C10, G09G3/36C2Legal EventsDateCodeEventDescriptionOct 27, 2003FPAYFee paymentYear of fee payment: 12Nov 15, 1999FPAYFee paymentYear of fee payment: 8Sep 27, 1995FPAYFee paymentYear of fee payment: 4Sep 14, 1989ASAssignmentOwner name: NEC CORPORATION, 33-1, SHIBA 5-CHOME, MINATO-KU, TFree format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:HIRAI, YOSHIHIKO;REEL/FRAME:005141/0532Effective date: 19890912RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google