Source: http://www.google.fr/patents/US7489545
Timestamp: 2015-05-28 16:22:10
Document Index: 714956910

Matched Legal Cases: ['art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1']

Brevet US7489545 - Memory utilizing oxide-nitride nanolaminates - Google�BrevetsRecherche Images Maps Play YouTube Actualit�s Gmail Drive Plus »Connexion Recherche avanc�e dans les brevets BrevetsStructures, systems and methods for transistors utilizing oxide-nitride nanolaminates are provided. One transistor embodiment includes a first source/drain region, a second source/drain region, and a channel region therebetween. A gate is separated from the channel region by a gate insulator. The gate...http://www.google.fr/patents/US7489545?utm_source=gb-gplus-shareBrevet US7489545 - Memory utilizing oxide-nitride nanolaminates Recherche avanc�e dans les brevets Num�ro de publicationUS7489545 B2Type de publicationOctroi Num�ro de demandeUS 11/492,749 Date de publication10 f�vr. 2009 Date de d�p�t25 juil. 2006 Date de priorit�8 juil. 2002�tat de paiement des fraisPay�Autre r�f�rence de publicationUS7494873, US7847344, US20040004247, US20050023574, US20060258097, US20060261376 Num�ro de publication11492749, 492749, US 7489545 B2, US 7489545B2, US-B2-7489545, US7489545 B2, US7489545B2 InventeursLeonard Forbes, Kie Y. Ahn Cessionnaire d'origineMicron Technology, Inc.Exporter la citationBiBTeX, EndNote, RefManCitations de brevets (100), Citations hors brevets (85), R�f�renc� par (6), Classifications (15), �v�nements juridiques (1) Liens externes: USPTO, Cession USPTO, EspacenetMemory utilizing oxide-nitride nanolaminates
US 7489545 B2 R�sum�
Citations de brevets Brevet cit� Date de d�p�t Date de publication D�posant TitreUS366542313 mars 197023 mai 1972Nippon Electric CoMemory matrix using mis semiconductor elementUS38770548 nov. 19738 avr. 1975Bell Telephone Labor IncSemiconductor memory apparatus with a multilayer insulator contacting the semiconductorUS396408518 ao�t 197515 juin 1976Bell Telephone Laboratories, IncorporatedMethod for fabricating multilayer insulator-semiconductor memory apparatusUS421760115 f�vr. 197912 ao�t 1980International Business Machines CorporationNon-volatile memory devices fabricated from graded or stepped energy band gap insulator MIM or MIS structureUS450767321 sept. 198326 mars 1985Tokyo Shibaura Denki Kabushiki KaishaSemiconductor memory deviceUS466183329 oct. 198528 avr. 1987Kabushiki Kaisha ToshibaElectrically erasable and programmable read only memoryUS49395591 avr. 19863 juil. 1990International Business Machines CorporationDual electron injector structures using a conductive oxide between injectorsUS501621512 mars 199014 mai 1991Texas Instruments IncorporatedHigh speed EPROM with reverse polarity voltages applied to source and drain regions during reading and writingUS501797719 janv. 199021 mai 1991Texas Instruments IncorporatedDual EPROM cells on trench walls with virtual ground buried bit linesUS50219999 d�c. 19884 juin 1991Mitsubishi Denki Kabushiki KaishaNon-volatile semiconductor memory device with facility of storing tri-level dataUS502717128 ao�t 198925 juin 1991The United States Of America As Represented By The Secretary Of The NavyDual polarity floating gate MOS analog memory deviceUS511143021 juin 19905 mai 1992Nippon Telegraph And Telephone CorporationNon-volatile memory with hot carriers transmitted to floating gate through control gateUS52531969 janv. 199112 oct. 1993The United States Of America As Represented By The Secretary Of The NavyMOS analog memory with injection capacitorsUS527424920 d�c. 199128 d�c. 1993University Of MarylandSuperconducting field effect devices with thin channel layerUS52935603 nov. 19928 mars 1994Eliyahou HarariMulti-state flash EEPROM system using incremental programing and erasing methodsUS529844722 juil. 199329 mars 1994United Microelectronics CorporationMethod of fabricating a flash memory cellUS53031826 nov. 199212 avr. 1994Rohm Co., Ltd.Nonvolatile semiconductor memory utilizing a ferroelectric filmUS531753519 juin 199231 mai 1994Intel CorporationGate/source disturb protection for sixteen-bit flash EEPROM memory arraysUS538806918 mars 19937 f�vr. 1995Fujitsu LimitedNonvolatile semiconductor memory device for preventing erroneous operation caused by over-erase phenomenonUS540985922 avr. 199425 avr. 1995Cree Research, Inc.Method of forming platinum ohmic contact to p-type silicon carbideUS542499315 nov. 199313 juin 1995Micron Technology, Inc.Programming method for the selective healing of over-erased cells on a flash erasable programmable read-only memory deviceUS54306708 nov. 19934 juil. 1995Elantec, Inc.Differential analog memory cell and method for adjusting sameUS543481519 janv. 199418 juil. 1995Atmel CorporationStress reduction for non-volatile memory cellUS543854428 janv. 19941 ao�t 1995Fujitsu LimitedNon-volatile semiconductor memory device with function of bringing memory cell transistors to overerased state, and method of writing data in the deviceUS544994127 oct. 199212 sept. 1995Semiconductor Energy Laboratory Co., Ltd.Semiconductor memory deviceUS54673064 oct. 199314 nov. 1995Texas Instruments IncorporatedMethod of using source bias to increase threshold voltages and/or to correct for over-erasure of flash epromsUS547748522 f�vr. 199519 d�c. 1995National Semiconductor CorporationMethod for programming a single EPROM or FLASH memory cell to store multiple levels of data that utilizes a floating substrateUS54854222 juin 199416 janv. 1996Intel CorporationDrain bias multiplexing for multiple bit flash cellUS549314021 juin 199420 f�vr. 1996Sharp Kabushiki KaishaNonvolatile memory cell and method of producing the sameUS550854329 avr. 199416 avr. 1996International Business Machines CorporationLow voltage memoryUS550854427 sept. 199416 avr. 1996Texas Instruments IncorporatedThree dimensional FAMOS memory devicesUS553058131 mai 199525 juin 1996Eic Laboratories, Inc.Protective overlayer material and electro-optical coating using sameUS560277724 mai 199511 f�vr. 1997Sharp Kabushiki KaishaSemiconductor memory device having floating gate transistors and data holding meansUS56277818 nov. 19956 mai 1997Sony CorporationNonvolatile semiconductor memoryUS567079019 sept. 199623 sept. 1997Kabushikik Kaisha ToshibaElectronic deviceUS567786730 juin 199514 oct. 1997Hazani; EmanuelMemory with isolatable expandable bit linesUS569802214 ao�t 199616 d�c. 1997Advanced Technology Materials, Inc.Lanthanide/phosphorus precursor compositions for MOCVD of lanthanide/phosphorus oxide filmsUS571476629 sept. 19953 f�vr. 1998International Business Machines CorporationNano-structure memory deviceUS575447729 janv. 199719 mai 1998Micron Technology, Inc.Differential flash memory cell and method for programmingUS576819223 juil. 199616 juin 1998Saifun Semiconductors, Ltd.Non-volatile semiconductor memory cell utilizing asymmetrical charge trappingUS579580812 nov. 199618 ao�t 1998Hyundai Electronics Industries C., Ltd.Method for forming shallow junction for semiconductor deviceUS580140129 janv. 19971 sept. 1998Micron Technology, Inc.Flash memory with microcrystalline silicon carbide film floating gateUS582860514 oct. 199727 oct. 1998Taiwan Semiconductor Manufacturing Company Ltd.Snapback reduces the electron and hole trapping in the tunneling oxide of flash EEPROMUS585230629 janv. 199722 d�c. 1998Micron Technology, Inc.Flash memory with nanocrystalline silicon film floating gateUS588636829 juil. 199723 mars 1999Micron Technology, Inc.Transistor with silicon oxycarbide gate and methods of fabrication and useUS591248824 juin 199715 juin 1999Samsung Electronics Co., LtdStacked-gate flash EEPROM memory devices having mid-channel injection characteristics for high speed programmingUS591636516 ao�t 199629 juin 1999Sherman; ArthurSequential chemical vapor depositionUS59362748 juil. 199710 ao�t 1999Micron Technology, Inc.High density flash memoryUS594326228 oct. 199824 ao�t 1999Samsung Electronics Co., Ltd.Non-volatile memory device and method for operating and fabricating the sameUS595989627 f�vr. 199828 sept. 1999Micron Technology Inc.Multi-state flash memory cell and method for programming single electron differencesUS59733568 juil. 199726 oct. 1999Micron Technology, Inc.Ultra high density flash memoryUS598995820 ao�t 199823 nov. 1999Micron Technology, Inc.Flash memory with microcrystalline silicon carbide film floating gateUS599122527 f�vr. 199823 nov. 1999Micron Technology, Inc.Programmable memory address decode array with vertical transistorsUS600579022 d�c. 199821 d�c. 1999Stmicroelectronics, Inc.Floating gate content addressable memoryUS60117254 f�vr. 19994 janv. 2000Saifun Semiconductors, Ltd.Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingUS601355315 juil. 199811 janv. 2000Texas Instruments IncorporatedZirconium and/or hafnium oxynitride gate dielectricUS60200244 ao�t 19971 f�vr. 2000Motorola, Inc.Method for forming high dielectric constant metal oxidesUS602796130 juin 199822 f�vr. 2000Motorola, Inc.CMOS semiconductor devices and method of formationUS603126329 juil. 199729 f�vr. 2000Micron Technology, Inc.DEAPROM and transistor with gallium nitride or gallium aluminum nitride gateUS604947923 sept. 199911 avr. 2000Advanced Micro Devices, Inc.Operational approach for the suppression of bi-directional tunnel oxide stress of a flash cellUS60722098 juil. 19976 juin 2000Micro Technology, Inc.Four F2 folded bit line DRAM cell structure having buried bit and word linesUS61105297 juin 199529 ao�t 2000Advanced Tech MaterialsMethod of forming metal films on a substrate by chemical vapor depositionUS611528111 sept. 19985 sept. 2000Telcordia Technologies, Inc.Methods and structures to cure the effects of hydrogen annealing on ferroelectric capacitorsUS612220120 oct. 199919 sept. 2000Taiwan Semiconductor Manufacturing CompanyClipped sine wave channel erase method to reduce oxide trapping charge generation rate of flash EEPROMUS612472927 f�vr. 199826 sept. 2000Micron Technology, Inc.Field programmable logic arrays with vertical transistorsUS614018110 sept. 199931 oct. 2000Micron Technology, Inc.Memory using insulator trapsUS614363620 ao�t 19987 nov. 2000Micron Technology, Inc.High density flash memoryUS615346817 mai 199928 nov. 2000Micron Technololgy, Inc.Method of forming a logic array for a decoderUS616073916 avr. 199912 d�c. 2000Sandisk CorporationNon-volatile memories with improved endurance and extended lifetimeUS616640120 ao�t 199826 d�c. 2000Micron Technology, Inc.Flash memory with microcrystalline silicon carbide film floating gateUS617190015 avr. 19999 janv. 2001Taiwan Semiconductor Manufacturing CompanyCVD Ta2O5/oxynitride stacked gate insulator with TiN gate electrode for sub-quarter micron MOSFETUS619422821 oct. 199827 f�vr. 2001Fujitsu LimitedElectronic device having perovskite-type oxide film, production thereof, and ferroelectric capacitorUS620361319 oct. 199920 mars 2001International Business Machines CorporationAtomic layer deposition with nitrate containing precursorsUS622276826 avr. 200024 avr. 2001Advanced Micro Devices, Inc.Auto adjusting window placement scheme for an NROM virtual ground arrayUS62251684 juin 19981 mai 2001Advanced Micro Devices, Inc.Semiconductor device having metal gate electrode and titanium or tantalum nitride gate dielectric barrier layer and process of fabrication thereofUS623264313 nov. 199715 mai 2001Micron Technology, Inc.Memory using insulator trapsUS623897627 f�vr. 199829 mai 2001Micron Technology, Inc.Method for forming high density flash memoryUS624330016 f�vr. 20005 juin 2001Advanced Micro Devices, Inc.Substrate hole injection for neutralizing spillover charge generated during programming of a non-volatile memory cellUS62466062 sept. 199912 juin 2001Micron Technology, Inc.Memory using insulator trapsUS624902027 ao�t 199819 juin 2001Micron Technology, Inc.DEAPROM and transistor with gallium nitride or gallium aluminum nitride gateUS6255683 *29 d�c. 19983 juil. 2001Infineon Technologies AgDynamic random access memoryUS626902323 oct. 200031 juil. 2001Advanced Micro Devices, Inc.Method of programming a non-volatile memory cell using a current limiterUS629481315 f�vr. 200025 sept. 2001Micron Technology, Inc.Information handling system having improved floating gate tunneling devicesUS62975396 juil. 20002 oct. 2001Sharp Laboratories Of America, Inc.Doped zirconia, or zirconia-like, dielectric film transistor structure and deposition method for sameUS630348129 d�c. 200016 oct. 2001Hyundai Electronics Industries Co., Ltd.Method for forming a gate insulating film for semiconductor devicesUS63135182 mars 20006 nov. 2001Micron Technology, Inc.Porous silicon oxycarbide integrated circuit insulatorUS632078414 mars 200020 nov. 2001Motorola, Inc.Memory cell and method for programming thereofUS63207865 f�vr. 200120 nov. 2001Macronix International Co., Ltd.Method of controlling multi-state NROMUS635141112 juin 200126 f�vr. 2002Micron Technology, Inc.Memory using insulator trapsUS635355412 d�c. 20005 mars 2002Btg International Inc.Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cellUS636547029 d�c. 20002 avr. 2002Secretary Of Agency Of Industrial Science And TechnologyMethod for manufacturing self-matching transistorUS638057911 avr. 200030 avr. 2002Samsung Electronics Co., Ltd.Capacitor of semiconductor deviceUS640743511 f�vr. 200018 juin 2002Sharp Laboratories Of America, Inc.Multilayer dielectric stack and methodUS64290636 mars 20006 ao�t 2002Saifun Semiconductors Ltd.NROM cell with generally decoupled primary and secondary injectionUS643277930 janv. 200113 ao�t 2002Motorola, Inc.Selective removal of a metal oxide dielectricUS643803126 oct. 200020 ao�t 2002Advanced Micro Devices, Inc.Method of programming a non-volatile memory cell using a substrate biasUS644503030 janv. 20013 sept. 2002Advanced Micro Devices, Inc.Flash memory erase speed by fluorine implant or fluorinationUS644918819 juin 200110 sept. 2002Advanced Micro Devices, Inc.Low column leakage nor flash array-double cell implementationUS645653119 juin 200124 sept. 2002Advanced Micro Devices, Inc.Method of drain avalanche programming of a non-volatile memory cellUS645653619 juin 200124 sept. 2002Advanced Micro Devices, Inc.Method of programming a non-volatile memory cell using a substrate bias* Cit� par l'examinateurCitations hors brevetsR�f�rence1Abbas, S.A., et al., "N-Channel Igfet Design Limitations Due to Hot Electron Trapping", Technical Digest, International Electron Devices Meeting,,Washington, DC,(Dec. 1975),35-38.2Adelmann, C, et al., "Atomic-layer epitaxy of GaN quantum wells and quantum dots on (0001) AIN", Journal of Applied Physics, 91(8). (Apr. 15, 2002),5498-5500.3Ahn, Seong-Deok, et al., "Surface Morphology Improvement of Metalorganic Chemical Vapor Deposition Al Films by Layered Deposition of Al and Ultrathin TiN", Japanese Journal of Applied Physics, Part 1 (Regular Papers, Short Notes & Review Papers),39(6A), (Jun. 2000),3349-3354.4Akasaki, Isamu, et al., "Effects of AIN Buffer Layer on Crystallographic Structure and on Electrical and Optical Properties of GaN and Ga1-xAlxN Films Grown on Sapphire Substrate by MOVPE", Journal of Crystal Growth, 98(1-2). (Nov. 1, 1989),209-219.5Alen, Petra, "Atomic Layer deposition of Ta(Al)N(C) thin films using trimethylaluminum as a reducing agent", Journal of the Electrochemical Society, 148(10). (Oct. 2001),G566-G571.6Asari, K, et al., "Multi-mode and multi-level technologies for FeRAM embedded reconfigurable hardware", Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International,(Feb. 15-17, 1999),106-107.7Benjamin, M., "UV Photoemission Study of Heteroepitaxial AlGaN Films Grown on 6H-SiC", Applied Surface Science, 104/105, (Sep. 1996),455-460.8Bermudez, V., "The Growth and Properties of Al and AlN Films on GaN(0001)-(1 x1)", Journal of Applied Physics, 79(1). (Jan. 1996),110-119.9Bright, A A., et al., "Low-rate plasma oxidation of Si in a dilute oxygen/helium plasma for low-temperature gate quality Si/SiO2 interfaces", Applied Physics Letters, 58(6), (Feb. 1991),619-621.10Britton, J, et al., "Metal-nitride-oxide IC memory retains data for meter reader", Electronics, 45(22), (Oct. 23, 1972),119-23.11Carter, R J., "Electrical Characterization of High-k Materials Prepared By Atomic Layer CVD", IWGI, (2001),94-99.12Chaitsak, Suticai, et al., "Cu(InGa)Se2 thin-film solar cells with high resistivity ZnO buffer layers deposited by atomic layer deposition", Japanese Journal of Applied Physics Part 1-Regular Papers Short Notes & Review Papers, 38(9A). (Sep. 1999),4989-4992.13Chang, C., "Novel Passivation Dielectrics-The Boron-or Phosphorus-Doped Hydrogenated Amorphous Silicon Carbide Films", Journal of the Electrochemical Society, 132, (Feb. 1985),418-422.14Cheng, Baohong, et al., "The Impact of High-k Gate Dielectrics and Metal Gate Electrodes on Sub-100nm MOSFET's", IEEE Transactions on Electron Devices, 46(7), (Jul. 1999),1537-1544.15Cricchi, J R., et al., "Hardened MNOS/SOS electrically reprogrammable nonvolatile memory", IEEE Transactions on Nuclear Science, 24(6), (Dec. 1977),2185-9.16Demichelis, F., "Influence of Doping on the Structural and Optoelectronic Properties of Amorphous and Microcrystalline Silicon Carbide", Journal of Applied Physics, 72(4). (Aug. 15, 1992),1327-1333.17Demichelis, F., "Physical Properties of Undoped and Doped Microcrystalline SIC:H Deposited By PECVD", Materials Research Society Symposium Proceedings, 219. Anaheim, CA,(Apr. 30-May 3, 1991),413-418.18Dimaria, D J., "Graded or stepped energy band-gap-insulator MIS structures (GI-MIS or SI-MIS)", Journal of Applied Physics, 50(9), (Sep. 1979),5826-5829.19Dipert, B., et al., "Flash Memory goes Mainstream", IEE Spectrum, No. 10, (Oct. 1993),48-50.20Eitan, Boaz, et al., "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (Nov. 2000),543-545.21Elam, J W., et al., "Kinetics of the WF6 and Si2H6 surface reactions during tungsten atomic layer deposition", Surface Science, 479(1-3), (May 2001), 121-135.22Fauchet, P M., et al., "Optoelectronics and photovoitaic applications of microcrystalline SiC", Symp. on Materials Issues in Mecrocrystalline Semiconductors, (1989),291-292.23Ferris-Prabhu, A V., "Amnesia in layered insulator FET memory devices", 1973 International Electron Devices Meeting Technical Digest, (1973),75-77.24Ferris-Prabhu, A V., "Charge transfer in layered insulators", Solid-State Electronics, 16(9), (Sep. 1973),1086-7.25Ferris-Prabhu, A V., "Tunnelling theories of non-volatile semiconductor memories", Physica Status Solidi A, 35(1), (May 16, 1976),243-50.26Fisch, D E., et al., "Analysis of thin film ferroelectric aging", Proc. IEEE Int. Reliability Physics Symp., (1990),237-242.27Forbes, L., et al., "Field Induced Re-Emission of Electrons Trapped in SiO", IEEE Transactions on Electron Devices, ED-26 (11), Briefs,(Nov. 1979),1816-1818.28Forsgren, Katarina, "Atomic Layer Deposition of HfO2 using hafnium iodide", Conference held in Monterey, California, (May 2001),1 page.29Frohman-Bentchkowsky, D, "An Integrated metal-nitride-oxide-silicon (MNOS) memory", Proceedings of the IEEE, 57(6). (Jun. 1969),1190-1192.30Fuyuki, Takashi, et al., "Electronic Properties of the Interface between Si and TiO2 Deposited at Very Low Temperatures", Japanese Journal of Applied Physics, Part 1 (Regular Papers & Short Notes), 25(9). (Sept. 1986),1288-1291.31Fuyuki, Takashi, et al., "Initial stage of ultra-thin SiO2 formation at low temperatures using activated oxygen", Applied Surface Science, 117-118, (Jun. 1997),123-126.32Guha, S, et al., "Atomic beam deposition of lanthanum-and yttrium-based oxide thin films for gate dielectrics", Applied Physics Letters, 77, (2000),2710-2712.33Hubbard, K. J., et al., "Thermodynamic stability of binary oxides in contact with silicon", Journal of Materials Research, 11(11). (Nov. 1996),2757-2776.34Hwang, N., et al., "Tunneling and Thermal Emission of Electrons from a Distribution of Deep Traps in SiO", IEEE Transactions on Electron Devices, 40(6), (Jun. 1993),1100-1103.35Jeong, Chang-Wook, "Plasma-Assisted Atomic Layer Growth of High-Quality Aluminum Oxide Thin Films", Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 40(1), (Jan. 2001),285-289.36Juppo, Marika, "Use of 1,1-Dimethylhydrazine in the Atomic Layer Deposition of Transition Metal Nitride Thin Films", Journal of the Electrochemical Society, 147(9), (Sep. 2000),3377-3381.37Kim, C. T., et al., "Application of Al2O3 Grown by Atomic Layer Deposition to DRAM and FeRAM", International Symposium in Integrated Ferroelectrics, (Mar. 2000),316.38Klaus, J W., et al., "Atomic layer deposition of tungsten nitride films using sequential surface reactions", Journal of the Electrochemical Society, 147(3), (Mar. 2000),1175-81.39Koo, J, "Study on the characteristics of TiAIN thin film deposited by atomic layer deposition method", Journal of Vacuum Science & Technology A-Vacuum Surfaces & Films , 19(6), (Nov. 2001),2831-4.40Kukli, Kaupo, "Atomic Layer Deposition of Titanium Oxide Til4 and H2O2", Chemical Vapor Deposition, 6(6), (2000),303-310.41Kukli, Kaupo, "Tailoring the dielectric properties of HfO2- Ta2O3nanolaminates", Appl. Phys. Lett., 68, (1996),3737-3739.42Lee, Dong H., et al., "Metalorganic chemical vapor deposition of TiO2 Nanatase thin film on Si substrate", Applied Physics Letters, 66(7), (Feb. 1995),815-816.43Lei, T., "Epitaxial Growth and Characterization of Zinc-Blende Gallium Nitride on (001) Silicon", Journal of Applied Physics, 71(10), (May 1992),4933-4943.44Leskela, M, "ALD precursor chemistry: Evolution and future challenges", Journal de Physique IV (Proceedings), 9(8), (Sept. 1999),837-852.45Liu, C. T., "Circuit Requirement and Integration Challenges of Thin Gate Dielectrics for Ultra Small MOSFETs", International Electron Devices Meeting 1998. Technical Digest, (1998),747-750.46Luan, H., "High Quality Ta2O5 Gate Dielectrics with Tox,eq less than 10A", IEDM, (1999),pp.141-144.47Lusky, et al., "Characterization of channel hot electron injection by the subthreshold slope of NROM/sup TM/device", IEEE Electron Device Letters, vol. 22, No. 11, (Nov. 2001),556-558.48Maayan, E., et al., "A 512Mb BROM Flash Data Storage: Memory with 8MB/s Data Rate", ISSCC 2002 / Session 6 / SRAM and Non-Volatile Memories.(Feb. 2002),4 pages.49Marlid, Bjorn, et al., "Atomic layer deposition of BN thin films", Thin Solid Films, 402(1-2), (Jan. 2002),167-171.50Martins, R, "Transport Properties of Doped Silicon Oxycarbide Microcrystalline Films Produced by Spatial Separation Techniques", Solar Energy Materials and Solar Cells, 41-42, (1996),493-517.51Martins, R., "Wide Band Gap Microcrystalline Silicon Thin Films", Diffusion and Defect Data : Solid State Phenomena, 44-46, Part 1, Scitec Publications,(1995),299-346.52Min, J., "Metal-organic atomic-layer deposition of titanium-silicon-nitride films", Applied Physics Letters, 75(11), (1999),1521-1523.53Min, Jae-Sik, et al., "Atomic layer deposition of TiN films by alternate supply of tetrakis (ethylmethylamino)-titanium and ammonia", Japanese Journal of Applied Physics Part 1-Regular Papers Short Notes & Review Papers, 37(9A). (Sep. 1998),4999-5004.54Moazzami, R, "Endurance properties of Ferroelectric PZT thin films", Int. Electron Devices Mtg., San Francisco,(1990),417-20.55Moazzami, R, "Ferroelectric PZT thin films for semiconductor memory", Ph.D Thesis, University of California, Berkeley, (1991).56Molnar, R., "Growth of Gallium Nitride by Electron-Cyclotron Resonance Plasma-Assisted Molecular-Beam Epitaxy: The Role of Charged Species", Journal of Applied Physics, 76(8). (Oct. 1994),4587-4595.57Morishita, S, "Atomic-layer chemical-vapor-deposition of SiO2by cyclic exposures of CH3OSi(NCO)3 and H2O2", Japanese Journal of Applied Physics Part 1- Regular Papers Short Notes & Review Papers , 34(10), (Oct. 1995),5738-42.58Moriwaki, Masaru, et al., "Improved metal gate process by simultaneous gate-oxide nitridation during W/WN/sub x/gate formation", Japanese Journal of Applied Physics Part 1-Regular Papers Short Notes & Review Papers , 39(4B), (Apr. 2000) ,2177-2180.59Muller, R. S., et al., In: Device Electronics for Integrated Circuits, Second Edition, John Wiley & Sons, New York,(1986),p. 157.60Nakajima, Anri, et al., "NH3 annealed atomic-layer-deposited silicon nitride as a high-k gate dielectric with high reliability", Applied Physics Letters, 80(7). (Feb. 2002),1252-1254.61Nakjima, Anri, "Soft breakdown free atomic-layer-deposited silicon-nitride SiO2 stack gate dielectrics", International Electron Devices Meeting. Technical Digest, (2001),6.5.1-4.62Niilisk, A, "Atomic-scale optical monitoring of the initial growth of TiO2 thin films", Proceedings of the SPIE-The International Society for Optical Engineering, 4318. (2001),72-77.63Pankove, J., "Photoemission from GaN", Applied Physics Letters, 25(1), (Jul. 1, 1974),53-55.64Park, Jin-Seong, et al., "Plasma-Enhanced Atomic Layer Deposition of Tantaium Nitrides Using Hydrogen Radicals as a Reducing Agent", Electrochemical & Solid-State Letters, 4(4), (Apr. 2001),C17-19.65Puurunen, R L., et al., "Growth of aluminum nitride on porous silica by atomic layer chemical vapour deposition", Applied Surface Science, 165(2-3), (Sept. 12, 2000),193-202.66Renlund, G. M., "Silicon oxycarbide glasses: Part I. Preparation and chemistry", J. Mater. Res., (Dec. 1991),pp. 2716-2722.67Renlund, G. M., "Silicon oxycarbide glasses: Part II. Structure and properties", J. Mater. Res., vol. 6, No. 12,(Dec. 1991),pp. 2723-2734.68Ritala, Mikko, "Atomic Layer Epitaxy Growth of Titanium, Zirconium and Hafnium Dioxide Thin Films", Annales Academiae Scientiarum Fennicae. (1994),24-25.69Robertson, J., "Band offsets of wide-band-gap oxides and implications for future electronic devices", Journal of Vacuum Science & Technology B (Microelectronics and Nanometer Structures), 18(3), (May-Jun. 2000),1785-1791.70Shimada, Hiroyuki, et al., "Tantalum nitride metal gate FD-SOI CMOS FETs using low resistivity self-grown bcc-tantalum layer", IEEE Transactions on Electron Devices, vol. 48, No. 8. (Aug. 200),1619-1626.71Sneh, Ofer, "Thin film atomic layer deposition equipment for semiconductor processing", Thin Solid Films, 402. (2002),248-261.72Song, Hyun-Jung, et al., "Atomic Layer Deposition of Ta2 O5 Films Using Ta2 O5 and NH3", Ultrathin SiO2 and High-K Materials for ULSI Gate Dielectrics. Symposium, (1999),469-471.73Suntola, T., "Atomic Layer Epitaxy", Handbook of Crystal Growth, 3; Thin Films of Epitaxy, Part B; Growth Mechanics and Dynamics. Amsterdam,(1994),601-663.74Suntola, Tuomo, "Atomic layer epitaxy", Thin Solid Films, 216(1), (Aug. 28, 1992),84-89.75Sze, S M., "Physics of Semiconductor Devices", New York : Wiley. (1981),504-506.76Sze, S M., "Physics of Semiconductor Devices", New York : Wiley.(1981),473.77Wei, L S., et al., "Trapping, emission and generation in MNOS memory devices", Solid-State Electronics, 17(6). (Jun. 1974),591-8.78White, M H., "Direct tunneling in metal-nitride-oxide-silicon (MNOS) structures", Programme of the 31st physical electronics conference. (1971), 1.79White, M H., et al., "Characterization of thin-oxide MNOS memory transistors", IEEE Transactions on Electron Devices, ED-19(12). (Dec. 1972),1280-1288.80Wilk, G. D., "High-K gate dielectrics: Current status and materials properties considerations", Journal of Applied Physics, 89(10). (May 2001),5243-5275.81Wood, S W., "Ferroelectric memory design", M.A.Sc. thesis, University of Toronto. (1992).82Yagishita, Atsushi, et al., "Dynamic threshold voltage damascene metal gate MOSFET (DT-DMG-MOS) with low threshold voltage, high drive current and uniform electrical characteristics", International Electron Devices Meeting 2000. Technical Digest. IEDM. (Dec. 2000),663-666.83Yoder, M, "Wide Bandgap Semiconductor Materials and Devices", IEEE Transactions on Electron Devices, 43. (Oct. 1996), 1633-1636.84Zhang, H., "Atomic Layer Deposition of High Dielectric Constant Nanolaminates", Journal of The Electrochemical Society, 148(4). (Apr. 2001),F63-F66.85Zhu, W J., et al., "Current transport in metal/hafnium oxide/silicon structure", IEEE Electron Device Letters, 23, (2002),97-99. R�f�renc� par Brevet citant Date de d�p�t Date de publication D�posant TitreUS7915168 *10 mars 201029 mars 2011Micron Technology, Inc.Semiconductor processing methodsUS8012824 *16 juin 20066 sept. 2011Taiwan Semiconductor Manufacturing Company, Ltd.Process to make high-K transistor dielectricsUS844056723 f�vr. 201114 mai 2013Micron Technology, Inc.Semiconductor processing methodsUS87352928 avr. 201327 mai 2014Micron Technology, Inc.Semiconductor processing methodsUS8785272 *1 sept. 201122 juil. 2014Taiwan Semiconductor Manufacturing Company, Ltd.Process to make high-K transistor dielectricsUS20110318915 *1 sept. 201129 d�c. 2011Taiwan Semiconductor Manufacturing Company, Ltd.Process to make high-k transistor dielectrics* Cit� par l'examinateurClassifications Classification aux �tats-Unis365/185.05, 365/185.03 Classification internationaleH01L29/792, H01L27/115, G11C11/56, G11C16/04 Classification coop�rativeH01L27/11568, H01L27/115, H01L29/792, G11C16/0416, G11C11/5671 Classification europ�enneH01L29/792, G11C11/56M, H01L27/115, H01L27/115G4�v�nements juridiques DateCode�v�nementDescription11 juil. 2012FPAYFee paymentYear of fee payment: 4Faire pivoterImage d'origineAccueil Google - Plan du site - T�l�chargements par lot sur l'USPTO - R�gles de confidentialit� - Conditions d'utilisation - � propos de Google�Brevets - Envoyer des commentairesDonn�es fournies par IFI CLAIMS Patent Services