Source: http://www.google.fr/patents/US7834398?hl=fr
Timestamp: 2013-06-20 08:16:40
Document Index: 672564608

Matched Legal Cases: ['Application No. 10', 'Application No. 10', 'Application No. 10', 'Application No. 2007', 'Application No. 2009', 'Application No. 2009', 'Application No. 11', 'Application No. 2007']

Brevet US7834398 - Method of manufacturing a semiconductor device - Google�BrevetsRecherche Images Maps Play YouTube Actualit�s Gmail Drive Plus » Recherche avanc�e dans les brevets | Historique Web | Connexion Recherche avanc�e dans les brevets BrevetsThere is provided a method of removing trap levels and defects, which are caused by stress, from a single crystal silicon thin film formed by an SOI technique. First, a single crystal silicon film is formed by using a typical bonding SOI technique such as Smart-Cut or ELTRAN. Next, the single crystal...http://www.google.fr/patents/US7834398?utm_source=gb-gplus-shareBrevet US7834398 - Method of manufacturing a semiconductor device Num�ro de publicationUS7834398 B2Type de publicationOctroi Num�ro de demande11/978,586 Date de publication16 nov. 2010 Date de d�p�t30 oct. 2007 Date de priorit�22 juin 1998Autre r�f�rence de publicationUS6380046, US7199024, US7790570, US7816736, US8241997, US8288248, US8314010, US20020109144, US20040147095, US20080061301, US20080083953, US20080213953, US20080286941, US20080286942, US20080286956 Num�ro de publication11978586, 978586, US 7834398 B2, US 7834398B2, US-B2-7834398, US7834398 B2, US7834398B2 InventeursShunpei Yamazaki Cessionnaire d'origineSemiconductor Energy Laboratory Co., Ltd.Citations de brevets (101), Citations hors brevets (52), R�f�renc� par (8), Classifications (31) Liens externes: USPTO, Cession USPTO, EspacenetMethod of manufacturing a semiconductor deviceUS 7834398 B2 R�sum� There is provided a method of removing trap levels and defects, which are caused by stress, from a single crystal silicon thin film formed by an SOI technique. First, a single crystal silicon film is formed by using a typical bonding SOI technique such as Smart-Cut or ELTRAN. Next, the single crystal silicon thin film is patterned to form an island-like silicon layer, and then, a thermal oxidation treatment is carried out in an oxidizing atmosphere containing a halogen element, so that an island-like silicon layer in which the trap levels and the defects are removed is obtained.
Citations de brevets Brevet cit� Date de d�p�t Date de publication D�posant TitreUS39649417 mai 197322 juin 1976Motorola, Inc.Method of making isolated complementary monolithic insulated gate field effect transistorsUS421715331 mars 197812 ao�t 1980Mitsubishi Denki Kabushiki KaishaMethod of manufacturing semiconductor deviceUS458312225 mai 198315 avr. 1986Hitachi, Ltd.Imaging display deviceUS46654191 avr. 198612 mai 1987Fujitsu LimitedSemiconductor deviceUS473394723 oct. 198529 mars 1988Ngk Insulators, Ltd.Multicolor liquid crystal display panelUS475389621 nov. 198628 juin 1988Texas Instruments IncorporatedSidewall channel stop processUS476807611 sept. 198530 ao�t 1988Hitachi, Ltd.Recrystallized CMOS with different crystal planesUS478695524 f�vr. 198722 nov. 1988General Electric CompanySemiconductor device with source and drain depth extenders and a method of making the sameUS48227526 mars 198718 avr. 1989Agency Of Industrial Science And TechnologyProcess for producing single crystal semiconductor layer and semiconductor device produced by said processUS485798614 juil. 198615 ao�t 1989Kabushiki Kaisha ToshibaShort channel CMOS on 110 crystal planeUS48992028 juil. 19886 f�vr. 1990Texas Instruments IncorporatedHigh performance silicon-on-insulator transistor with body node to source node connectionUS493329819 d�c. 198812 juin 1990Fujitsu LimitedMethod of making high speed semiconductor device having a silicon-on-insulator structureUS494383710 mars 198824 juil. 1990Hitachi, Ltd.Thin film semiconductor device and method of fabricating the sameUS50026306 juin 198926 mars 1991Rapro TechnologyMethod for high temperature thermal processing with reduced convective heat lossUS505930430 nov. 198822 oct. 1991Chevron Research CompanyProcess for removing sulfur from a hydrocarbon feedstream using a sulfur sorbent with alkali metal components or alkaline earth metal componentsUS513077014 juin 199114 juil. 1992BrevatomeIntegrated circuit in silicon on insulator technology comprising a field effect transistorUS521593127 juil. 19921 juin 1993Texas Instruments IncorporatedMethod of making extended body contact for semiconductor over insulator transistorUS52432138 juil. 19917 sept. 1993Sony CorporationMis semiconductor device formed by utilizing soi substrate having a semiconductor thin film formed on a substrate through an insulating layerUS525832329 d�c. 19922 nov. 1993Honeywell Inc.Single crystal silicon on quartzUS52619998 mai 199116 nov. 1993North American Philips CorporationProcess for making strain-compensated bonded silicon-on-insulator material free of dislocationsUS531723631 d�c. 199131 mai 1994Kopin CorporationSingle crystal silicon arrayed devices for display panelsUS53410283 oct. 199123 ao�t 1994Mitsubishi Denki Kabushiki KaishaSemiconductor device and a method of manufacturing thereofUS53710375 ao�t 19916 d�c. 1994Canon Kabushiki KaishaSemiconductor member and process for preparing semiconductor memberUS537456415 sept. 199220 d�c. 1994Commissariat A L'Energie AtomiqueProcess for the production of thin semiconductor material filmsUS53875553 sept. 19927 f�vr. 1995Harris CorporationBonded wafer processing with metal silicidationUS54037592 oct. 19924 avr. 1995Texas Instruments IncorporatedMethod of making thin film transistor and a silicide local interconnectUS542423029 juil. 199413 juin 1995Casio Computer Co., Ltd.Method of manufacturing a polysilicon thin film transistorUS542606229 juin 199420 juin 1995Texas Instruments IncorporatedMethod for forming a silicon on insulator deviceUS544428230 juin 199422 ao�t 1995Mitsubishi Denki Kabushiki KaishaSemiconductor device and a method of manufacturing thereofUS550820927 sept. 199416 avr. 1996Semiconductor Energy Laboratory Co., Ltd.Method for fabricating thin film transistor using anodic oxidationUS555007016 d�c. 199427 ao�t 1996Sharp Kabushiki KaishaMethod for producing crystalline semiconductor film having reduced concentration of catalyst elements for crystallization and semiconductor device having the sameUS55696208 d�c. 199429 oct. 1996Harris CorporationBonded wafer processing with metal silicidationUS55739619 nov. 199512 nov. 1996Taiwan Semiconductor Manufacturing Company Ltd.Method of making a body contact for a MOSFET device fabricated in an SOI layerUS55742925 mai 199312 nov. 1996Seiko Instruments Inc.Semiconductor device with monosilicon layerUS557655616 ao�t 199419 nov. 1996Semiconductor Energy Laboratory Co., Ltd.Thin film semiconductor device with gate metal oxide and sidewall spacerUS55810926 sept. 19943 d�c. 1996Semiconductor Energy Laboratory Co., Ltd.Gate insulated semiconductor deviceUS56122306 avr. 199518 mars 1997Canon Kabushiki KaishaProcess for manufacturing a semiconductor device by applying a non-single-crystalline material on a sidewall inside of an opening portion for growing a single-crystalline semiconductor bodyUS56400333 avr. 199617 juin 1997Kabushiki Kaisha ToshibaMOSFET having fine gate electrode structureUS564382625 oct. 19941 juil. 1997Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor deviceUS56482772 nov. 199415 juil. 1997Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing a semiconductor deviceUS569395910 avr. 19962 d�c. 1997Canon Kabushiki KaishaThin film transistor and liquid crystal display using the sameUS569886913 sept. 199516 d�c. 1997Kabushiki Kaisha ToshibaInsulated-gate transistor having narrow-bandgap-sourceUS571005712 juil. 199620 janv. 1998Kenney; Donald M.SOI fabrication methodUS571439512 sept. 19963 f�vr. 1998Commissariat A L'Energie AtomiqueProcess for the manufacture of thin films of semiconductor materialUS571906528 sept. 199417 f�vr. 1998Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device with removable spacersUS575000025 nov. 199612 mai 1998Canon Kabushiki KaishaSemiconductor member, and process for preparing same and semiconductor device formed by use of sameUS576752928 mars 199616 juin 1998Semiconductor Energy Laboratory Co., Ltd.Thin-film transistor having a plurality of island-like regionsUS577823714 d�c. 19957 juil. 1998Hitachi, Ltd.Data processor and single-chip microcomputer with changing clock frequency and operating voltageUS578413216 juin 199721 juil. 1998Sony CorporationDisplay deviceUS57930731 mars 199611 ao�t 1998Ricoh Co., Ltd.Semiconductor thin film sensor device with (110) planeUS581807630 janv. 19966 oct. 1998Semiconductor Energy Laboratory Co., Ltd.Transistor and semiconductor deviceUS582113816 f�vr. 199613 oct. 1998Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing a semiconductor device using a metal which promotes crystallization of silicon and substrate bondingUS583756930 d�c. 199617 nov. 1998Sharp Kabushiki KaishaSemiconductor device and method for producing the sameUS58406168 sept. 199524 nov. 1998Canon Kabushiki KaishaMethod for preparing semiconductor memberUS584117313 juin 199624 nov. 1998Matsushita Electric Industrial Co., Ltd.MOS semiconductor device with excellent drain currentUS584962728 avr. 199515 d�c. 1998Harris CorporationBonded wafer processing with oxidative bondingUS58541237 oct. 199629 d�c. 1998Canon Kabushiki KaishaMethod for producing semiconductor substrateUS58545092 mai 199629 d�c. 1998Mitsubishi Denki Kabushiki KaishaMethod of fabricating semiconductor device and semiconductor deviceUS585622927 mai 19975 janv. 1999Canon Kabushiki KaishaProcess for production of semiconductor substrateUS586938713 mars 19959 f�vr. 1999Canon Kabushiki KaishaProcess for producing semiconductor substrate by heating to flatten an unpolished surfaceUS587707031 mai 19972 mars 1999Max-Planck SocietyMethod for the transfer of thin layers of monocrystalline material to a desirable substrateUS588298726 ao�t 199716 mars 1999International Business Machines CorporationSmart-cut process for the production of thin semiconductor material filmsUS588638520 ao�t 199723 mars 1999Kabushiki Kaisha ToshibaSemiconductor device and manufacturing method thereofUS589373019 f�vr. 199713 avr. 1999Semiconductor Energy Laboratory Co., Ltd.Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the sameUS589971111 oct. 19964 mai 1999Xerox CorporationMethod for enhancing hydrogenation of thin film transistors using a metal capping layer and method for batch hydrogenationUS590452817 janv. 199718 mai 1999Advanced Micro Devices, Inc.Method of forming asymmetrically doped source/drain regionsUS591311117 janv. 199615 juin 1999Canon Kabushiki KaishaMethod of manufacturing an insulaed gate transistorUS592396228 avr. 199513 juil. 1999Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor deviceUS59264305 d�c. 199720 juil. 1999Hitachi, Ltd.Semiconductor integrated circuit device and method of activating the sameUS594310525 juin 199724 ao�t 1999Sharp Kabushiki KaishaLiquid crystal display device having specified structure for contact hole connecting pixel electrode with source/drain electrodes via a connecting electrodeUS59491075 nov. 19967 sept. 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of fabricating sameUS595362215 sept. 199714 sept. 1999Hyundai Electronics Industries Co., Ltd.Method for fabricating semiconductor wafersUS596289730 juin 19975 oct. 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for forming the sameUS596591818 mars 199912 oct. 1999Kabushiki Kaisha ToshibaSemiconductor device including field effect transistorUS596659418 d�c. 199612 oct. 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the sameUS596662014 nov. 199712 oct. 1999Canon Kabshiki KaishaProcess for producing semiconductor articleUS598200227 janv. 19939 nov. 1999Seiko Instruments Inc.Light valve having a semiconductor film and a fabrication process thereofUS598568124 sept. 199716 nov. 1999Nec CorporationMethod of producing bonded substrate with silicon-on-insulator structureUS598574016 janv. 199716 nov. 1999Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing a semiconductor device including reduction of a catalystUS602025214 mai 19971 f�vr. 2000Commissariat A L'Energie AtomiqueMethod of producing a thin layer of semiconductor materialUS602798820 ao�t 199722 f�vr. 2000The Regents Of The University Of CaliforniaMethod of separating films from bulk substrates by plasma immersion ion implantationUS60312498 juil. 199729 f�vr. 2000Semiconductor Energy Laboratory Co., Ltd.CMOS semiconductor device having boron doped channelUS60444748 avr. 199728 mars 2000Klein; Dean A.Memory controller with buffered CAS/RAS external synchronization capability for reducing the effects of clock-to-signal skewUS604909210 avr. 199711 avr. 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the sameUS60514535 sept. 199618 avr. 2000Semiconductor Energy Laboratory Co., Ltd.Process for fabricating semiconductor deviceUS605436312 nov. 199725 avr. 2000Canon Kabushiki KaishaMethod of manufacturing semiconductor articleUS606370628 janv. 199816 mai 2000Texas Instruments--Acer IncorporatedMethod to simulataneously fabricate the self-aligned silicided devices and ESD protective devicesUS607773117 janv. 199720 juin 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for fabricating the sameUS609393719 f�vr. 199725 juil. 2000Semiconductor Energy Laboratory Co. Ltd.Semiconductor thin film, semiconductor device and manufacturing method thereofUS609658223 juil. 19971 ao�t 2000Canon Kabushiki KaishaMethod of making a semiconductor deviceUS610763925 ao�t 199822 ao�t 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with rod like crystals and a recessed insulation layerUS61076548 f�vr. 199922 ao�t 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor deviceUS61181484 nov. 199712 sept. 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereofUS612111720 juil. 199819 sept. 2000Canon Kabushiki KaishaProcess for producing semiconductor substrate by heat treatingUS6124613 *4 mai 199826 sept. 2000Nec CorporationSOI-MOS field effect transistor that withdraws excess carrier through a carrier path silicon layerUS612770216 sept. 19973 oct. 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device having an SOI structure and manufacturing method thereforUS6133073 *23 avr. 199817 oct. 2000Semiconductor Energy Laboratory Co., Ltd.Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the sameUS614066720 f�vr. 199831 oct. 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor thin film in semiconductor device having grain boundariesUS61574218 d�c. 19955 d�c. 2000Canon Kabushiki KaishaLiquid crystal display and method of manufacturing the sameUS616588015 juin 199826 d�c. 2000Taiwan Semiconductor Manufacturing CompanyDouble spacer technology for making self-aligned contacts (SAC) on semiconductor integrated circuitsUS617198222 d�c. 19989 janv. 2001Canon Kabushiki KaishaMethod and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same* Cit� par l'examinateurCitations hors brevetsR�f�rence1"Silicon or Silica" Mineral Information Institute, www.mii.org, retrieved from http://www.mii.org/Minerals/photosil.html on Apr. 24, 2010, 3 pages.2A.J. Auberton-Herve et al., "Industrial Research Society (Kogyo Chosa Kai)," Electronic Material, pp. 83-87, Aug. 1997.3Auberton-Herve et al., Unibond SOI Wafer by Smart Cut, Electronic Material, Industrial Research Society (Kogyo Chosa Kai), Aug. 1997, pp. 83-87.4Bell, T., et al., "A Dissolved Wafer Process Using A Porous Silicon Sacrificial Layer and a Lightly-Doped Bulk Silicon Etch-Stop," Micro Electro Mechanical Systems 1998 MEMS 98 Proceedings, pp. 251-256.5Bruel, "Silicon on Insulator Material Technology," Electronics Letters, vol. 31, Issue 14, Jul. 1995, pp. 1201-1202.6Fari Assaderaghi et al.; A 7.9/5.5 psec Room/Low Temperature SOI CMOS; IEEE/IDEM; pp. 415-418; Dec. 7-10, 1997.7Final Office Action (U.S. Appl. No. 12/418,280) dated Dec. 16, 2009.8Izumi, K., et al., "C.M.O.S. Devices Fabricated On Buried SiO2 Layers Formed by Oxygen Implantation Into Silicon," Electronics Letters, Aug. 31, 1978, vol. 14, No. 18., pp. 593-594.9K. Sakaguchi et al., "Current Progress in Epitaxial Layer Transfer (ELTRAN)," IEICE Trans. Electron, vol. E80 C. No. 3, pp. 378-387, Mar. 1997.10M. Nandakumar et al.; "Shallow Trench Isolation for advanced ULSI CMOS Technologies"; IEEE/IEDM : Technical Digest of International Electron Devices Meeting; pp. 133-136; Dec. 6-9, 1998.11Notice of Allowance (U.S. Appl. No. 11/978,605) dated May 17, 2010.12Notice of Allowance (U.S. Appl. No. 12/418,280) dated Aug. 16, 2010.13Notice of Allowance (U.S. Appl. No. 12/418,334) dated Aug. 30, 2010.14Office Action (Japanese Patent Application No. 10-174482) dated Feb. 5, 2009, with full English Translation, 2 pages.15Office Action (Japanese Patent Application No. 10-174482) dated Jul. 15, 2008, with full English Translation, 6 pages.16Office Action (Japanese Patent Application No. 10-174482) dated Oct. 7, 2008, with full English Translation, 7 pages.17Office Action (Japanese Patent Application No. 2007-024310) dated Jan. 20, 2009, with full English Translation, 7 pages.18Office Action (Japanese Patent Application No. 2009-190690) dated Oct. 6, 2009, with full English Translation, 8 pages.19Office Action (Japanese Patent Application No. 2009-190694) dated Oct. 6, 2009, with full English Translation, 10 pages.20Office Action (JP Application No. 11-234963) dated Dec. 8, 2009.21Office Action (JP Application No. 2007-024645) dated Dec. 8, 2009.22Office Action (U.S. Appl. No. 11/670,462) dated May 8, 2009.23Office Action (U.S. Appl. No. 11/716,583) dated Jun. 15, 2010.24Office Action (U.S. Appl. No. 11/716,583) dated Sep. 5, 2008, 18 pages.25Office Action (U.S. Appl. No. 11/926,520) dated Feb. 26, 2009, 28 pages.26Office Action (U.S. Appl. No. 11/926,598) dated Dec. 3, 2009.27Office Action (U.S. Appl. No. 11/926,598) dated May 22, 2009, 26 pages.28Office Action (U.S. Appl. No. 11/926,623) dated Dec. 12, 2008, 23 pages.29Office Action (U.S. Appl. No. 11/926,623) dated Jun. 25, 2008, 16 pages.30Office Action (U.S. Appl. No. 11/926,623) dated Jun. 26, 2009, 24 pages.31Office Action (U.S. Appl. No. 11/978,605) dated Dec. 31, 2008, 23 pages.32Office action (U.S. Appl. No. 11/978,605) dated Jun. 9, 2008.33Office Action (U.S. Appl. No. 11/978,609) dated Apr. 29, 2010.34Office Action (U.S. Appl. No. 11/978,609) dated Dec. 18, 2009.35Office Action (U.S. Appl. No. 11/978,609) dated Dec. 18, 2010.36Office Action (U.S. Appl. No. 11/978,609) dated May 29, 2009, 23 pages.37Office Action (U.S. Appl. No. 11/978,610) dated Apr. 27, 2010.38Office Action (U.S. Appl. No. 11/978,610) dated Oct. 7, 2009, 32 pages.39Office Action (U.S. Appl. No. 11/978,612) dated Jun. 15, 2010.40Office Action (U.S. Appl. No. 12/216,754) dated Apr. 9, 2009, 23 pages.41Office Action (U.S. Appl. No. 12/216,755) dated Sep. 16, 2010.42Office Action (U.S. Appl. No. 12/216,756) dated Jul. 9, 2010.43Office Action (U.S. Appl. No. 12/216,756) dated Nov. 24, 2009.44Office Action (U.S. Appl. No. 12/418,245) dated May 14, 2010.45Office Action (U.S. Appl. No. 12/418,280) dated May 13, 2010.46Robert Chau et al.; "Scalability of Partially Depleted SOI Technology for Sub-0.25 mum Logic Applications"; IEEE/IEDM : Technical Digest of International Electron Devices Meeting; pp. 591-594; Dec. 7-10, 1997.47Robert Chau et al.; "Scalability of Partially Depleted SOI Technology for Sub-0.25 μm Logic Applications"; IEEE/IEDM : Technical Digest of International Electron Devices Meeting; pp. 591-594; Dec. 7-10, 1997.48Specification, claims, abstract and drawings of U.S. Appl. No. 12/216,754, filed Jul. 10, 2008.49Specification, claims, abstract and drawings of U.S. Appl. No. 12/216,755, filed Jul. 10, 2008.50Specification, claims, abstract and drawings of U.S. Appl. No. 12/216,756, filed Jul. 10, 2008.51Toshihiko Ishiyama et al.; "Application of Reversed Silicon Wafer Direct Bonding to Thin-Film SOI Power ICs"; Extended Abstracts of the 1997 International Conference on Solid State Devices and Materials; pp. 162-163; Sep. 16-19, 1997.52Wolf, S., Silicon Processing for the VLSI ERA, 1990, vol. 2, pp. 238-239, Lattice Press. R�f�renc� par Brevet citant Date de d�p�t Date de publication D�posant TitreUS796442929 oct. 200821 juin 2011Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing photoelectric conversion deviceUS803469410 mars 200811 oct. 2011Semiconductor Energy Laboratory Co., Ltd.SOI substrate, method for manufacturing the same, and semiconductor deviceUS804872824 mars 20081 nov. 2011Semiconductor Energy Laboratory Co., Ltd.Display device, method for manufacturing display device, and SOI substrateUS810146624 mars 200824 janv. 2012Semiconductor Energy Laboratory Co., Ltd.SOI substrate and method for manufacturing SOI substrateUS822211724 mars 200817 juil. 2012Semiconductor Energy Laboratory Co., Ltd.SOI substrate and method for manufacturing SOI substrateUS832408614 janv. 20094 d�c. 2012Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor substrate by laser irradiationUS834970521 juil. 20118 janv. 2013Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing semiconductor deviceUS83947039 d�c. 200912 mars 2013Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of SOI substrate and manufacturing method of semiconductor deviceClassifications Classification aux �tats-Unis257/347, 438/165, 257/413, 257/353, 438/585, 257/382, 438/406, 438/455, 438/479, 438/478, 438/164 Classification internationaleH01L27/108, H01L29/94, H01L21/762, H01L29/786, H01L21/336 Classification coop�rativeH01L27/12, H01L27/1214, H01L29/66772, H01L29/78654, H01L29/78606, H01L29/78621, H01L21/76254, H01L27/1266 Classification europ�enneH01L27/12, H01L29/786E2, H01L27/12T, H01L29/66M6T6F15C, H01L29/786B, H01L21/762D8B, H01L27/12T30A2Faire pivoterImage d'origineAccueil Google - Plan du site - T�l�chargements par lot sur l'USPTO - R�gles de confidentialit� - Conditions d'utilisation - � propos de Google�Brevets - Envoyer des commentairesDonn�es fournies par IFI CLAIMS Patent Services©2012 Google