Source: http://www.google.com/patents/US7937557
Timestamp: 2013-05-19 17:14:30
Document Index: 714489005

Matched Legal Cases: ['Application No. 200580008575', 'Application No. 200780000013', 'Application No. 200780000014', 'Application No. 200780000015', 'Application No. 05723250', 'Application No. 05723250', 'Application No. 05723250', 'Application No. 07250614', 'Application No. 07250614', 'Application No. 07250614', 'Application No. 07250645', 'Application No. 07250645', 'Application No. 07250645', 'Application No. 07250646', 'Application No. 07250646', 'Application No. 07250646', 'Application No. 07250647', 'Application No. 07250647', 'Application No. 07250647', 'Application No. 07250648', 'Application No. 07250648', 'Application No. 07250648', 'Application No. 07250649', 'Application No. 07250649', 'Application No. 07250649', 'Application No. 07250649', 'Application No. 08251499', 'Application No. 08251499', 'Application No. 08251505', 'Application No. 08251505', 'Application No. 2007', 'Application No. 2007']

Patent US7937557 - System and method for intercommunication between computers in an array - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Advanced Patent Search | Web History | Sign inAdvanced Patent SearchPatentsA computer array (10) has a plurality of computers (12) for accomplishing a larger task that is divided into smaller tasks, each of the smaller tasks being assigned to one or more of the computers (12). Each of the computers (12) may be configured for specific functions and individual input/output circuits...http://www.google.com/patents/US7937557?utm_source=gb-gplus-sharePatent US7937557 - System and method for intercommunication between computers in an arrayPublication numberUS7937557 B2Publication typeGrantApplication number10/801,942Publication dateMay 3, 2011Filing dateMar 16, 2004Priority dateMar 16, 2004Also published asCN101421703AEP1784710A2EP1784710A4US7984266US20050228904US20070245121WO2005091847A2WO2005091847A3InventorsCharles H. MooreOriginal AssigneeVns Portfolio LlcTechnology Properties Limited LlcTechnology Properties, Ltd.U.S. Classification712/11712/16712/10International ClassificationG06F3/00G06F15/76Cooperative ClassificationG06F9/5044G06F9/5066European ClassificationG06F 9/50C2G06F 9/50A6HReferencesPatent Citations (115)Non-Patent Citations (136)External LinksUSPTOUSPTO AssignmentEspacenetSystem and method for intercommunication between computers in an arrayUS 7937557 B2Abstract A computer array (10) has a plurality of computers (12) for accomplishing a larger task that is divided into smaller tasks, each of the smaller tasks being assigned to one or more of the computers (12). Each of the computers (12) may be configured for specific functions and individual input/output circuits (26) associated with exterior computers (12) are specifically adapted for particular input/output functions. An example of 25 computers (12) arranged in the computer array (10) has a centralized computational core (34) with the computers (12) nearer the edge of the die (14) being configured for input and/or output.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3757306Aug 31, 1971Sep 4, 1973Texas Instruments Inc,UsComputing systems cpuUS3868677Jun 11, 1973Feb 25, 1975General Electric CompanyPhase-locked voltage-to-digital converterUS4107773May 13, 1974Aug 15, 1978Texas Instruments IncorporatedAdvanced array transform processor with fixed/floating point formatsUS4215401Sep 28, 1978Jul 29, 1980Environmental Research Institute Of MichiganCellular digital array processorUS4215422May 22, 1978Jul 29, 1980International Business Machines CorporationSelectively modifiable phrase storage for a typewriterUS4298932Jun 11, 1979Nov 3, 1981International Business Machines CorporationSerial storage subsystem for a data processorUS4462074Nov 19, 1981Jul 24, 1984Codex CorporationDo loop circuitUS4589067May 27, 1983May 13, 1986Analogic CorporationFull floating point vector processor with dynamically configurable multifunction pipelined ALUUS4591980Feb 16, 1984May 27, 1986Xerox CorporationAdaptive self-repairing processor arrayUS4593351Jun 18, 1984Jun 3, 1986International Business Machines CorporationHigh speed machine for the physical design of very large scale integrated circuitsUS4665494Dec 16, 1983May 12, 1987Victor Company Of Japan, LimitedSpectrum display device for audio signalsUS4672331Feb 18, 1986Jun 9, 1987Cushing; Vincent J.Signal conditioner for electromagnetic flowmeterUS4739474Mar 10, 1983Apr 19, 1988Martin Marietta CorporationGeometric-arithmetic parallel processorUS4742511Jun 13, 1985May 3, 1988Texas Instruments IncorporatedMethod and apparatus for routing packets in a multinode computer interconnect networkUS4789927Apr 7, 1986Dec 6, 1988Silicon Graphics, Inc.Interleaved pipeline parallel processing architectureUS4821231Dec 21, 1987Apr 11, 1989Motorola, Inc.Method and apparatus for selectively evaluating an effective address for a coprocessorUS4868745May 30, 1986Sep 19, 1989Hewlett-Packard CompanyData processing system and method for the direct and indirect execution of uniformly structured object typesUS4942517Oct 8, 1987Jul 17, 1990Eastman Kodak CompanyEnhanced input/output architecture for toroidally-connected distributed-memory parallel computersUS4943909Jul 8, 1987Jul 24, 1990At&T Bell LaboratoriesComputational origamiUS4961167Jul 18, 1989Oct 2, 1990Mitsubishi Denki Kabushiki KaishaSubstrate bias generator in a dynamic random access memory with auto/self refresh functions and a method of generating a substrate bias thereinUS4984151Aug 2, 1988Jan 8, 1991Advanced Micro Devices, Inc.Flexible, next-address generation microprogram sequencerUS5021947Jan 30, 1990Jun 4, 1991Hughes Aircraft CompanyData-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and data processingUS5029124May 17, 1988Jul 2, 1991Digital Equipment CorporationMethod and apparatus for providing high speed parallel transfer of bursts of dataUS5053952Jun 5, 1987Oct 1, 1991Wisc Technologies, Inc.Stack-memory-based writable instruction set computer having a single data busUS5159338Nov 29, 1991Oct 27, 1992Kabushiki Kaisha ToshibaSampling frequency conversion apparatusUS5218682May 10, 1991Jun 8, 1993Chrysler CorporationTwo-way handshake circuit and method for communication between processorsUS5317735Jun 14, 1991May 31, 1994U.S. Philips CorporationSystem for parallel computation with three phase processing in processor tiers in which new instructions trigger execution and forwardingUS5319757Aug 16, 1991Jun 7, 1994Harris CorporationFORTH specific language microprocessorUS5359568Jun 3, 1993Oct 25, 1994Motorola, Inc.FIFO memory systemUS5375238Nov 20, 1991Dec 20, 1994Nec CorporationNesting management mechanism for use in loop control systemUS5377333Sep 15, 1992Dec 27, 1994Hitachi Vlsi Engineering Corp.Parallel processor system having computing clusters and auxiliary clusters connected with network of partial networks and exchangersUS5386585Nov 18, 1993Jan 31, 1995Intel CorporationSelf-timed data pipeline apparatus using asynchronous stages having toggle flip-flopsUS5390304Sep 28, 1990Feb 14, 1995Texas Instruments, IncorporatedMethod and apparatus for processing block instructions in a data processorUS5396609Jan 18, 1990Mar 7, 1995Gesellschaft Fur Strahlen- Und Umweltforschung Mbh (Gsf)Method of protecting programs and data in a computer against unauthorized access and modification by monitoring address regionsUS5410723May 21, 1993Apr 25, 1995Deutsche Itt Industries GmbhWavefront array processor for blocking the issuance of first handshake signal (req) by the presence of second handshake signal (ack) which indicates the readyness of the receiving cellUS5434989Oct 11, 1994Jul 18, 1995Matsushita Electric Industrial Co., Ltd.Cache memory for efficient access with address selectorsUS5440749Aug 3, 1989Aug 8, 1995Nanotronics CorporationHigh performance, low cost microprocessor architectureUS5475856Oct 17, 1994Dec 12, 1995International Business Machines CorporationDynamic multi-mode parallel processing arrayUS5485624Jul 1, 1994Jan 16, 1996Hewlett-Packard CompanyCo-processor monitoring address generated by host processor to obtain DMA parameters in the unused portion of instructionsUS5535393Jun 5, 1995Jul 9, 1996Sun Microsystems, Inc.System for parallel processing that compiles a filed sequence of instructions within an iteration spaceUS5535417Sep 27, 1993Jul 9, 1996Hitachi America, Inc.On-chip DMA controller with host computer interface employing boot sequencing and address generation schemesUS5550489Sep 29, 1995Aug 27, 1996Quantum CorporationSecondary clock source for low power, fast response clockingUS5551045May 18, 1994Aug 27, 1996Mitsubishi Denki Kabushiki KaishaMicroprocessor with reset execution from an arbitrary addressUS5581767Nov 28, 1994Dec 3, 1996Nippon Sheet Glass Co., Ltd.Bus structure for multiprocessor system having separated processor section and control/memory sectionUS5630154Oct 11, 1994May 13, 1997Hughes Aircraft CompanyProgrammable systolic array system arranged in a found arrangement for passing data through programmable number of cells in a time interleaved mannerUS5649198Sep 16, 1996Jul 15, 1997Fujitsu LimitedMapping calculation units by dividing a calculation model which can be calculated in parallel on an application programUS5657485Aug 1, 1995Aug 12, 1997Mitsubishi Denki Kabushiki KaishaProgram control operation to execute a loop processing not immediately following a loop instructionUS5673423Nov 23, 1994Sep 30, 1997Tm Patents, L.P.Method and apparatus for aligning the operation of a plurality of processorsUS5692197Mar 31, 1995Nov 25, 1997Sun Microsystems, Inc.Method and apparatus for reducing power consumption in a computer network without sacrificing performanceUS5706491Feb 26, 1996Jan 6, 1998Cyrix CorporationBranch processing unit with a return stack including repair using pointers from different pipe stagesUS5717943Jun 5, 1995Feb 10, 1998International Business Machines CorporationAdvanced parallel array processor (APAP)US5727194Jun 7, 1995Mar 10, 1998Hitachi America, Ltd.Repeat-bit based, compact system and method for implementing zero-overhead loopsUS5737628Jun 12, 1996Apr 7, 1998Cray Research, Inc.Multiprocessor computer system with interleaved processing element nodesUS5740463Jul 20, 1995Apr 14, 1998Mitsubishi Denki Kabushiki KaishaInformation processing system and method of computation performed with an information processing systemUS5752259Mar 26, 1996May 12, 1998Advanced Micro Devices, Inc.Instruction cache configured to provide instructions to a microprocessor having a clock cycle time less than a cache access time of said instruction cacheUS5765015Jun 1, 1995Jun 9, 1998International Business Machines CorporationSlide network for an array processorUS5784602Oct 8, 1996Jul 21, 1998Advanced Risc Machines LimitedMethod and apparatus for digital signal processing for integrated circuit architectureUS5826101Aug 19, 1993Oct 20, 1998Texas Instruments IncorporatedData processing device having split-mode DMA channelUS5832291Dec 15, 1995Nov 3, 1998Raytheon CompanyData processor with dynamic and selectable interconnections between processor array, external memory and I/O portsUS5867330Nov 1, 1995Feb 2, 1999Canon Kabushiki KaishaReproducing apparatus detecting pilot signals by binary data processingUS5893148Nov 10, 1997Apr 6, 1999International Business Machines CorporationSystem and method for allocating cache memory storage spaceUS5911082Feb 25, 1997Jun 8, 1999Audio Digitalimaging Inc.Parallel processing building block chipUS5937202Feb 15, 1996Aug 10, 19993-D Computing, Inc.High-speed, parallel, processor architecture for front-end electronics, based on a single type of ASIC, and method use thereofUS5944814Mar 5, 1996Aug 31, 1999Sony CorporationParallel processing digital audio processing apparatusUS6003128May 1, 1997Dec 14, 1999Advanced Micro Devices, Inc.Number of pipeline stages and loop length related counter differential based end-loop predictionUS6023753Jun 30, 1997Feb 8, 2000Billion Of Operations Per Second, Inc.Manifold array processorUS6038655Jan 16, 1997Mar 14, 2000Dallas Semiconductor CorporationMicrocontroller having register direct and register indirect addressingUS6057791Feb 18, 1998May 2, 2000Oasis Design, Inc.Apparatus and method for clocking digital and analog circuits on a common substrate to enhance digital operation and reduce analog sampling errorUS6081215Jul 6, 1998Jun 27, 2000Motorola, Inc.High speed interlaced analog interfaceUS6085304Nov 28, 1997Jul 4, 2000Teranex, Inc.Interface for processing element arrayUS6092183Mar 10, 1995Jul 18, 2000Hitachi, Ltd.Data processor for processing a complex instruction by dividing it into executing unitsUS6094030May 13, 1999Jul 25, 2000Deltatee Enterprises Ltd.Resistance and charging monitor within a standby battery bankUS6101598Nov 14, 1997Aug 8, 2000Cirrus Logic, Inc.Methods for debugging a multiprocessor systemUS6112296Dec 18, 1997Aug 29, 2000Advanced Micro Devices, Inc.Floating point stack manipulation using a register map and speculative top of stack valuesUS6145072Sep 20, 1994Nov 7, 2000Hughes Electronics CorporationIndependently non-homogeneously dynamically reconfigurable two dimensional interprocessor communication topology for SIMD multi-processors and apparatus for implementing sameUS6148392Sep 8, 1998Nov 14, 2000Cogency Technology IncorporatedLow power implementation of an asynchronous stock having a constant response timeUS6154809Sep 11, 1998Nov 28, 2000Nippon Telegraph & Telephone CorporationMathematical morphology processing methodUS6173389Dec 4, 1998Jan 9, 2001Billions Of Operations Per Second, Inc.Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processorUS6178525Feb 23, 1998Jan 23, 2001Sgs-Thomson Microelectronics LimitedTrigger sequencing controllerUS6192388Jun 20, 1996Feb 20, 2001Avid Technology, Inc.Detecting available computers to participate in computationally complex distributed processing problemUS6219685Sep 4, 1998Apr 17, 2001Intel CorporationMethod to detect IEEE overflow and underflow conditionsUS6223282Jul 30, 1998Apr 24, 2001Samsung Electronics Co., Ltd.Circuit for controlling execution of loop in digital signal processing chipUS6232905Mar 8, 1999May 15, 2001Agere Systems Guardian Corp.Clocking technique for reducing sampling noise in an analog-to-digital converterUS6233670May 29, 1997May 15, 2001Mitsubishi Denki Kabushiki KaishaSuperscalar processor with direct result bypass between execution units having comparators in execution units for comparing operand and result addresses and activating result bypassingUS6236645Mar 9, 1998May 22, 2001Broadcom CorporationApparatus for, and method of, reducing noise in a communications systemUS6279101Jun 7, 1995Aug 21, 2001Advanced Micro Devices, Inc.Instruction decoder/dispatchUS6307425Aug 31, 2000Oct 23, 2001Micron Technology, Inc.Clocking scheme and charge transfer switch for increasing the efficiency of a charge pump or other circuitUS6308229Jul 24, 2000Oct 23, 2001Theseus Logic, Inc.System for facilitating interfacing between multiple non-synchronous systems utilizing an asynchronous FIFO that uses asynchronous logicUS6353880Jul 22, 1998Mar 5, 2002Scenix Semiconductor, Inc.Four stage pipeline processing for a microcontrollerUS6367005Oct 2, 2000Apr 2, 2002Idea Corporation Of DelawareSystem and method for synchronizing a register stack engine (RSE) and backing memory image with a processor's execution of instructions during a state saving context switchUS6381705Nov 8, 1999Apr 30, 2002Stmicroelectronics S.A.Method and device for reducing current consumption of a microcontrollerUS6388600Nov 13, 2000May 14, 2002Trw Inc.Asynchronous superconductor serial multiply-accumulatorUS6404274Apr 9, 1999Jun 11, 2002Kabushiki Kaisha ToshibaInternal voltage generating circuit capable of generating variable multi-level voltagesUS6404663Feb 5, 2001Jun 11, 2002Fujitsu LimitedSemiconductor integrated circuit having testing mode for modifying operation timingUS6427204Jun 25, 1999Jul 30, 2002International Business Machines CorporationMethod for just in-time delivery of instructions in a data processing systemUS6449709May 27, 1999Sep 10, 2002Adaptec, Inc.Fast stack save and restore system and methodUS6460128Jun 12, 2001Oct 1, 2002Intel CorporationMesh network with method and apparatus for interleaved binary exchangeUS6502141Dec 14, 1999Dec 31, 2002International Business Machines CorporationMethod and system for approximate, monotonic time synchronization for a multiple node NUMA systemUS6507649Dec 18, 1998Jan 14, 2003Ericsson Inc.Mechanism and method for distributing ISUP stacks over multiple loosely coupled processorsUS6507947Aug 20, 1999Jan 14, 2003Hewlett-Packard CompanyProgrammatic synthesis of processor element arraysUS6560716Nov 10, 1999May 6, 2003Lsi Logic CorporationSystem for measuring delay of digital signal using clock generator and delay unit wherein a set of digital elements of clock generator identical to a set of digital elements of delay unitUS6598148Jul 29, 1998Jul 22, 2003Patriot Scientific CorporationHigh performance microprocessor having variable speed system clockUS6636122Oct 9, 2001Oct 21, 2003Zilog, Inc.Analog frequency locked loop with digital oversampling feedback control and filterUS6647027Nov 10, 1999Nov 11, 2003Lsi Logic CorporationMethod and apparatus for multi-channel data delay equalizationUS6657462Jan 22, 2003Dec 2, 2003Broadcom CorporationConditional clock buffer circuitUS6665793Dec 28, 1999Dec 16, 2003Institute For The Development Of Emerging Architectures, L.L.C.Method and apparatus for managing access to out-of-frame RegistersUS6671112Dec 21, 2001Dec 30, 2003Fujitsu LimitedSemiconductor integrated circuit deviceUS6725361Jun 16, 2000Apr 20, 2004Transmeta CorporationMethod and apparatus for emulating a floating point stack in a translation processUS6732253Nov 13, 2000May 4, 2004Chipwrights Design, Inc.Loop handling for single instruction multiple datapath processor architecturesUS6782468Dec 13, 1999Aug 24, 2004Nec CorporationShared memory type vector processing system, including a bus for transferring a vector processing instruction, and control method thereofUS6825843Nov 22, 2002Nov 30, 2004Nvidia CorporationMethod and apparatus for loop and branch instructions in a programmable graphics pipelineUS6826674Aug 30, 2000Nov 30, 2004Ip Flex, Inc.Program product and data processorUS20030028750Jul 25, 2001Feb 6, 2003Hogenauer Eugene B.Method and system for digital signal processing in an adaptive computing engineUS20040107332Oct 29, 2003Jun 3, 2004Nec Electronics CorporationArray-type processorUS20040250046Dec 31, 2003Dec 9, 2004Banta Gareld HowardSystems and methods for software extensible multi-processingNon-Patent CitationsReference125x Emulator; Chuck Moore; EUROFORTH 2001 (Online); Nov. 26, 2001, XP002490984,Schloss Dagstuhl, Saarland, Germany; Retreived from the Internet: p. 2, para 8; url:http:///www.complang.tuwien.ac.at/anton/euroforth/ef01/moore01b.pdf>.28Xc251SB Embedded Microcontroller User's Manual, Intel, Feb. 1995, pp. 1-9, 9-438, and sections 9-1 to 9-4.3A Digital Background Calibration Technique for Time-Interleaved Analog-To-Digital Converters, Daihong Fu et al.; IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998.4Ambric's New Parallel Processor; Globally Asynchronous Architecture Eases Parallel Programming; Tom R. Halfhill; Microprocessor Report, Scottsdale, AZ; Oct. 10, 2006; pp. 1-9.5An Asynchronous Array of Simple Processors for DSP Applications; Zhiyi et al., Yu; IEEE International Conference Digest of Technical Papers, Feb. 6-9, 2006; pp. 1696-1705.6An Improved Dynamic Register Array Concept for High-Performance RISC Processors; Scholz, T. et al.; IEEE; 1995; pp. 181-190.7An Instruction Buffer for Low-Power DSP; Brackenbury, M. L. L.; Advanced Research In Asynchronous Circuits And Systems, 2000 (ASYNC 2000) Proceedings, Sixth international Symposium On Eilat, Israel, Apr. 2-6, 2000; Los Alamitos, CA, USA, IEEE Comput. Soc., US; Apr. 2, 2000, pp. 176-186.8An Ultra Low-Power Processor for Sensor Networks; Ekanayake et al., V.; Sigplan Notices ACM, vol. 39, No. 11, Nov. 2004; pp. 27-36.9Analog to Digital Conversion: Technical Aspects; Loumeau et al.; Annales des Telecommunications, vol. 57, Nos. 5-6; Jun. 3, 2002; pp. 338-385.10ASPRO-216: A Standard-Cell Q.D.I. 16-Bit RISC Asynchronous Microprocessor; Renaudin et al.;Proceedings. International Symposium On Advanced Research In Asychronous Circuits And Systems; Jan. 1, 1989, p. 2231.11B16�Ein Forth Prozessor im FPGA; Bernd Paysan; INET (Online); Feb. 2, 2003, XP002490986; Retreived from the Internet: url:http://www.jwdt.com/{paysan/b16.pdf> p. 1.12BitSNAP: Dynamic Significance Compression for a Low-Energy Sensor Network Asynchronous Processor; Ekanayake et al., V.N.; Asynchronous Circuits & Systems, Mar. 14-16, 2005; pp. 144-154.13C18 Colorforth Compiler; Chuck Moore; EUROFORTH 2001 (Online); Nov. 26, 2001, XP002490985, Schloss Dagstuhl, Saarland, Germany; Retreived from the Internet: url:http://www.complang.tuwien.ac.at/anton/euroforth/ef01/moore0l a.pdf> p. 1.14CMOS Digital Integrated Circuits, Kang et al., 1999, McGraw-Hill, 2nd edition, pp. 549-550.15CN Application No. 200580008575.7, Office Action dated Mar. 15, 2010 (English translation).16CN Application No. 200780000013.7, Office Action dated Mar. 30, 2010 (English translation).17CN Application No. 200780000014.1, Office Action dated Jul. 24, 2009 (English translation).18CN Application No. 200780000015.6, Office Action dated Dec. 18, 2009 (English translation).19Computer Archtecture: a Quantitative Approach; Hennessy et al., John L.; Morgan Kaufmann Publishers, 3rd Edition, 2003; p. 98.20Connection Machine Model CM-5 System Overview; Palmer et al., Thinking Machine Corp., Cambridge, Mass., IEEE Jul. 1992, pp. 474-483.21Datawave: A Single-Chip Multiprocessor for Video Applications; Schmidt et al.; IEEE Micro, IEEE Service Center, Los Alamitos, CA; vol. 11, No. 3, Jun. 1, 1991; pp. 22-25, 88.22Energy Characterization of a Tiled Architecture Processor with On-Chip Networks; Kim, J.S.; Proceedings of the 2003 International Symposium on Low Power Electronics & Design, Aug. 25-27, 2003; pp. 424-427.23Enhanced Serial Port on the 83C51FA, Intel, Nov. 1987.24EP Application No. 05723250.6, European Search Report dated Jul. 31, 2009.25EP Application No. 05723250.6, Office Action dated Mar. 19, 2010.26EP Application No. 05723250.6, Office Action dated Sep. 7, 2010.27EP Application No. 07250614.0, European Search Report dated Jun. 13, 2007.28EP Application No. 07250614.0, Office Action dated Feb. 18, 2008.29EP Application No. 07250614.0, Office Action dated Jan. 29, 2010.30EP Application No. 07250645.4, European Search Report dated Jun. 27, 2007.31EP Application No. 07250645.4, Notice of Allowance dated Oct. 21, 2009.32EP Application No. 07250645.4, Office Action dated Feb. 14, 2008.33EP Application No. 07250646.2, Extended European Search Report dated Aug. 25, 2008.34EP Application No. 07250646.2, Office Action dated May 5, 2009.35EP Application No. 07250646.2, Partial European Search Report dated Jul. 24, 2007.36EP Application No. 07250647.0, Extended European Search Report dated May 21, 2008.37EP Application No. 07250647.0, Office Action dated Jan. 9, 2009.38EP Application No. 07250647.0, Partial European Search Report dated Jul. 3, 2007.39EP Application No. 07250648.8, European Search Report dated May 21, 2007.40EP Application No. 07250648.8, Office Action dated Feb. 14, 2008.41EP Application No. 07250648.8, Office Action dated Jul. 15, 2009.42EP Application No. 07250649.6, Extended European Search Report dated Jul. 2, 2007.43EP Application No. 07250649.6, Notice of Allowance dated Jul. 26, 2010.44EP Application No. 07250649.6, Office Action dated Feb. 14, 2008.45EP Application No. 07250649.6, Office Action dated Jan. 29, 2010.46EP Application No. 08251499.3, Office Action dated Aug. 13, 2008.47EP Application No. 08251499.3, Office Action dated May 20, 2009.48EP Application No. 08251505.7, European Search Report dated Aug. 4, 2008.49EP Application No. 08251505.7, Office Action dated Jul. 15, 2009.50Evolvable Platform for Array Processing: A One-Chip Approach, Girau et al., Microelectronics for Neural, Fuzzy and Bio-Inspired Systems, 1999. MIC Roneuro '99. Proceedings of the Seventh International Conference on Granada, Spain, Apr. 7-9, 1999,Los Alamitos, CA(US) IEEE Computer Soc, US, Apr. 7, 1999, pp. 187-193, XP010329509.51Field Programmable Processor Arrays, Nussbaum et al., Evolvable Systems: From Biology to Hardware. Second International Conference, ICES 98 Proceedings, Springer-VerlagBerlin, DE, 1998, pp. 311-322, XP002536744.52Flits: Pervasive Computing for Processor and Memory Constrained Systems, Majurski et al., NIST, pp. 31-38; not dated.53Forth Session�The Evolution of Forth, Rather et al., Sigplan Notices USA, vol. 28, No. 3, Mar. 1993, pp. 177-199.54Functionally Asynchronous Array Processor for Morphological Filtering of Grayscale Images;Robin et al., F.; IEEE Proceedings: Computers and Digital Techniques, vol. 143, No. 5, Sep. 24, 1996; pp. 273-281.55IEEE Standard for Boot (Initialization Configuration) Firmware: Core Requirements and Practices, IEEE Std 1275; 1994.56Introduction to Java's Architecture, Bill Venners, Artima.com; Jan. 8, 1999, pp. 1-10.57Itanium Processor Microarchitecture; Sharangpani, H. et al.: IEEE; 2000; pp. 24-43.58iWarp: A 100-MPOS, LIW Microprocessor for Multicomputers; Peterson et al.; IEEE Micro; IEEE Service Center, Los Alamitos, CA; vol. 11, No. 3, Jun. 1, 1991, pp. 26-29, 81-87.59JP Application No. 2007-503910, Office Action dated Jan. 4, 2011 (English translation).60JP Application No. 2007-503910, Office Action dated Sep. 2, 2009 (English translation).61Low-Power Electronics Design, Christian Piguet, CRC Press, 2005 pp. 7-1-7-18 (Logic Circuits & Standard Cells�Chapter 7).62M68HC11 Microcontrollers Reference Manual, Motorola, Rev.6, Apr. 2002, p. 29-31, 46, 203,234, 549.63Mikroprozessortechnik�pp. 528-533; Flik, T.; 2001, Springer Verlag, Berlin; ISBN: 3-540-42042-8; p. 528; figures 8-5a.64PCT Application No. PCT/US2005/005140, International Preliminary Report on Patentability dated Mar. 5, 2009.65PCT Application No. PCT/US2005/005140, International Search Report and Written Opinion dated Jun. 17, 2008.66PCT Application No. PCT/US2007/004029, International Preliminary Report on Patentability dated Sep. 18, 2008.67PCT Application No. PCT/US2007/004029, International Search Report and Written Opinion dated Aug. 25, 2008.68PCT Application No. PCT/US2007/004030, International Preliminary Report on Patentability dated Dec. 18, 2008.69PCT Application No. PCT/US2007/004030, International Search Report and Written Opinion dated Nov. 10, 2008.70PCT Application No. PCT/US2007/004031, International Preliminary Report on Patentability dated Aug. 28, 2008.71PCT Application No. PCT/US2007/004031, International Search Report and Written Opinion dated Jul. 7, 2008.72PCT Application No. PCT/US2007/004080, International Preliminary Report on Patentability dated Aug. 28, 2008.73PCT Application No. PCT/US2007/004080, International Search Report and Written Opinion dated May 5, 2008.74PCT Application No. PCT/US2007/004082, International Preliminary Report on Patentability dated Dec. 31, 2008.75PCT Application No. PCT/US2007/004082, International Search Report and Written Opinion dated Nov. 10, 2008.76PCT Application No. PCT/US2007/004083, International Preliminary Report on Patentability dated Mar. 12, 2009.77PCT Application No. PCT/US2007/004083, International Search Report and Written Opinion dated Sep. 4, 2008.78PCT Application No. PCT/US2008/005335, International Preliminary Report on Patentability dated May 29, 2009.79PCT Application No. PCT/US2008/005335, International Search Report and Written Opinion dated Dec. 8, 2008.80PCT Application No. PCT/US2008/005336, International Preliminary Report on Patentability dated Dec. 28, 2009.81PCT Application No. PCT/US2008/005336, International Search Report and Written Opinion dated Oct. 9, 2008.82Performance and Power Analysis of Globally Asynchronous Locally Synchronous Multi-Processor Systems, Zhiyi Yu et al., Emerging VLSI Technologies And Architectures, 2006. IEEE Computer Society Annual Symposium On Klarlsruhe, Germany, Mar. 2-3, 2006, Piscataway, NJ, USA, IEEE, Mar. 2, 2006 pp. 378-383.83Stack Computers, The New Wave; Koopman, Jr., Phillip; Mountain View Press, La Honda, CA; 1989.84Teilzeitarbeit im Prozessor; Frees, W.; Electronik, WEKA Fachzeitschriftenverlag, Poing, DE, vol. 45, No. 9, Apr. 30, 1996; pp. 100-106.85The Architecture of the SC32 Forth Engine; Hayes et al.; Journal of Forth Application And Research, Institute For Applied Forth Research; Rochester, US; vol. 5, No. 4, 1989, pp. 493-506 (p. 500-501 Fig 3).86The Computer Engineering Handbook; Oklobdzija, Vojin G.; CRC Press, 2002; Chapter 7: Architectures for Low Power.87The Evolution Of Forth; Rather et al; ACM SIGPLAN Notices, vol. 28, No. 3, Mar. 1993.88The PASM Project: A Study of Reconfigurable Parallel Computing; Siegel et al., H.J.; Parallel Architectures, Algorithms and Networks, Jun. 12-14, 1996; pp. 529-536.89The Raw Microprocessor: A Computational Fabric for Software Circuits & General-Purpose Programs; Agarwal et al., IEEE Micro, IEEE Service Center, vol. 22, No. 2, Mar. 2002; pp. 25-35.90U.S. Appl. No. 10/365,089, Feb. 12, 2003, Swarztrauber.91U.S. Appl. No. 11/355,495, Interview Summary dated Nov. 18, 2008.92U.S. Appl. No. 11/355,495, Interview Summary dated Sep. 29, 2010.93U.S. Appl. No. 11/355,495, Notice of Allowance dated Nov. 2, 2010.94U.S. Appl. No. 11/355,495, Office Action dated Apr. 20, 2010.95U.S. Appl. No. 11/355,495, Office Action dated Feb. 2, 2009.96U.S. Appl. No. 11/355,495, Office Action dated Jun. 10, 2008.97U.S. Appl. No. 11/355,495, Office Action dated Oct. 3, 2007.98U.S. Appl. No. 11/355,495, Office Action dated Sep. 24, 2009.99U.S. Appl. No. 11/355,513, Interview Summary dated Oct. 12, 2010.100U.S. Appl. No. 11/355,513, Notice of Allowance dated Nov. 3, 2010.101U.S. Appl. No. 11/355,513, Office Action dated Dec. 28, 2009.102U.S. Appl. No. 11/355,513, Office Action dated Jul. 22, 2010.103U.S. Appl. No. 11/355,513, Office Action dated May 1, 2009.104U.S. Appl. No. 11/355,513, Office Action dated Sep. 25, 2008.105U.S. Appl. No. 11/441,784, Amendment Considered Notice dated Apr. 15, 2010.106U.S. Appl. No. 11/441,784, Interview Summary dated Nov. 9, 2009.107U.S. Appl. No. 11/441,784, Notice of Allowance dated Jan. 27, 2010.108U.S. Appl. No. 11/441,784, Office Action dated Feb. 19, 2008.109U.S. Appl. No. 11/441,784, Office Action dated Mar. 17, 2010.110U.S. Appl. No. 11/441,784, Office Action dated Nov. 27, 2007.111U.S. Appl. No. 11/441,784, Office Action dated Nov. 7, 2008.112U.S. Appl. No. 11/441,784, Restriction Requirement dated Aug. 21, 2007.113U.S. Appl. No. 11/441,812, Notice of Allowance dated Oct. 21, 2010.114U.S. Appl. No. 11/441,812, Office Action dated Apr. 2, 2009.115U.S. Appl. No. 11/441,812, Office Action dated Aug. 21, 2007.116U.S. Appl. No. 11/441,812, Office Action dated Jan. 15, 2010.117U.S. Appl. No. 11/441,812, Restriction Requirement dated Jul. 10, 2008.118U.S. Appl. No. 11/441,818, Notice of Allowance dated Dec. 9, 2010.119U.S. Appl. No. 11/441,818, Office Action dated Apr. 1, 2009.120U.S. Appl. No. 11/441,818, Office Action dated Jan. 5, 2010.121U.S. Appl. No. 11/441,818, Office Action dated Jul. 10, 2008.122U.S. Appl. No. 11/441,818, Office Action dated Sep. 5, 2007.123U.S. Appl. No. 11/653,187, Office Action dated Jul. 23, 2010.124U.S. Appl. No. 11/653,187, Office Action dated Mar. 13, 2009.125U.S. Appl. No. 11/653,187, Office Action dated Nov. 3, 2009.126U.S. Appl. No. 11/653,187, Restriction Requirement dated Oct. 24, 2008.127U.S. Appl. No. 11/741,649, Notice of Allowance dated Feb. 27, 2009.128U.S. Appl. No. 11/741,649, Office Action dated May 12, 2008.129U.S. Appl. No. 11/741,659, Notice of Allowance dated Jun. 9, 2010.130U.S. Appl. No. 11/741,659, Office Action dated Dec. 29, 2008.131U.S. Appl. No. 11/741,659, Office Action dated Sep. 16, 2009.132U.S. Appl. No. 11/810,183, Office Action dated Jun. 23, 2008.133U.S. Appl. No. 12/803,652, Office Action dated Sep. 22, 2010.134Use IRAM For Rasterization, Kang Y et al., Image Processing, 1998, ICIP 98. Proceedings. 1998; International Conference on Chicago, IL, USA. Oct. 4-7, 1998, Los Alamitos, CA, USA, IEEE Comput. Soc. US, vol. 3, Oct. 4, 1998, pp. 1010-1013.135VBScript Looping Statements; W3Schools; www.w3schools.com/vbscript/vbsript�looping.asp; Jul. 2000.136XP-002488692 (2.1.3 Adressierungsarten und Befehlsformate); Flik, T.; 2 Der Mikroprozessortechnik; 2001, Springer, Berlin; ISBN: 3-540-42042-8; pp. 76-84.RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google