Source: http://www.google.com/patents/US6301297?dq=mezick
Timestamp: 2015-03-05 20:34:59
Document Index: 302960447

Matched Legal Cases: ['ART.\n9', 'ART 28', 'ART 28', 'ART 28', 'ART 28', 'ART 28', 'ART 28', 'ART 28', 'ART 28', 'ART 44', 'ART 44', 'ART 28', 'ART 44', 'ART 44', 'ART 44', 'ART 44', 'ART 44', 'ART 44', 'ART 44', 'ART 44']

Patent US6301297 - Conservation of power in serial modem - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA serial modem (14) having a phase-locked loop (22), a central processing unit (20), a serial buffer (26) and a universal asynchronous receiver transmitter (UART) (28), wherein the serial buffer (26) and the UART (28) are connected to a host device (10) via an asynchronous serial interface (32). The...http://www.google.com/patents/US6301297?utm_source=gb-gplus-sharePatent US6301297 - Conservation of power in serial modemAdvanced Patent SearchPublication numberUS6301297 B1Publication typeGrantApplication numberUS 09/609,743Publication dateOct 9, 2001Filing dateJul 3, 2000Priority dateMar 30, 1998Fee statusPaidAlso published asUS6167078Publication number09609743, 609743, US 6301297 B1, US 6301297B1, US-B1-6301297, US6301297 B1, US6301297B1InventorsDavid W. RussoOriginal AssigneeMotorola, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (4), Non-Patent Citations (1), Referenced by (9), Classifications (7), Legal Events (5) External Links: USPTO, USPTO Assignment, EspacenetConservation of power in serial modem
US 6301297 B1Abstract
A serial modem (14) having a phase-locked loop (22), a central processing unit (20), a serial buffer (26) and a universal asynchronous receiver transmitter (UART) (28), wherein the serial buffer (26) and the UART (28) are connected to a host device (10) via an asynchronous serial interface (32). The central processing unit (20) enters a sleep mode when data is not being received. A start bit is received at a predetermined baud rate via the asynchronous serial interface (32). An interrupt is activated to start a wake-up transition at the central processing unit (20) upon receipt of the start bit. A series of bits following the start bit is sampled and stored in the serial buffer (26) until the central processing unit (20) is enabled. After the central processing unit (20) is enabled, a remainder of the series of bits are sampled and stored at the UART (28).
I claim: 1. In a serial modem having a phase-locked loop, a central processing unit, a serial buffer and a universal asynchronous receiver transmitter (UART), wherein the serial buffer and the UART are connected to a host device via an asynchronous serial interface, a method for conserving power in the serial modem comprising:
entering a sleep mode at the central processing unit when data is not being received; receiving a start bit at a predetermined baud rate via the asynchronous serial interface; activating an interrupt to start a wake-up transition at the central processing unit upon receipt of the start bit; and sampling and storing a series of bits following the start bit in the serial buffer until the central processing unit is enabled. 2. The method according to claim 1 wherein the serial buffer samples the series of bits at a clock speed of two times the predetermined baud rate.
3. The method according to claim 1 further comprising sampling and storing a remainder of the series of bits in the UART after the central processing unit is enabled.
4. The method according to claim 3 further comprising notifying the central processing unit when the UART started to sample and store the remainder of the series of bits.
5. The method according to claim 1 wherein the start bit indicates a beginning of a stream of asynchronous data.
6. An apparatus for conserving power in a serial modem comprising:
a low-frequency oscillator; an asynchronous serial interface for receiving asynchronous data; a phase-locked loop coupled to the low-frequency oscillator; a central processing unit coupled to the phase-locked loop, a switch, having a first state and a second state, coupled to the asynchronous serial interface for receiving asynchronous data; a serial buffer having an interrupt logic component, wherein the serial buffer is coupled to the low-frequency oscillator, coupled to the asynchronous serial interface and couplable to the central processing unit via the interrupt logic component; and a universal asynchronous receiver transmitter (UART) coupled to the central processing unit and to the switch when the switch is drawn in the second state. 7. The apparatus according to claim 6 wherein the first state indicates that the central processing unit is in a sleep state and the phase-locked loop is non-operative and the second state indicates that the central processing unit is in an active state and the phase-locked loop is operating with a stabilized frequency.
8. The apparatus according to claim 6 wherein the serial buffer, the UART and the switch are combined into a dual mode receive UART.
9. A method of conserving power in a serial modem, wherein the serial modem comprises a central processing unit and a phase-locked loop, the method comprising:
providing a dual mode receive universal asynchronous receiver transmitter (UART) having a receive clock, a first mode and a second mode; switching the receive clock to the first mode when the central processing unit is in a sleep state with the phase-locked loop being non-operative; and switching the receive clock to the second mode after the central processing unit enters an active state with the phase-locked loop operating with a stabilized frequency. 10. The method according to claim 9 further comprising, after the step of switching the receive clock to the first mode, at the dual mode receive UART:
waiting idly in the first mode until a start bit is received; activating an interrupt to the central processing unit upon receipt of the start bit at a predetermined baud rate to start a wake-up transition at the central processing unit while operating in the first mode; and sampling and storing a series of bits following the start bit at two times the predetermined baud rate while operating in the first mode. 11. The method according to claim 9 wherein a start bit indicates a beginning of a stream of asynchronous data.
This application is a continuation application of U.S. application Ser. No. 09/050,285, having a filing date of Mar. 30, 1998, assigned to Motorola, Inc., now U.S. Pat. No. 6,167,078 which is hereby incorporated by reference herein.
A wireless modem currently operates by utilizing an on-board phase-locked loop (PLL) to multiply a low-frequency crystal to a high-frequency to allow a central processing unit (CPU) to operate. When the CPU is in a low power sleep state, the PLL can require ten or more milliseconds to allow the CPU to reach an operating state. Moreover, the PLL must be operating in order for an industry standard receive universal asynchronous receiver transmitter (UART) to function (i.e., sampling and storing serial characters). Thus, the PLL and the CPU must remain in an operating state in order to receive all of the serial characters from the host device, thus preventing the CPU from entering what is essentially a low power sleep state. In existing serial modem products, the sleep current is approximately nine milliamps (mA) because the CPU cannot enter a low power sleep state and still adequately respond to serial characters on the serial interface. With the current configuration of wireless modems, if the CPU is allowed to enter a low power sleep state, serial characters could be missed, which is unacceptable for most products.
Thus, having the CPU enter a low power sleep state is not feasible in existing serial modem products because the PLL is not capable of acquiring a stabilized frequency from an off state in order to activate the CPU in a timely fashion so that the serial modem can respond to serial characters on the serial interface. Preventing the CPU from entering a low power sleep state presents significant problems for battery powered subscriber devices attempting to optimize power consumption.
Referring to the figures, FIG. 1 illustrates a general block diagram according to the preferred embodiment of the present invention. As shown, an asynchronous serial interface 32 connects a host device 10 with a radio frequency modem 12, wherein the radio frequency modem 12 comprises a serial modem 14 and a radio 16. The radio 16 communicates to a wireless network 13. The wireless network 13 comprises any network which is capable of supporting untethered computer communications. It is important to note that the present invention is applicable to any battery operated packet modem connected to a serial port, such as DataTACTM, Global System Mobile (GSM) packet radio systems, integrated Digital Enhanced Network (iDEN)Tm and ReFLEXTm based serial modems manufactured by Motorola, Inc.
The PLL 22 is coupled to the LFO 18 and the CPU 20. The PLL 22 provides a high- frequency clock reference source for the CPU 20 as well as the remaining functions internal to the serial modem 14.
Referring back to FIG. 1, the UART 28 is coupled to the switch 24 when the switch 24 is drawn in the second state. The UART 28 provides a serial communication connection between the host device 10 and the radio frequency modem 12.
As shown in FIG. 3, the number of clock pulses and the timing of the clock pulses is determined by the baud rate configured within the control register 38. FIG. 3 depicts a timing diagram for operation of the serial buffer of FIG. 2, at two times (�2) the baud rate (19,200 bits per second (bps)), when the serial buffer 26 receives the asynchronous bit stream. Operating the serial buffer 26 at a low clock speed (i.e., �2 the baud rate) has a significant advantage. Such an advantage includes simple power savings of a lower frequency clock source and an optimal number of oscillators (e.g., one) which reduces the cost of the device and the ability to operate the CPU 20 in a low power sleep state. For example, the clock generator 36 begins searching for a start bit at rising edge 48. Rising edge 50 of the clock source is used to determine that a start edge transition occurred. The third falling clock edge 52 after the start edge transition is used to latch the received bit 0 into a serial shift register 40. The second falling edge is used thereafter. This continues until the pre-configured number of bits are loaded into the shift register 40. If the baud rate was 9,600 bps, as opposed to 19,200 bps, every fourth clock edge would be sampled.
After the PLL clock is stable and the CPU 20 is fully awake, the CPU 20 executes a write command to the control register 38 within the serial buffer 26. The purpose of the CPU 20 executing the write command is to switch the serial receive line back to the UART 28.
Switching the serial receive line back to the UART 28 must be performed in an intelligent manner. For example, if the serial buffer 26 is in the middle of receiving a character, i.e., the shift register 40 is active or a start bit has been detected, the switch over to the UART 28 must be delayed until the character has been completely received at the serial buffer 26. After the switch over to the UART 28 is completed, the serial buffer 26 notifies the switch over to the CPU 20 via the control register 38.
As shown in FIG. 2, when the CPU 20 is functioning, the serial buffer 26 is disabled, switch 24 is closed and the asynchronous bit stream is directed back to the UART 28. Asynchronous serial ports (i.e., UARTs), however, are not normally run at very slow clock speeds. The industry standard is to use a clock operating at sixteen times (�16) the baud rate. Using a clock operating at �16 the baud rate gives good timing resolution to permit accurate bit level detection of the received symbol.
In contrast to the timing diagram illustrated in FIG. 3, the start bit and subsequent bits are sampled multiple times at the perceived center once the asynchronous bit stream is re-directed back to the UART 28. Each character bit thereafter is sampled multiple times and a majority vote is taken for each bit. Majority voting is used to reduce noise effects and improve the reliability of the received data. If all samples do not agree, the character is discarded as an error condition.
FIG. 4 illustrates a block diagram according to a second embodiment of the present invention. The second embodiment of the present invention embeds the above technique within a dual mode receive UART 44. The dual mode receive UART 44 replaces the serial buffer 26, the switch 24, and the industry standard UART 28 in FIG. 1. Thus, instead of operating as an industry standard UART when the CPU 20 is in a low power sleep state, the receive clock in the dual mode receive UART 44 is switched to the LFO 18 (i.e., �2 clock). When a character is received, the dual mode receive UART 44 generates an interrupt to start a wake-up transition for the CPU 20 and the PLL 22. When the CPU 20 and the PLL 22 are operational, the CPU 20 signals the dual mode receive UART 44 to switch clock sources back to the �16 clock and the dual mode receive UART 44 operates as an industry standard UART.
FIG. 5 is a detailed block diagram of the dual mode receive UART 44. The dual mode receive UART 44 comprises a first and second shift register 71, 72, a delay clock 73, a majority vote component 74, a compare equal component 76, a receive state machine 78, a clock generator 36, switches 80, 82, a shift register 40, a FIFO 42, a control register 38, and an interrupt logic component 34. The first shift register 71 is coupled to the delay clock 73 and to an asynchronous bit stream. The second shift register 72 is coupled to the first shift register 71 and to the delay clock 73. The clock generator 36 is coupled to a low frequency oscillator 18. The majority vote component 74 is coupled to the first and the second shift registers 71, 72 and to the clock generator 36. The compare equal component 76 is coupled to the first and second shift registers 71, 72 and to the clock generator 36. The receive state machine 78 is coupled to the compare equal component 76, a baud rate generator 30 and the control register 38. The shift register 40 is couplable to the clock generator 36 and couplable to the majority vote component 74. The FIFO 42 is coupled to the shift register 40 and to the control register 38. The interrupt logic component 34 is coupled to the clock generator 36 and the control register 38. The control register 38 is coupled to the interrupt logic component 34, to the receive state machine 78 and to the FIFO 42.
In operation, switches 80 and 82 are in the drawn state and the dual mode receive UART 44 functions as an industry standard UART. The one-bit shift registers 71 and 72 and the compare equal component 76 sample the asynchronous bit stream in search of a start bit. When all three bit samples agree, the compare equal component 76 determines the acceptance of a valid start bit. Acceptance of a valid start bit signals the receive state machine 78 to generate proper timing clocks for the shift register 40. The majority vote component 74 is used to sample the receive bit multiple times at the perceived center of the bit to determine the most likely state of the bit to present to the shift register 40 (as described above in the first embodiment).
When the CPU 20 wants to enable the �2 clock of the dual mode UART 44 because it wants to enter a low power sleep state, it requests switches 80 and 82 to change state via the control register 38. Switching of the clocks (i.e., switches 80 and 82) has to be controlled in an intelligent manner as described above in the first embodiment. The clocks cannot be switched in the middle of receiving characters. The receive state machine 78 has to wait until the interface 32 such that there is no active character in process before performing the switch over. Once the �2 clock is enabled, the clock generator 36 waits for a start bit, clocks the data into the shift register 40 at a best time and triggers an interrupt to the PLL 22 to activate the CPU 20.
A third embodiment is illustrated in FIG. 6. The third embodiment is implemented in the same manner as described above with respect to the first and the second embodiments, however, in the third embodiment, a �16 clock will always go to the transmitter source of the UART and a �2 clock will always go to the receiver source of the UART. Never switching the clock rates between the transmitter and receiver sources of the UART is less desirable because there is less noise protection existing in the UART.
A fourth embodiment is to store raw samples at every clock edge (at the occurrence of a start bit) and put the raw samples into a memory component or a buffer (e.g., FIFO). The CPU 20 decodes the raw samples into bits and characters. Thus, when the start bit edge is detected, the asynchronous bit stream is sampled at every clock edge (either a rising edge, a falling edge or both). These samples arc stored in a memory component or buffer (e.g., a FIFO or a 384 bit shift register (20 ms/ 19,200 bps)). When the CPU 20 is operating, the CPU 20 reads all of these samples for processing. The CPU 20 knows the baud rate from the BRG 30, and therefore, the CPU 20 knows the length of each character and bit. The CPU 20 scans the samples and performs the sample-to-bit translation process. After the first character is decoded, the CPU 20 continues to scan the asynchronous bit stream looking for the occurrence of the next start bit, if it exists. In this way, the CPU 20 can recover all the received asynchronous characters.
While the invention has been described in conjunction with a specific embodiment thereof, additional advantages and modifications will readily occur to those skilled in the art. The invention, in its broader aspects, is therefore not limited to the specific details, representative apparatus and illustrative examples shown and described. Various alterations, modifications and validations will be apparent to those skilled in the art in light of the foregoing description. For example, the PLL can also enter a low power sleep state. Thus, it should be understood that the invention is not limited by the foregoing description, but embraces all such alterations, modifications and variations in accordance with the spirit and scope of the appended claims.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4521891Feb 26, 1982Jun 4, 1985Sytek, IncorporatedMultiple channel data communication systemUS5631952 *Oct 18, 1994May 20, 1997Motorola, Inc.Apparatus and method for modem wake-up with autobaud functionUS5903601Dec 17, 1996May 11, 1999Texas Instruments IncorporatedPower reduction for UART applications in standby modeUS5931950Jun 17, 1997Aug 3, 1999Pc-Tel, Inc.Wake-up-on-ring power conservation for host signal processing communication system* Cited by examinerNon-Patent CitationsReference1Simon Haykin, Communication Systems, 3rd Ed . ., 1994, John Wiley & Sons, New York, p. 356.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS6775785 *Sep 29, 2000Aug 10, 2004Intel CorporationMethod and apparatus for access to resources not mapped to an autonomous subsystem in a computer based system without involvement of the main operating systemUS6782282 *Jun 16, 2003Aug 24, 2004Hartmut Ulrich BielefeldtSuperconductor system with enhanced current carrying capabilityUS6895518 *May 31, 2001May 17, 2005Koninklijke Philips Electronics N.V.Power and frequency adjustable UART deviceUS6904111 *Mar 1, 2000Jun 7, 2005Northrop Grumman CorporationAsynchronous resampling for data transportUS7321615 *Dec 8, 2003Jan 22, 2008Ricoh Company, Ltd.At-command analyzing methodUS7548581 *Nov 29, 2007Jun 16, 2009Ricoh Company, Ltd.At-command analyzing deviceUS8331885 *Sep 22, 2010Dec 11, 2012Marvell International Ltd.Predictive wake-up of baseband circuitryUS20110286504 *Aug 4, 2011Nov 24, 2011Huawei Technologies Co., Ltd.Wireless modem device, wireless modem system, wireless modem device sleep/wake-up method, and terminalUS20120027061 *Oct 3, 2011Feb 2, 2012Huawei Device Co., Ltd.Wireless modem device, wireless modem system, wireless modem device sleep/wake-up method, and terminal* Cited by examinerClassifications U.S. Classification375/222International ClassificationH04L5/16, H04B1/38Cooperative ClassificationH04B1/38, H04L5/16European ClassificationH04L5/16, H04B1/38Legal EventsDateCodeEventDescriptionMar 18, 2013FPAYFee paymentYear of fee payment: 12Oct 2, 2012ASAssignmentEffective date: 20120622Owner name: MOTOROLA MOBILITY LLC, ILLINOISFree format text: CHANGE OF NAME;ASSIGNOR:MOTOROLA MOBILITY, INC.;REEL/FRAME:029216/0282Dec 13, 2010ASAssignmentFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC;REEL/FRAME:025673/0558Effective date: 20100731Owner name: MOTOROLA MOBILITY, INC, ILLINOISMar 20, 2009FPAYFee paymentYear of fee payment: 8Mar 29, 2005FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services