Source: http://www.google.fr/patents/US7420201
Timestamp: 2013-06-19 05:56:53
Document Index: 473790239

Matched Legal Cases: ['Application No. 01', 'Application No. 01', 'Application No. 01', 'Application No. 02', 'Application No. 02', 'Application No. 98', 'Application No. 98']

Brevet US7420201 - Strained-semiconductor-on-insulator device structures with elevated source ... - Google�BrevetsRecherche Images Maps Play YouTube Actualit�s Gmail Drive Plus » Recherche avanc�e dans les brevets | Historique Web | Connexion Recherche avanc�e dans les brevets BrevetsThe benefits of strained semiconductors are combined with silicon-on-insulator approaches to substrate and device fabrication....http://www.google.fr/patents/US7420201?utm_source=gb-gplus-shareBrevet US7420201 - Strained-semiconductor-on-insulator device structures with elevated source/drain regions Num�ro de publicationUS7420201 B2Type de publicationOctroi Num�ro de demande11/125,507 Date de publication2 sept. 2008 Date de d�p�t10 mai 2005 Date de priorit�7 juin 2002Autre r�f�rence de publicationUS6995430, US7259388, US7297612, US7414259, US7588994, US7838392, US20040005740, US20050189563, US20050199954, US20050205934, US20050212061, US20050218453, US20110318893 Num�ro de publication11125507, 125507, US 7420201 B2, US 7420201B2, US-B2-7420201, US7420201 B2, US7420201B2 InventeursMatthew T. Currie, Eugene A. Fitzgerald, Richard Hammond, Thomas A. Langdo, Anthony J. Lochtefeld Cessionnaire d'origineAmberwave Systems CorporationCitations de brevets (110), Citations hors brevets (99), R�f�renc� par (2), Classifications (63) Liens externes: USPTO, Cession USPTO, EspacenetStrained-semiconductor-on-insulator device structures with elevated source/drain regionsUS 7420201 B2 R�sum� The benefits of strained semiconductors are combined with silicon-on-insulator approaches to substrate and device fabrication.
RELATED APPLICATIONS This application is a continuation application of U.S. Ser. No. 10/456,103, filed Jun. 6, 2003, which claims the benefit of U.S. Provisional Application 60/386,968 filed Jun. 7, 2002, U.S. Provisional Application 60/404,058 filed Aug. 15, 2002, and U.S. Provisional Application 60/416,000 filed Oct. 4, 2002; the entire disclosures of this nonprovisional utility patent application and these three provisional applications are hereby incorporated by reference.
Raman spectroscopy data enabled a comparison of the bonded and cleaved structure before and after SiGe layer 16 removal. Based on peak positions the compostion of the relaxed SiGe layer and strain in the Si layer may be calculated. See, for example, J. C. Tsang, et al., J. Appl. Phys. 75 (12) p. 8098 (1994), incorporated herein by reference. The fabricated SSOI structure 100 had a clear strained Si peak visible at �511/cm. Thus, the SSOI structure 100 maintained greater than 1% tensile strain in the absence of the relaxed SiGe layer 16. In addition, the absence of Ge-Ge, Si�Ge, and Si-Si relaxed SiGe Raman peaks in the SSOI structure confirmed the complete removal of SiGe layer 16.
Citations de brevets Brevet cit� Date de d�p�t Date de publication D�posant TitreUS401004527 avr. 19761 mars 1977Ruehrwein; Robert A.Process for production of III-V compound crystalsUS4282543 *19 nov. 19794 ao�t 1981Fujitsu LimitedSemiconductor substrate and method for the preparation of the sameUS4329706 *1 mars 197911 mai 1982International Business Machines CorporationDoped polysilicon silicide semiconductor integrated circuit interconnectionsUS437051026 sept. 198025 janv. 1983California Institute Of TechnologyGallium arsenide single crystal solar cell structure and method of makingUS452266212 ao�t 198311 juin 1985Hewlett-Packard CompanyCVD lateral epitaxial growth of silicon over insulatorsUS4570328 *7 mars 198318 f�vr. 1986Motorola, Inc.Method of producing titanium nitride MOS device gate electrodeUS464985919 f�vr. 198517 mars 1987The United States Of America As Represented By The United States Department Of EnergyReactor design for uniform chemical vapor deposition-grown films without substrate rotationUS470430220 ao�t 19863 nov. 1987Commissariat A L'Energie AtomiqueProcess for producing an insulating layer buried in a semiconductor substrate by ion implantationUS47107881 d�c. 19861 d�c. 1987Licentia Patent-Verwaltungs-GmbhModulation doped field effect transistor with doped Si.sub.x Ge.sub.1-x -intrinsic Si layeringUS474944111 d�c. 19867 juin 1988General Motors CorporationSemiconductor mushroom structure fabricationUS478661531 ao�t 198722 nov. 1988Motorola Inc.Method for improved surface planarity in selective epitaxial siliconUS4833513 *27 sept. 198823 mai 1989Tdk CorporationMOS FET semiconductor device having a cell pattern arrangement for optimizing channel widthUS485107829 juin 198725 juil. 1989Harris CorporationDielectric isolation process using double wafer bondingUS485798614 juil. 198615 ao�t 1989Kabushiki Kaisha ToshibaShort channel CMOS on 110 crystal planeUS496350624 avr. 198916 oct. 1990Motorola Inc.Selective deposition of amorphous and polycrystalline siliconUS49874626 janv. 198722 janv. 1991Texas Instruments IncorporatedPower MISFETUS499097927 avr. 19895 f�vr. 1991Eurosil Electronic GmbhNon-volatile memory cellUS499777620 juin 19905 mars 1991International Business Machines Corp.Complementary bipolar transistor structure and method for manufactureUS501368129 sept. 19897 mai 1991The United States Of America As Represented By The Secretary Of The NavyMethod of producing a thin silicon-on-insulator layerUS503434816 ao�t 199023 juil. 1991International Business Machines Corp.Process for forming refractory metal silicide layers of different thicknesses in an integrated circuitUS508987227 avr. 199018 f�vr. 1992North Carolina State UniversitySelective germanium deposition on silicon and resulting structuresUS509176718 mars 199125 f�vr. 1992At&T Bell LaboratoriesArticle comprising a lattice-mismatched semiconductor heterostructureUS510894627 juil. 199028 avr. 1992Motorola, Inc.Method of forming planar isolation regionsUS51555716 ao�t 199013 oct. 1992The Regents Of The University Of CaliforniaComplementary field effect transistors having strained superlattice structureUS51660843 sept. 199124 nov. 1992Motorola, Inc.Process for fabricating a silicon on insulator field effect transistorUS517758310 janv. 19915 janv. 1993Kabushiki Kaisha ToshibaHeterojunction bipolar transistorUS52022841 d�c. 198913 avr. 1993Hewlett-Packard CompanySelective and non-selective deposition of Si.sub.1-x Ge.sub.x on a Si subsrate that is partially masked with SiO.sub.2US520786430 d�c. 19914 mai 1993Bell Communications ResearchLow-temperature fusion of dissimilar semiconductorsUS520818212 nov. 19914 mai 1993Kopin CorporationDislocation density reduction in gallium arsenide on silicon heterostructuresUS521211026 mai 199218 mai 1993Motorola, Inc.Method for forming isolation regions in a semiconductor deviceUS521211223 mai 199118 mai 1993At&T Bell LaboratoriesSelective epitaxy of silicon in silicon dioxide apertures with suppression of unwanted formation of facetsUS522141324 avr. 199122 juin 1993At&T Bell LaboratoriesMethod for making low defect density semiconductor heterostructure and devices made therebyUS522570330 mai 19916 juil. 1993Mitsubishi Denki Kabushiki KaishaDual field effect transistor structure employing a single source regionUS52408761 juin 199231 ao�t 1993Harris CorporationMethod of fabricating SOI wafer with SiGe as an etchback film in a BESOI processUS524119713 sept. 199131 ao�t 1993Hitachi, Ltd.Transistor provided with strained germanium layerUS524284727 juil. 19927 sept. 1993North Carolina State University At RaleighSelective deposition of doped silion-germanium alloy on semiconductor substrateUS524320730 nov. 19927 sept. 1993Texas Instruments IncorporatedMethod to integrate HBTs and FETsUS525044517 janv. 19925 oct. 1993Texas Instruments IncorporatedDiscretionary gettering of semiconductor circuitsUS528508618 juin 19928 f�vr. 1994At&T Bell LaboratoriesSemiconductor devices with low dislocation defectsUS529143912 sept. 19911 mars 1994International Business Machines CorporationSemiconductor memory cell and memory array with inversion layerUS52945648 mars 199315 mars 1994Thomson-CsfMethod for the directed modulation of the composition or doping of semiconductors, notably for the making of planar type monolithic electronic components, use of the method and corresponding productsUS529845221 f�vr. 199229 mars 1994International Business Machines CorporationMethod and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layersUS530483415 janv. 199319 avr. 1994At&T Bell LaboratoriesSelective epitaxy of silicon in silicon dioxide apertures with suppression of unwanted formation of facetsUS531045119 ao�t 199310 mai 1994International Business Machines CorporationMethod of forming an ultra-uniform silicon-on-insulator layerUS531695831 mai 199031 mai 1994International Business Machines CorporationMethod of dopant enhancement in an epitaxial silicon layer by using germaniumUS53468481 juin 199313 sept. 1994Motorola, Inc.Method of bonding silicon and III-V semiconductor materialsUS537456415 sept. 199220 d�c. 1994Commissariat A L'Energie AtomiqueProcess for the production of thin semiconductor material filmsUS53995228 sept. 199321 mars 1995Fujitsu LimitedMethod of growing compound semiconductorUS540580225 mai 199411 avr. 1995Canon Kabushiki KaishaProcess of fabricating a semiconductor substrateUS541367930 juin 19939 mai 1995The United States Of America As Represented By The Secretary Of The NavyMethod of producing a silicon membrane using a silicon alloy etch stop layerUS54242439 sept. 199413 juin 1995Fujitsu LimitedMethod of making a compound semiconductor crystal-on-substrate structureUS54260699 avr. 199220 juin 1995Dalsa Inc.Method for making silicon-germanium devices using germanium implantationUS54263168 juin 199420 juin 1995International Business Machines CorporationTriple heterojunction bipolar transistorUS54398436 sept. 19948 ao�t 1995Canon Kabushiki KaishaMethod for preparing a semiconductor substrate using porous siliconUS54422059 ao�t 199315 ao�t 1995At&T Corp.Semiconductor heterostructure devices with strained semiconductor layersUS546124329 oct. 199324 oct. 1995International Business Machines CorporationSubstrate for tensilely strained semiconductorUS546125010 ao�t 199224 oct. 1995International Business Machines CorporationSiGe thin film or SOI MOSFET and method for making the sameUS546288311 avr. 199431 oct. 1995International Business Machines CorporationMethod of fabricating defect-free silicon on an insulating substrateUS547681314 nov. 199419 d�c. 1995Kabushiki Kaisha ToshibaMethod of manufacturing a bonded semiconductor substrate and a dielectric isolated bipolar transistorUS547903327 mai 199426 d�c. 1995Sandia CorporationComplementary junction heterostructure field-effect transistorUS548466421 janv. 199416 janv. 1996Fujitsu LimitedHetero-epitaxially grown compound semiconductor substrateUS55232438 juin 19944 juin 1996International Business Machines CorporationMethod of fabricating a triple heterojunction bipolar transistorUS55235921 f�vr. 19944 juin 1996Hitachi, Ltd.Semiconductor optical device, manufacturing method for the same, and opto-electronic integrated circuit using the sameUS553471320 mai 19949 juil. 1996International Business Machines CorporationComplementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layersUS553636123 janv. 199516 juil. 1996Canon Kabushiki KaishaProcess for preparing semiconductor substrate by bonding to a metallic surfaceUS55407854 avr. 199430 juil. 1996International Business Machines CorporationFabrication of defect free silicon on an insulating substrateUS554812814 d�c. 199420 ao�t 1996The United States Of America As Represented By The Secretary Of The Air ForceDirect-gap germanium-tin multiple-quantum-well electro-optical devices on silicon or germanium substratesUS557137318 mai 19945 nov. 1996Memc Electronic Materials, Inc.Method of rough polishing semiconductor wafers to reduce surface roughnessUS557204315 mai 19955 nov. 1996The Furukawa Electric Co., Ltd.Schottky junction device having a Schottky junction of a semiconductor and a metalUS559652713 f�vr. 199521 janv. 1997Nippon Steel CorporationElectrically alterable n-bit per cell non-volatile memory with reference cellsUS560787629 d�c. 19954 mars 1997Xerox CorporationFabrication of quantum confinement semiconductor light-emitting devicesUS56173515 juin 19951 avr. 1997International Business Machines CorporationThree-dimensional direct-write EEPROM arrays and fabrication methodsUS56309055 juin 199520 mai 1997The Regents Of The University Of CaliforniaMethod of fabricating quantum bridges by selective etching of superlattice structuresUS56332026 juin 199627 mai 1997Intel CorporationHigh tensile nitride layerUS56591877 juin 199519 ao�t 1997International Business Machines CorporationLow defect density/arbitrary lattice constant heteroepitaxial layersUS56839343 mai 19964 nov. 1997Motorola, Inc.Enhanced mobility MOSFET device and methodUS569886913 sept. 199516 d�c. 1997Kabushiki Kaisha ToshibaInsulated-gate transistor having narrow-bandgap-sourceUS570542122 nov. 19956 janv. 1998Mitsubishi Materials CorporationA SOI substrate fabricating methodUS571045023 d�c. 199420 janv. 1998Intel CorporationTransistor with ultra shallow tip and method of fabricationUS571441311 d�c. 19953 f�vr. 1998Intel CorporationMethod of making a transistor having a deposited dual-layer spacer structureUS571477719 f�vr. 19973 f�vr. 1998International Business Machines CorporationSi/SiGe vertical junction field effect transistorUS572862316 mars 199517 mars 1998Nec CorporationMethod of bonding a III-V group compound semiconductor layer on a silicon substrateUS57395678 nov. 199414 avr. 1998Wong; Chun Chiu D.Highly compact memory device with nonvolatile vertical transistor memory cellUS575989819 d�c. 19962 juin 1998International Business Machines CorporationProduction of substrate for tensilely strained semiconductorUS577734718 juil. 19977 juil. 1998Hewlett-Packard CompanyVertical CMOS digital multi-valued restoring logic deviceUS578661216 avr. 199628 juil. 1998Mitsubishi Denki Kabushiki KaishaSemiconductor device comprising trench EEPROMUS57866148 avr. 199728 juil. 1998Taiwan Semiconductor Manufacturing Co., Ltd.Separated floating gate for EEPROM applicationUS579267930 ao�t 199311 ao�t 1998Sharp Kabushiki KaishaMethod for forming silicon-germanium/Si/silicon dioxide heterostructure using germanium implantUS58083444 f�vr. 199715 sept. 1998International Business Machines CorporationSingle-transistor logic and CMOS invertersUS582157730 nov. 199213 oct. 1998International Business Machines CorporationGraded channel field effect transistorUS584741916 sept. 19978 d�c. 1998Kabushiki Kaisha ToshibaSi-SiGe semiconductor device and method of fabricating the sameUS585569313 d�c. 19955 janv. 1999Sgs-Thomson Microelectronics S.R.L.Wafer of semiconductor material for fabricating integrated devices, and process for its fabricationUS586383018 sept. 199526 janv. 1999Commissariat A L'Energie AtomiqueProcess for the production of a structure having a thin semiconductor film on a substrateUS587679623 d�c. 19962 mars 1999France TelecomProcess for selectively depositing a refractory metal silicide on silicon, and silicon wafer metallized using this processUS587707031 mai 19972 mars 1999Max-Planck SocietyMethod for the transfer of thin layers of monocrystalline material to a desirable substrateUS588298726 ao�t 199716 mars 1999International Business Machines CorporationSmart-cut process for the production of thin semiconductor material filmsUS589176927 f�vr. 19986 avr. 1999Motorola, Inc.Method for forming a semiconductor device having a heteroepitaxial layerUS59067086 d�c. 199525 mai 1999Lawrence Semiconductor Research Laboratory, Inc.Silicon-germanium-carbon compositions in selective etch processesUS591247925 juil. 199715 juin 1999Sony CorporationHeterojunction bipolar semiconductor deviceUS59230463 sept. 199713 juil. 1999Kabushiki Kaisha ToshibaQuantum dot memory cellUS59306321 d�c. 199727 juil. 1999Advanced Micro DevicesProcess of fabricating a semiconductor device having cobalt niobate gate electrode structureUS594356019 avr. 199624 ao�t 1999National Science CouncilMethod to fabricate the thin film transistorUS5951757 *6 mai 199714 sept. 1999The United States Of America As Represented By The Secretary Of The NavyMethod for making silicon germanium alloy and electric device structuresUS596381716 oct. 19975 oct. 1999International Business Machines CorporationBulk and strained silicon on insulator using local selective oxidationUS5998807 *9 sept. 19977 d�c. 1999Siemens AktiengesellschaftIntegrated CMOS circuit arrangement and method for the manufacture thereofUS6319799 *9 mai 200020 nov. 2001Board Of Regents, The University Of Texas SystemHigh mobility heterojunction transistor and methodUS20020140031 *31 mars 20013 oct. 2002Kern RimStrained silicon on insulator structuresUS20030141548 *30 janv. 200231 juil. 2003International Business Machines CorporationHigh mobility transistors in soi and method for formingUS20040029323 *29 juin 200112 f�vr. 2004Akihiro ShimizuSemiconductor device and method for fabricating the sameWO2002043151A1 *29 juin 200130 mai 2002Hitachi Ulsi Systems Co., Ltd.Semiconductor device and method for fabricating the same* Cit� par l'examinateurCitations hors brevetsR�f�rence1"2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out," IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992) pp. 136-140.2Armstrong et al., "Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors," IEDM Technical Digest (1995) pp. 761-764.3Armstrong, "Technology for SiGe Heterostructure-Based CMOS Devices", PH.D Thesis, Massachusetts Institute of Technology (1999) pp. 1-154.4Augusto et al., "Proposal for a New Process Flow for the Fabrication of Silicon-Based Complementary MOD-MOSFETs without Ion Implantation," Thin Solid Films, vol. 294, No. 1-2 (1997) pp. 254-258.5Barradas et al., "RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors," Modern Physics Letters B (2001) (abstract).6Batterman, "Hillocks, Pits, and Etch Rate in Germanium Crystals," Journal of Applied Physics, vol. 28, No. 11 (Nov. 1957), pp. 1236-1241.7Bohg, "Ethylene Diamine-Pyrocatechol-Water Mixture Shows Etching Anomaly in Boron-Doped Silicon," Journal of the Electrochemical Society, vol. 118, No. 2 (Feb. 1971), pp. 401-402.8Borenstein et al., "A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining," Proceedings of the 1999 12<SUP>th </SUP>IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210.9Bouillon et al., "Search for the optimal channel architecture for 0.18/0.12 mum bulk CMOS Experimental study," IEEE (1996) pp. 21.2.1-21.2.4.10Brunner et al., "Molecular beam epitaxy growth and thermal stability of Si<SUB>1-x</SUB>Ge<SUB>x </SUB>layers on extremely thin silicon-on-insulator substrates," Thin Solid Films, vol. 321 (1998), pp. 245-250.11Bufler et al., "Hole transport in strained Si<SUB>1-x</SUB>Ge<SUB>x </SUB>alloys on Sil-yGey substrates," Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602.12Burghartz et al., "Microwave Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology", IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1 (Jan. 1996) pp. 100-104.13Canaperi et al., "Preparation of a relaxed Si-Ge layer on an insulator in fabricating high-speed semiconductor devices with strained epitaxial films," International Business Machines Corporation, USA (2002) (abstract).14Carlin et al., "High Efficiency GaAs-on-Si Solar Cells with High Voc Using Graded GeSi Buffers," IEEE (2000) pp. 1006-1011.15Chang et al., "Selective Etching of SiGe/Si Heterostructures," Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 202-204.16Chen et al., "The Band Model and the Etching Mechanism of Silicon in Aqueous KOH," Journal of the Electrochemical Society, vol. 142, No. 1 (Jan. 1995), pp. 170-176.17Cheng et al., "Electron Mobility Enhancement in Strained-Si n-MOSFETs Fabricated on SiGe-on-Insulator (SGOI) Substrates," IEEE Electron Device Letters, vol. 22, No. 7 (Jul. 2001) pp. 321-323.18Cheng et al., "Relaxed Silicon-Germanium on Insulator Substrate by Layer Transfer," Journal of Electronic Materials, vol. 30, No. 12 (2001) pp. L37-L39.19Cullis et al, "Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions," Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931.20Currie et al., "Carrier mobilities and process stability of strained Si N- and p-MOSFETs on SiGe virtual substrates," J. Vac. Sci. Technol. B., vol. 19, No. 6 (Nov./Dec. 2001) pp. 2268-2279.21Currie et al., "Controlling Threading Dislocation in Ge on Si Using Graded SiGe Layers and Chemical-Mechanical Polishing," vol. 72 No. 14 (Apr. 6, 1998) pp. 1718-1720.22Desmond et al., "The Effects of Process-Induced Defects on the Chemical Selectivity of Highly Doped Boron Etch Stops in Silicon," Journal of the Electrochemical Society, vol. 141, No. 1 (Jan. 1994), pp. 178-184.23Eaglesham et al., "Dislocation-Free Stanski-Krastanow Growth of Ge on Si(100)," Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990) pp. 1943-1946.24Ehman et al., "Morphology of Etch Pits on Germanium Studied by Optical and Scanning Electron Microscopy," Journal of Applied Physics, vol. 41, No. 7 (Jun. 1970), pp. 2824-2827.25Examination Report for European Patent Application No. 01 973 651.1-1528, dated Mar. 22, 2004, 3 pages.26Examination Report for European Patent Application No. 01 973 651.1-1528, dated Nov. 12, 2004, 9 pages.27Examination Report for European Patent Application No. 01 989 893.1-1235, dated Aug. 16, 2004, 5 pages.28Examination Report for European Patent Application No. 02 709 406.9-2203, dated Mar. 24, 2005, 5 pages.29Examination Report for European Patent Application No. 02 709 406.9-2203, dated May 11, 2004, 3 pages.30Examination Report for European Patent Application No. 98 931 529.6-2203, dated Jan. 10, 2002, 4 pages.31Examination Report for European Patent Application No. 98 931 529.6-2203, dated May 9, 2003, 5 pages.32Feij�o et al., "Epitaxial Si-Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator," Journal of Electronic Materials, vol. 23, No. 6 (Jun. 1994) pp. 493-496.33Feij�o et al., "Etch Stop Barriers in Silicon Produced by Ion Implantation of Electrically Non-Active Species," Journal of the Electrochemical Society, vol. 139, No. 8 (Aug. 1992, pp. 2309-2313.34Finne et al., "A Water-Amine-Complexing Agent System for Etching Silicon," Journal of the Electrochemical Society, vol. 114, No. 9 (Sep. 1967), pp. 965-970.35Fischetti et al., "Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys," J. Appl. Phys., vol. 80, No. 4 (Aug. 15, 1996) pp. 2234-2252.36Fischetti, "Long-range Coulomb interactions in small Si devices. Part II. Effective electron mobility in thin-oxide structures," Journal of Applied Physics, vol. 89, No. 2 (Jan. 15, 2001) pp. 1232-1250.37Fitzgerald et al., "Dislocation dynamics in relaxed graded composition semiconductors," Materials Science and Engineering B67 (1999) pp. 53-61.38Fitzgerald et al., "Dislocations in Relaxed SiGe/Si Heterostructures," Physica Status Solidi A, Applied Research, Berlin, DE, vol. 171, Nr. 1, pp. 227-238, Jan. 16, 1999.39Fitzgerald et al., "Relaxed Ge<SUB>x</SUB>Si<SUB>1-x </SUB>structures for III-V integration with Si and high mobility two-dimensional electron gases in Si," AT&T Bell Laboratories, Murray Hill, NJ 07974 (1992) American Vacuum Society, pp. 1807-1819.40Fitzgerald et al., "Totally Relaxed Ge<SUB>x</SUB>Si<SUB>1-x </SUB>Layers with Low Threading Dislocation Densities Grown on Si Substrates," Applied Physics Letters, vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813.41Fitzgerald, "GeSi/Si Nanostructures," Annual Review of Materials Science, vol. 25 (1995), pp. 417-454.42Frank, "Orientation-Dependent Dissolution of Germanium," Journal of Applied Physics, vol. 31, No. 11 (Nov. 1960), pp. 1996-1999.43Fukatsu, "SiGe-based semiconductor-on-insulator substrate created by low-energy separation-by-implanted-oxygen," Applied Physics Letters, vol. 72, No. 26 (Jun. 29, 1998), pp. 3485-3487.44Gannavaram, et al., "Low Temperature (<=800� C.) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS," IEEE International Electron Device Meeting Technical Digest, (2000), pp. 437-440.45Garone et al., "Silicon vapor phase epitaxial growth catalysis by the presence of germane," Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277.46Ge et al., "Process-Strained Si (PSS) CMOS Technology Featuring 3D Strain Engineering," IEEE International Electron Devices Meeting Technical Digest, (2003) pp. 73-76.47Ghandi et al., "Chemical Etching of Germanium," Journal of the Electrochemical Society, vol. 135, No. 8 (Aug. 1988), pp. 2053-2054.48Ghani et al., "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors," IEEE International Electron Devices Meeting Technical Digest, (2003), 978-980.49Godbey et al., "A Si<SUB>0.7</SUB>Ge<SUB>0.3 </SUB>strained-layer etch stop for the generation of thin layer undoped silicon," Applied Physics Letters, vol. 56, No. 4 (Jan. 22, 1990), pp. 373-375.50Godbey et al., (1990) "Fabrication of Bond and Etch-Back Silicon Insulator Using a Strained SI<SUB>0.7</SUB>Ge<SUB>0.3 . </SUB>Layer as an Etch Stop," Journal of the Electrical Society, vol. 137, No. 10 (Oct. 1990) pp. 3219-3223.51Gray and Meyer, "Phase-Locked Loops", Analysis and Design of Analog Integrated Circuits (1984) pp. 605-632.52Grillot et al., "Acceptor diffusion and segregation in (AI<SUB>x</SUB>Ga<SUB>1-x</SUB>)<SUB>0.5</SUB>In<SUB>0.5</SUB>P heterostructures," Journal of Applied Physics, vol. 91, No. 8 (2002), pp. 4891-4899.53Gr�tzmacher et al., "Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere," Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533.54Hackbarth et al., "Alternatives to thick MBE-grown relaxed SiGe buffers," Thin Solid Films, vol. 369, No. 1-2 (Jul. 2000) pp. 148-151.55Hackbarth et al., "Strain relieved SiGe buffers for Si-based heterostructure field-effect transistors," Journal of Crystal Growth, vol. 201/202 (1999) pp. 734-738.56Halsall et al., "Electron diffraction and Raman studies of the effect of substrate misorientation on ordering in the AlGalnP system," Journal of Applied Physics, vol. 85, No. 1 (1999), pp. 199-202.57Hamada et al., "A New Aspect of Mechanical Stress Effects in Scaled MOS Devices," IEEE Transactions on Electron Devices, vol. 38, No. 4 (Apr. 1991), pp. 895-900.58Herzog et al., "SiGe-based FETs: buffer issues and device results," Thin Solid Films, vol. 380 (2000) pp. 36-41.59Herzog et al., "X-Ray Investigation of Boron- and Germanium-Doped Silicon Epitaxial Layers," Journal of the Electrochemical Society, vol. 131, No. 12 (Dec. 1984), pp. 2969-2974.60H�ck et al., "Carrier mobilities in modulation doped Si<SUB>1-x</SUB>Ge<SUB>x </SUB>heterostructures with respect to FET applications," Thin Solid Films, vol. 336 (1998) pp. 141-144.61H�ck et al., "High hole mobility in Si<SUB>0.17 </SUB>Ge<SUB>0.83 </SUB>channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition," Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922.62Hock et al., "High performance 0.25 mum p-type Ge/SiGe MODFETs," Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.63Holmes, "The Orientation Dependence of Etching Effects on Germanium Crystals," Acta Metallurgica, vol. 7, No. 4 (Apr. 1959), pp. 283-290.64Hsu et al., "Surface morphology of related Ge<SUB>x</SUB>Si<SUB>1-x </SUB>films," Appl. Phys. Lett., vol. 61, No. 11 (1992), pp. 1293-1295.65Huang et al., "Isolation Process Dependence of Channel Mobility in Thin-Film SOI Devices," IEEE Electron Device Letters, vol. 17, No. 6 (Jun. 1996), pp. 291-293.66Huang et al., "LOCOS-Induced Stress Effects on Thin-Film SOI Devices," IEEE Transactions on Electron Devices, vol. 44, No. 4 (Apr. 1997), pp. 646-650.67Huang et al., "The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits", IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul. 1998, pp. 1023-1036.68Huang et al., (2001) "Carrier Mobility enhancement in strained Si-on-insulatoir fabricated by wafer bonding", 2001 Symposium on VLSI Technology, Digest of Technical Papers, pp. 57-58.69Huang, et al., "Reduction of Source/Drain Series Resistance and Its Impact on Device Performance for PMOS Transistors with Raised Si<SUB>1-x</SUB>Ge<SUB>x </SUB>Source/Drain", IEEE Electron Device Letters, vol. 21, No. 9, (Sep. 2000) pp. 448-450.70Hunt et al., "Highly Selective Etch Stop by Stress Compensation for Thin-Film BESOI," 1990 IEEE/SOI Technology Conference, (Oct. 2-4, 1990), pp. 145-146.71IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990, "Optimal Growth Technique and Structure for Strain Relaxation of Si-Ge Layers on Si Substrates", pp. 330-331.72Iida et al., "Thermal behavior of residual strain in silicon-on-insulator bonded wafer and effects on electron mobility," Solid-State Electronics, vol. 43 (1999), pp. 1117-1120.73International Search Report for Patent Application No. PCT/US 98/13076, dated Oct. 27, 1998, 2 pages.74International Search Report for Related International Application No. PCT/US/18007, Jan. 5, 2004.75Ishikawa et al., "SiGe-on-insulator substrate using SiGe alloy grown Si(001)," Applied Physics Letters, vol. 75, No. 7 (Aug. 16, 1999) pp. 983-985.76Ismail et al., "Modulation-doped n-type Si/SiGe with inverted interface," Appl. Phys. Lett., vol. 65, No. 10 (Sep. 5, 1994) pp. 1248-1250.77Ismail, "Si/SiGe High-Speed Field-Effect Transistors," Electron Devices Meeting, Washington, D.C. (Dec. 10, 1995) pp. 20.1.1-20.1.4.78Ito et al., "Mechanical Stress Effect on Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design," IEEE International Electron Devices Meeting Technical Digest, (2000), pp. 247-250.79Jaccodine, "Use of Modified Free Energy Theorems to Predict Equilibrium Growing and Etching Shapes," Journal of Applied Physics, vol. 33, No. 8 (Aug. 1962), pp. 2643-2647.80Kearney et al., "The effect of alloy scattering on the mobility of holes in a Si<SUB>1-x</SUB>Ge<SUB>x </SUB>quantum well," Semicond. Sci Technol., vol. 13 (1998) pp. 174-180.81Kern, "Chemical Etching of Silicon, Germanium, Gallium, Arsenide, and Gallium Phosphide," RCA Review, vol. 39 (Jun. 1978), pp. 278-308.82Kim et al., "A Fully Integrated 1.9-GHz CMOS Low-Noise Amplifier," IEEE Microwave and Guided Wave Letters, vol. 8, No. 8 (Aug. 1998) pp. 293-295.83Klauk et al., "Thermal stability of undoped strained Si channel SiGe heterostructures," Applied Physics Letter, No. 68, Apr. 1, 1996. pp, 1975-1977.84Koester et al., "Extremely High Transconductance Ge/Si<SUB>0.4</SUB>Ge<SUB>0.6 </SUB>p-MODFET's Grown by UHV-CVD," IEEE Electron Device Letters, vol. 21, No. 3 (Mar. 2000) pp. 110-112.85K�nig et al., "p-Type Ge-Channel MODFET's with High Transconductance Grown on Si Substrates," IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993) pp. 205-207.86K�nig et al., "SiGe HBTs and HFETs," Solid-State Electronics, vol. 38, No. 9 (1995) pp. 1595-1602.87Kunznetsov et al., "Technology for high-performance n-channel SiGe modulation-doped field-effect transistors," J. Vac. Sci. Technol., B 13(6) (Nov./Dec. 1995) pp. 2892-2896.88Lang et al., "Bulk Micromachining of Ge for IR Gratings," Journal of Micromechanics and Microengineering, vol. 6, No. 1 (Mar. 1996), pp. 46-48.89Langdo et al., (2002) "Preparation of Novel SiGe-free Strained Si on Insulator Substrates" IEEE International SOI Conference, pp. 211-212 (XP002263057).90Larson, "Integrated Circuit Technology Options for RFIC's-Present Status and Future Directions", IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998, pp. 387-399.91Leancu et al., "Anisotropic Etching of Germanium," Sensors and Actuators, A46-47 (1996), pp. 35-37.92Lee et al., "CMOS RF Integrated Circuits at 5 GHz and Beyond", Proceedings of the IEEE, vol. 88, No. 10 (Oct. 2000) pp. 1560-1571.93Lee et al., "Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on Si<SUB>1-x</SUB>Ge<SUB>x</SUB>/Si virtual substrates," Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001) pp. 3344-3346.94Lee et al., "Strained Ge channel p-type MOSFETs fabricated on Si<SUB>1-x</SUB>Ge<SUB>x</SUB>/Si virtual substrates," Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A1.9.1-A1.9.5.95LeGoues et al., "Relaxation of SiGe thin films grown on Si/SiO<SUB>2 </SUB>substrates," Applied Physics Letters, vol. 75, No. 11 (Jun. 1, 1994), pp. 7240-7246.96Lehmann et al., "Implanted Carbon: An Effective Etch-Stop in Silicon," Journal of the Electrochemical Society, vol. 138, No. 5 (May 1991), pp. 3-4.97Leitz et al., "Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs," Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.10.1-A3.10.6.98Leitz et al., "Dislocation glide and blocking kinetics in compositionally graded SiGe/Si," Journal of Applied Physics, vol. 90, No. 6 (Sep. 15, 2001) pp. 2730-2736.99Leitz et al., "Hole mobility enhancements in strained Si/Sil-yGey p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si<SUB>1-x</SUB>Ge<SUB>x </SUB>(x<y) virtual substrates," Applied Physics Letters, vol. 79, No. 25 (Dec. 17, 2001) pp. 4246-4248. R�f�renc� par Brevet citant Date de d�p�t Date de publication D�posant TitreUS7947585 *4 d�c. 200624 mai 2011Electronics And Telecommunications Research InstituteMethod of manufacturing semiconductor deviceUS20100213511 *4 mai 201026 ao�t 2010Taiwan Semiconductor Manufacturing Company, Ltd.Lattice-Mismatched Semiconductor Structures and Related Methods for Device Fabrication* Cit� par l'examinateurClassifications Classification aux �tats-Unis257/18, 257/E21.448, 257/E21.121, 257/E21.703, 257/E21.127, 257/E27.112, 257/E21.371, 257/E21.57, 257/E29.298, 257/192, 257/E29.297, 257/E21.564, 257/E21.442, 257/E29.295, 257/E21.415, 257/E21.568, 257/E21.129 Classification internationaleH01L21/20, H01L27/12, H01L21/336, H01L21/84, H01L21/337, H01L21/762, H01L21/331, H01L29/786 Classification coop�rativeH01L21/76275, H01L21/76259, H01L21/76254, H01L21/28518, H01L21/76256, H01L29/785, H01L29/78603, H01L29/7849, H01L29/165, H01L29/78687, H01L29/66787, H01L29/66916, H01L21/84, H01L29/41783, H01L27/1203, H01L21/76264, H01L29/7842, H01L29/78684, H01L29/66242, H01L29/66772, H01L29/66628 Classification europ�enneH01L29/66M6T6F15C, H01L29/66M6T2H, H01L29/66M6T6T3, H01L29/78R, H01L29/417D12R, H01L21/762D8D, H01L21/285B4A, H01L29/66M6T6F11D3, H01L29/78R7, H01L21/762D8B, H01L21/762D8F, H01L27/12B, H01L29/786G, H01L21/762D20, H01L21/84, H01L29/786G2, H01L29/786AFaire pivoterImage d'origineAccueil Google - Plan du site - T�l�chargements par lot sur l'USPTO - R�gles de confidentialit� - Conditions d'utilisation - � propos de Google�Brevets - Envoyer des commentairesDonn�es fournies par IFI CLAIMS Patent Services©2012 Google