Source: http://www.google.com/patents/US7879675?dq=5251294
Timestamp: 2016-07-24 14:45:00
Document Index: 92498236

Matched Legal Cases: ['Application No. 094136197', 'Application No. 10', 'Application No. 05711376', 'Application No. 03817697', 'Application No. 112006001735', 'Application No. 11', 'Application No. 200680023301', 'Application No. 03817699', 'Application No. 2006', 'Application No. 200580007279', 'Application No. 95122087', 'Application No. 95122087', 'Application No. 95123858', 'Application No. 95123858', 'Application No. 95123858', 'Application No. 95135820', 'Application No. 95135820', 'Application No. 95135820', 'Application No. 200680021817', 'Application No. 200580032314', 'Application No. 200580032314', 'Application No. 2005070131', 'Application No. 200604766']

Patent US7879675 - Field effect transistor with metal source/drain regions - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA semiconductor device comprising a gate electrode formed on a gate dielectric layer formed on a semiconductor film. A pair of source/drain regions are formed adjacent the channel region on opposite sides of the gate electrode. The source and drain regions each comprise a semiconductor portion adjacent...http://www.google.com/patents/US7879675?utm_source=gb-gplus-sharePatent US7879675 - Field effect transistor with metal source/drain regionsAdvanced Patent SearchPublication numberUS7879675 B2Publication typeGrantApplication numberUS 12/114,227Publication dateFeb 1, 2011Priority dateMar 14, 2005Fee statusPaidAlso published asUS20060202266, US20090325350Publication number114227, 12114227, US 7879675 B2, US 7879675B2, US-B2-7879675, US7879675 B2, US7879675B2InventorsMarko Radosavljevic, Suman Datta, Brian S. Doyle, Jack Kavalieros, Justin K. Brask, Mark L. Doczy, Amian Majumdar, Robert S. ChauOriginal AssigneeIntel CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (446), Non-Patent Citations (124), Referenced by (11), Classifications (22), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetField effect transistor with metal source/drain regions
US 7879675 B2Abstract
A semiconductor device comprising a gate electrode formed on a gate dielectric layer formed on a semiconductor film. A pair of source/drain regions are formed adjacent the channel region on opposite sides of the gate electrode. The source and drain regions each comprise a semiconductor portion adjacent to and in contact with the semiconductor channel and a metal portion adjacent to and in contact with the semiconductor portion.
forming a gate electrode having a pair of laterally opposite sidewalls on a gate dielectric layer formed on a semiconductor layer;
forming a pair of source/drain extensions in said semiconductor layer on opposite sides of said gate electrode;
forming a pair of sidewall spacers adjacent to said sidewalls of said gate electrode and on said source/drain extensions;
forming a pair of source/drain contact regions in said semiconductor layer on opposite sides of said sidewall spacers;
forming an interlayer dielectric adjacent to said sidewall spacers and over said source/drain contact regions;
etching a pair of contact openings through said interlayer dielectric to expose a portion of said source/drain contact regions;
etching away a portion of said source/drain contact regions to form a pair of etched-out source/drain contact regions, each etched-out source/drain contact region having an opening into said semiconductor layer, wherein each opening into said semiconductor layer is larger than each of the pair of contact openings formed through said interlayer dielectric; and
depositing a metal film into said contact openings and into said etched-out source/drain contact regions.
2. The method of claim 1 wherein said metal film in said etched-out source/drain contact regions directly contacts said source/drain extensions.
3. The method of claim 1 wherein said metal film is formed beneath said sidewall spacers.
4. The method of claim 1 wherein said source/drain extensions are formed by ion implanting dopants in alignment with said sidewalls of said gate electrode.
5. The method of claim 1 wherein said source/drain contact regions are formed by ion implanting dopants into said semiconductor film in alignment with the outside edges of said sidewall spacers.
6. A method of forming a nonplanar transistor comprising:
forming a semiconductor body having a top surface opposite a bottom surface formed on an insulating layer of an insulating substrate, said semiconductor body having a pair of laterally opposite sidewalls;
forming a gate electrode having a pair of laterally opposite sidewalls on said gate dielectric layer and on the top surface of said semiconductor body and adjacent to said gate dielectric layer on said sidewalls of said semiconductor body;
forming a pair of sidewalls spacers adjacent to said gate electrode and on and adjacent to said source/drain extensions formed in said semiconductor body;
forming a pair of source/drain contact regions in said semiconductor body on opposite sides of said sidewall spacers;
forming an interlayer dielectric layer over and adjacent to said semiconductor body and adjacent to said sidewall spacers;
etching a pair of contact openings through said interlayer dielectric layer to said source/drain contact regions in said semiconductor body;
etching away a portion of said source/drain contact regions in said semiconductor body, wherein said etching of said portion of said source/drain contact regions in said semiconductor body etches until said insulating layer of said insulating substrate is reached; and
depositing a metal film in said contact openings and in said etched away portion of said semiconductor body.
7. The method of claim 6 wherein said metal film in said etched away portion of said semiconductor body contacts said source/drain extension regions.
8. A method of forming a nonplanar transistor comprising:
etching away a portion of each of said source/drain contact regions in said semiconductor body to provide a pair of openings into said semiconductor body, wherein each opening of said pair of openings into said semiconductor body is larger than each of the contact openings formed through said interlayer dielectric; and
This application is a divisional of U.S. patent application Ser. No. 11/080,765, filed Mar. 14, 2005, now abandoned (U.S. Patent Application Publication No. US 2006-0202266), published Sep. 14, 2006, the entire contents of which are hereby incorporated by reference herein.
The present invention relates to the field of semiconductor devices and more particularly to a semiconductor device having a source/drain region comprising a semiconductor portion and a metal portion.
In order to increase the performance of modern integrated circuits, such as microprocessors, silicon on insulator (SOI) transistors have been proposed. Silicon on insulator (SOI) transistors have an advantage in that they can be operated in a fully depleted manner. Fully depleted transistors have an advantage of an ideal subthreshold gradient for optimized on-current/off-current ratios. An example of an proposed SOI transistor which can be operated in a fully depleted manner is a tri-gate transistor 100, such as illustrated in FIG. 1. Tri-gate transistor 100 includes a silicon body 104 formed on insulating substrate 102 having a buried oxide layer 103 formed on a monocrystalline silicon substrate 105. A gate dielectric layer 106 is formed on the top and sidewalls of silicon body 104 as shown in FIG. 1. A gate electrode 108 is formed on the gate dielectric layer and surrounds the body 104 on three sides essentially providing a transistor 100 having three gate electrodes (G1, G2, G3) one on each side of silicon body 104 and one on the top surface of the silicon body 104. A source region 110 and a drain region 112 are formed in the silicon body 104 on opposite sides of the gate electrode 108 as shown in FIG. 1. An advantage of the tri-gate transistor 100 is that it exhibits good short channel effects (SCE). One reason tri-gate transistor 100 has good short channel effects is that the nonplanarity of the device places the gate electrode 108 in such a way as to surround the active channel region. Unfortunately, as tri-gate devices become increasingly smaller, the external contact resistance (Rext) is increasingly becoming more significant portion of the overall device resistance. This is particularly problematic in three dimensional transistors (formed both by etching of Si wafer, or by chemical synthesis of nanowires), where the source region 110 and drain region 112 are formed in the narrow silicon body 104. Unfortunately, standard techniques for reducing contact resistance, such as by forming “raised” source/drain regions where additional epitaxial silicon is formed on the silicon body 104 is difficult to implement in nonplanar transistors. For example, it is difficult to grow “raised” epitaxial source/drain regions on the sides of the silicon body 104. For these reasons the devices suffer from high Rext and degraded performance.
FIG. 1 is an illustration of a cross-sectional view of a nonplanar transistor.
FIG. 2A is an illustration of an overhead/side view of a nonplanar transistor having a metal source and drain region in accordance with the present invention.
FIG. 2B is a cross-sectional view of a transistor illustrated in FIG. 2A taken through the semiconductor body.
FIG. 3A is an illustration of an overhead/side view of a nonplanar transistor having a metal source/drain region in accordance with an embodiment of the present invention.
FIG. 3B is a cross-sectional view a transistor illustrated in FIG. 3A taken through the semiconductor body.
FIG. 3C is a cross-section view of a transistor having a source and drain extension each comprising a metal portion, a doped semiconductor contact portion and an extension portion.
FIGS. 4A-4L illustrate a method of forming a nonplanar transistor having metal portions of a source and drain regions in accordance with embodiment of the present invention.
The present invention is a field effect transistor with metal source/drain regions and its method of fabrication. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. In other instances, well known semiconductor processes and manufacturing techniques have not been described in particular detail in order to not unnecessarily obscure the present invention.
In embodiments of the present invention, include a metal oxide semiconductor field effect transistor having a pair of source/drain regions which each comprise a semiconductor portion and a metal portion. In an embodiment of the present invention, a replacement source/drain technique is used to etch away a portion of the doped source/drain regions so that they can be replaced with a high conductivity metal, such as platinum and palladium. In this way, a lower R-external may be achieved since the metallic interconnect extends much closer towards the channel region. In an embodiment of the present invention, the metal portion of the source/drain region is made extremely close to the channel region such that the metal is formed adjacent to and in contact with the tip or source/drain extension portion of the source and drain regions. By forming the source region and drain region with a metal portion and a semiconductor portion allows for the scalable switching of the PNP or NPN junctions while bringing the high conductivity metal source/drain electrodes as close to the channel region as possible. In this way, the metal source and drain regions can extend all the way to the tips of the transistor enhancing the external conductivity while circumventing known disadvantages of metal source/drains in direct contact with the channel material (e.g., ambipolar conduction). Although the source/drain structure of the present invention is ideally suited for use in very small width and narrow transistors, such as nonplanar devices, the present invention can be utilized in any transistor where its small size or dimensions causes the transistor to have a high R-external.
An example of a transistor 200 having source/drain regions with metal portions in accordance with an embodiment of the present invention is illustrated in FIGS. 2A and 2B. FIG. 2A is an illustration of an overhead/side view of transistor 200 while FIG. 2B is an illustration of a cross-sectional view of transistor 200 taken through the semiconductor body. Transistor 200 includes a semiconductor body 204, such as an epitaxial silicon body, formed on an insulating substrate 202. The semiconductor body has top surface opposite a bottom surface formed on an insulating substrate and a pair of laterally opposite sidewalls. In an embodiment of the present invention, the semiconductor body has a height which is approximately equal to its width. A gate dielectric layer 206 is formed on the top surface and sidewalls of the semiconductor body 204 as shown in FIG. 2A. A gate electrode 208 is formed on and around the gate dielectric layer 206 formed on the top surface and sidewalls of the semiconductor body 204. The gate electrode 208 surrounds the channel region 210 of the semiconductor body 204 illustrated in FIG. 2A.
A source region 212 and a drain region 214 are formed in the semiconductor body 204 on opposite sides of the gate electrode 208 as shown in FIGS. 2A and 2B. The source region 212 includes a metal portion 216 and a doped semiconductor portion 218 and drain region 214 includes a metal portion 220 and a doped semiconductor portion 222. The portion of the semiconductor body 204 located between the source region 212 and drain region 214 defines a channel region 210 of transistor 200. The doped semiconductor portions 218 and 222 contact the channel region 210 of the semiconductor device. In an embodiment of the present invention, the metal portions 216 and 220 of the source and drain regions 212 and 214, respectively, extend as close as possible to the channel region 210 without actually contacting the channel region. In an embodiment of the present invention, the metal portion 216 and 220 are offset from the channel region 210 by doped semiconductor portions 218 and 222 by approximately 5 nanometers. In an embodiment of the present invention, the doped semiconductor regions have a doping concentration of between 1e20 and 1e21/cm3. In an embodiment of the present invention, the doped semiconductor portions 218 and 222 are doped to the opposite conductivity type than the dopant conductivity of the channel region 210 of the semiconductor body 204. In an embodiment of the present invention, metal regions 216 and 220 and the doped semiconductor regions 218 and 222 of the source and drain regions 212 and 214 extend completely through the semiconductor body 204 and contact the insulating substrate 202. In an embodiment of the present invention, the metal portions 216 and 220 are formed from a high conductivity metal. In an embodiment of the present invention, the metal portion 216 for the source region 212 and the metal portion 220 of the drain region 214 are formed from a material which forms favorable “Schottky barrier” properties with doped semiconductor portions 218 and 222 of the source and drain regions. In an embodiment of the present invention, when semiconductor portions 218 and 222 are silicon the metal portion may be platinum. In an embodiment of the present invention, when semiconductor 218 and 222 are carbon nanotubes the metal portions may be palladium. In an embodiment of the present invention, when forming a PFET (a p type field effect transistor) where the doped portions of source and drain regions are doped to a p type conductivity and the majority carriers are holes, the metal portions 216 and 220 of the source region 212 and drain region 214 can be a metal, such as but not limited to palladium and platinum. In an embodiment of the present invention, when forming NFET (an n type field effect transistor) where the doped source and drain regions are doped to an n type conductivity and the majority carriers are electrons, the metal portions of the source and drain region can be fabricated from a metal, such as but not limited to aluminum and titanium. It is to be appreciated that the source region 212 and drain region 214 can be collectively referred to as a pair of source/drain regions.
As shown in FIGS. 2A and 2B, an interlayer dielectric layer 230, such as but not limited to a silicon dioxide layer or a low-K dielectric, such as a fluorine doped silicon dioxide, a carbon doped oxide layer or a zeolite dielectric layer is formed over and around transistor 200. The interlayer dielectric layer 230 isolates transistor 200 from the upper levels of metallization used to interconnect the various transistors 200 formed on substrate 202 into functional integrated circuits, such as microprocessors, digital signal processors and memory devices. Metal plugs 232 and 234 are formed through the interlayer dielectric layer 230 and contact the metal portions 216 and 220 of the source and drain regions so electrical contact can be made thereto.
In an embodiment of the present invention, as illustrated in FIGS. 3A and 3B, transistor 200 can further include a pair of sidewall spacers 302 which are formed along and adjacent to the laterally opposite sidewalls of gate electrode 208. Sidewall spacers 302 can be formed from any suitable insulating layer, such as but not limited to silicon dioxide, silicon nitride or composite stack thereof. In an embodiment of the present invention, spacers 302 have a width of between 5-20 nanometers. In an embodiment of the present invention, transistor 200 includes a source extension or tip 304 and a drain extension or tip region 306. The source extension region 304 and drain extension region 306 are formed in the semiconductor body and are doped to n type conductivity for an NFET and doped to a p type conductivity for a PFET. The source and drain extensions are located beneath the sidewall spacers and extend slightly beneath the sidewalls of the gate electrode 208. In an embodiment of the present invention, the source extension and drain extension have a doping concentration level of between 5e19-5e20/cm3. In an embodiment of the present invention, the metal portion 216 of the source region 212 and the metal portion 220 of the drain region 214 extend slightly beneath the sidewall spacers and are in contact with the source and drain extension regions 304 and 306, respectively, as shown in FIG. 3B.
In an embodiment of the present invention, isolation regions 307 are formed on insulating substrate 202 in order to isolate transistor 200 from adjacent transistors formed on substrate 202. Isolation regions 307 can be formed from an insulating oxide film, such as silicon dioxide. In an embodiment of the present invention, the metal portion 216 of the source region 212 and the metal portion 220 of the drain region 214 are formed in contact with isolation region 306 as well as in contact with the source and drain extension regions 304 and 306, respectively.
In an embodiment of the present invention, the source region 212 further includes a source contact region 314 and a drain contact region 316 formed in semiconductor body 204. The source and drain contact regions 314 and 316 are heavily doped regions. Heavily doped contact region 314 and 316 are doped to the same conductivity type as the source and drain extensions 304 and 306, but are typically doped to a higher concentration level. In an embodiment of the present invention, the source and drain contact region have a doping concentration between 1e20-1e21/cm3. The heavily doped source and drain contact region 314 and 316 are formed between the source/drain extension regions 304 and 306, and the metal portions 216 and 220 as illustrated in FIG. 3C. As such, in an embodiment of the present invention, the metal portion 216 of the source region 212 is formed in direct contact with the heavily doped source contact region 314 and the metal portion 220 of the drain region 214 is in direct contact with the heavily doped drain contact region 316 as illustrated in FIG. 3C.
Gate electrode 208 can be formed of any suitable gate electrode material. In an embodiment of the present invention, gate electrode 208 comprises a polycrystalline silicon doped to a concentration density between 1�1019 to 1�1020 atom/cm3. In an embodiment of the present invention, the gate electrode can be a metal gate electrode, such as but not limited to tungsten, tantalum, titanium and their nitrides. In an embodiment of the present invention, the gate electrode is formed from a material having a midgap work function between 4.6 to 4.8 eV. It is to be appreciated, that gate electrode 208 need not necessarily be a single material and can be a composite stack of thin films, such as but not limited to a polycrystalline silicon/metal electrode or a metal/polycrystalline silicon electrode.
Semiconductor body 204 can be formed of any well known semiconductor material, such as but not limited to silicon (Si), germanium (Ge), silicon germanium (SixGey), gallium arsenide (GaAs), InSb, GaP, GaSb, and carbon nanotubes. Semiconductor body 204 can be formed of any well known material which can be reversely altered from an insulating state to a conductive state by applying external electrical controls. Semiconductor body 204 is ideally a single crystalline film when the best electrical performance of transistor 200 is desired. For example, semiconductor body 204 is a single crystalline film when transistor 200 is used in high performance applications, such as a high density circuit, such as microprocessors. Semiconductor body 204, however, can be a polycrystalline film when transistor 200 is used in applications requiring less stringent performance, such as in liquid crystal displays.
In an embodiment of the present invention, substrate 202 is an insulating substrate which includes a lower monocrystalline silicon substrate 201 upon which is formed in insulating layer 203, such as silicon dioxide film. Transistor 200, however, can be formed on any well known insulating substrate, such as a substrate formed from silicon dioxide, nitrides, oxides and sapphires. In an embodiment of the present invention, substrate 202 can be a semiconductor substrate, such as but not limited to a monocrystalline silicon substrate and a gallium arsenide substrate.
In an embodiment of the present invention, the channel region 210 is intrinsic or undoped monocrystalline silicon. In an embodiment of the present invention, the channel region 210 is doped monocrystalline silicon. When channel region 210 is doped, it is typically doped to a conductivity level between 1�1016 to 1�1019 atom/cm3. When channel region 210 is doped, it is typically doped to the opposite conductivity type of the doped semiconductor portion of the source region 212 and the doped semiconductor portion drain region 214.
Gate dielectric layer 206 is formed on and around the sides of semiconductor body 204 as shown in FIG. 2A. Gate dielectric layer 206 can be any well known gate dielectric layer. In an embodiment of the present invention, the gate dielectric layer is a silicon dioxide (SiO2), silicon oxynitride (SiOxNy), or a silicon nitride (Si3N4) dielectric layer. In an embodiment of the present invention, the gate dielectric layer 206 is a silicon oxynitride film formed to a thickness between 5-20 Å. In an embodiment of the present invention, gate dielectric 206 is a high k gate dielectric layer, such as a metal oxide dielectric, such as but not limited to tantalum pentaoxide, titanium oxide, hafnium oxide, zirconium oxide, aluminum oxide and various silicates or other high k dielectrics, such as lead zirconate titanate (BZT) and barium strontium titanate (BST). (For the purpose of the present invention, a high k dielectric layer is any dielectric film having a dielectric constant k greater than silicon dioxide (k=4.0) and ideally greater than 10).
A method of fabricating a field effect transistor with source and drain regions having metal portions in accordance with embodiments of the present invention is illustrated in FIGS. 4A-4L. The fabrication of the field effect transistor begins with a substrate 402. A silicon or semiconductor film 408 is formed on substrate 402 as shown in FIG. 4A. In an embodiment of the present invention, the substrate 402 is an insulating substrate such as shown in FIG. 4A. In an embodiment of the present invention, insulating substrate 402 includes a lower monocrystalline silicon substrate 404 and a top insulating layer 406, such as a silicon dioxide film or silicon nitride film. Insulating layer 406 isolates semiconductor film 408 from substrate 404 and in an embodiment is formed to a thickness between 200-2000 Å. Insulating layer 406 is sometimes referred to as “a buried oxide” layer. When a silicon or semiconductor film 408 is formed on an insulating substrate 402, a silicon or semiconductor-on-insulator (SOI) substrate is created. In other embodiments of the present invention, substrate 402 can be a semiconductor substrate, such as but not limited to a silicon monocrystalline substrate and a gallium arsenide substrate. Although semiconductor film 408 is ideally a silicon film, in other embodiments it can be other types of semiconductor films, such as but not limited to germanium, silicon germanium, gallium arsenide, InSb, GaP, GaSb as well as carbon nanotubes.
In an embodiment of the present invention, semiconductor film 408 is an intrinsic (i.e., undoped) silicon film. In other embodiments, semiconductor film 408 is doped to a p type or n type conductivity with a concentration level between 1�1016 to 1�1019 atoms/cm3. Semiconductor film 408 can be insitu doped (i.e., doped while it is deposited) or doped after it is formed on substrate 402 by, for example, ion implantation. Doping after formation enables both PFET and NFET devices to be fabricated easily on the same insulating substrate. The doping level of the semiconductor film 408 determines the doping level of the channel region of the device. In an embodiment of the present invention, semiconductor film 408 is formed to a thickness which is approximately equal to the height desired for the subsequently formed semiconductor body or bodies of the fabricated transistor. In embodiments of the present invention, semiconductor film 408 has a thickness or height 409 of less than 30 nanometers and ideally less than 20 nanometers. In an embodiment of the present invention, semiconductor film 408 is formed to a thickness approximately equal to the gate “length” desired of the fabricated transistor. In an embodiment of the present invention, semiconductor film 408 is formed thicker than the desired gate length of the device. In an embodiment of the present invention, a semiconductor film 408 is formed to a thickness which will enable the fabricated transistor to be operated in a fully depleted manner for a desired gate length (Lg).
Semiconductor film 408 can be formed on insulating substrate 402 in any well known method. In one method of forming a silicon-on-insulator substrate, known as the “SIMOX” technique, oxygen atoms are implanted at a high dose into a single crystalline silicon substrate and then annealed to form the buried oxide 406 within the substrate. The portion of the single crystalline silicon substrate above the buried oxide becomes a silicon film. In another method an epitaxial silicon film transfer technique which is generally referred to as bonded SOI may be utilized to form a SOI substrate.
In an embodiment of the present invention, as shown in FIG. 4B, isolation regions 410 can be formed in the semiconductor film 408 to isolate the various transistors formed in semiconductor film 408 from one another. Isolation regions 410 can be formed by etching away portions of the semiconductor film 408 adjacent to the transistor fabrication area 412 in semiconductor film 408. Well know photolithography and etching techniques can be used to remove the semiconductor film at locations where isolation regions 410 are desired. An insulating film, such as but not limited to silicon dioxide, can then be blanket deposited into the areas where the semiconductor film 408 has been etched out as well as on over the semiconductor film 408 in the device fabrication area 412. The deposited insulating film can then be polished back by, for example, chemical mechanical polishing (CMP) to remove the insulating film from the device fabrication area 412 and thereby form isolation regions 410 which are planar with the top surface of the semiconductor film 408 in the device fabrication area 412. Other well known and suitable techniques may be utilized to form isolation regions 410.
Next, a semiconductor body 414 is formed from semiconductor film 408 as shown in FIG. 4C. Semiconductor body 414 can be formed by forming a photoresist mask over the locations of semiconductor film 408 where a semiconductor body 414 is desired. A photoresist mask can be formed with well known photolithography techniques including masking, exposing and developing a blanket deposited photoresist film. Semiconductor film 408 would then be etched in alignment with the photoresist mask to form semiconductor body 414. Any well known semiconductor etching techniques, such as anisotropic plasma etching or reactive ion etching, can be used to etch semiconductor film 408 in alignment with the photoresist mask to form semiconductor body 414. In an embodiment of the present invention, the semiconductor body is etched so that it has a width (i.e. distance between laterally opposite sidewalls) which is approximately equal to its height.
Next, as shown in FIG. 4D, a gate dielectric layer 416 is formed on and around semiconductor body 414. The gate dielectric layer 416 is formed on a top surface of the semiconductor body as well as on the laterally opposite sidewalls of the semiconductor body 414. The gate dielectric layer 416 can be a deposited dielectric or a grown dielectric. In an embodiment of the present invention, the gate dielectric layer 416 is a silicon dioxide dielectric film grown with a dry/wet oxidation process. In an embodiment of the present invention, the silicon oxide film is grown to a thickness between 5-15 Å. In an embodiment of the present invention, the gate dielectric layer is deposited dielectric, such as but not limited to a high dielectric constant film, such as a metal oxide dielectric, such as tantalum pentaoxide, titanium oxide, hafnium oxide, zirconium oxide, aluminum oxide and various silicates or other high k dielectrics, such as lead zirconate titanate (BZT) and barium strontium titanate (BST). A high dielectric constant film can be formed by any well known technique, such as but not limited to chemical vapor deposition (CVD) and atomic layer deposition (ALD).
Next, as also shown in FIG. 4D, a gate electrode 418 is formed. Gate electrode 418 is formed on gate dielectric layer 416 formed on the top surface of semiconductor body 414 and is formed on or adjacent to the gate dielectric layer 416 formed on or adjacent to the sidewall of the semiconductor body 414 as shown in FIG. 4D. The gate electrode 418 has a top surface opposite a bottom surface formed on insulating substrate 402 and has a pair of laterally opposite sidewalls which run perpendicular to the sidewalls of semiconductor body 414. Gate electrode 418 can be formed by blanket depositing a suitable gate electrode material to a thickness between 200-3000 Å. The gate electrode material is then patterned with well known photolithography and etching techniques to form a gate electrode 418 from the gate electrode material. In an embodiment of the present invention, the gate electrode material comprises a polycrystalline silicon. In an embodiment of the present invention, the gate electrode material comprises a polycrystalline silicon germanium alloy. In yet another embodiment of the present invention, the gate electrode material can comprise a metal film, such as tungsten, tantalum and their nitrides. Alternatively, to a substractive approach for forming the gate electrode 418, other techniques may be utilized.
Next, a pair of source/drain regions are formed in the semiconductor body 414 on opposite sides of gate electrode 418. As stated above, the source and drain regions each comprise a doped semiconductor portion and a metal portion. First, the semiconductor portions of the source/drain regions can be formed. In an embodiment of the present invention, the doped semiconductor portions include tip or source/drain extension regions. Source and drain extension regions 420 and 422 can be formed by placing dopants into the semiconductor body 414 on both sides of gate electrode 418 as shown in FIG. 4E. For a p type transistor, the semiconductor body is doped to a p type conductivity and to a concentration of between 1�1020-1�1021 atoms/cm3. For an n type transistor, the semiconductor body is doped with n type conductivity ions to a concentration between 1�1020-1�1021 atoms/cm3. In an embodiment of the present invention, the silicon body is doped by ion implantation. In an embodiment of the present invention, the ion implantation occurs in a vertical direction (i.e., a direction perpendicular to substrate 402) as shown in FIG. 4E. When gate electrode 418 is a polysilicon gate electrode, it can be doped during the ion implantation process. Gate electrode 418 acts as a mask to prevent the ion implantation step from doping the channel region 421 of the transistor. The channel region 421 is the portion of the semiconductor body 414 located beneath or surrounded by gate electrode 418. In other embodiments or other methods, such as solid source diffusion may be used to dope the semiconductor body 414 to the source and drain extension regions 420 and 422.
Next, in an embodiment of the present invention, dielectric sidewall spacers 424 can be formed on the sidewalls of gate electrode 418. Sidewall spacers can be used to offset heavy source/drain contact implants. Spacers can be formed by blanket depositing a conformal dielectric film, such as but not limited to silicon nitride, silicon oxide, silicon oxynitride or combinations thereof over the substrate of FIG. 4E. The spacer dielectric film is deposited in a conformal manner so that it forms to substantially equal thickness on vertical surfaces, such as sidewalls of the gate electrode 418 as well as on horizontal surfaces, such as on the top surface of silicon body 414 and gate electrode 418. In an embodiment of the present invention, the dielectric film is a silicon nitride film formed by a hot wall lower pressure chemical vapor deposition (LPCVD) process. The deposited thickness of the dielectric film determines the width or thickness of the formed spacers. In an embodiment of the present invention, the spacer dielectric film is formed to a thickness between 20-200 Å. The spacer dielectric film can then be anisotropically etched by, for example, plasma etching or reactive ion etching to form sidewall spacers 424. The anisotropic etch removes the dielectric film from horizontal surfaces and leaves the dielectric sidewall spacers adjacent to vertical surfaces, such as the sidewalls of gate electrode 418. The result is the formation of sidewall spacers 424 which run along the laterally opposite sidewalls of gate electrode 418 as shown in FIG. 4F.
Next, if desired, heavy source/drain contact implants can be made to form heavily doped semiconductor film 414. Heavily doped source/drain contact regions can be formed by ion implantation with a vertical ion implantation process. The ion implantation process dopes the semiconductor body 414 located adjacent to the sidewall spacers to a concentration between 1�1020-1�1021 atoms/cm3 to form source contact region 426 and drain contact region 428. Sidewall spacers 424 offset the source/drain contact implantation step and define the tip regions as the regions of the doped semiconductor body 414 beneath sidewall spacers 424. The contact regions are the regions of the semiconductor body which are adjacent to the outside edges of the sidewall spacers 424.
Next, an interlayer dielectric (ILD) 430 is blanket deposited over the substrate as shown in FIG. 4H. The interlayer dielectric may be referred to as ILD0 because it is used to isolate the transistor from a subsequently formed first level of metallization. The interlayer dielectric (ILD) 430 is formed above isolation regions 410 and over and above gate electrode 418 as well as above and around the exposed portion of semiconductor body 414. The interlayer dielectric 430 fills the gap made between semiconductor body 414, isolation region 410 and the gate electrode/sidewall spacers 424/418. Interlayer dielectric 430 is formed to a thickness sufficient to isolate gate electrode 418 and semiconductor body 414 from a first level of metallization subsequently formed on the top surface of the interlayer dielectric 430. In an embodiment of the present invention, the interlayer dielectric 430 is formed to a thickness between 100 and 500 nm. Interlayer dielectric 430 can be formed from any suitable dielectric material, such as silicon dioxide, which can be used as an interlayer dielectric. Additionally, interlayer dielectric 430 need not be a single dielectric film and can be a composite dielectric formed from two or more dielectric layers. Additionally, prior to the formation of interlayer dielectric 430, a stress providing layer, such as silicon nitride, can be formed over and around the transistor in order to place the channel region 421 of the device under stress to improve the carrier mobility therein. In an embodiment of the present invention, the interlayer dielectric 430 can be a low k dielectric (i.e., have a dielectric constant less than the dielectric constant of silicon dioxide which is approximately 4.0) in order to prevent capacitance coupling between adjacent contacts. In an embodiment of the present invention, an interlayer dielectric is formed from a low k material, such as but not limited to fluorine doped SiO2, a carbon doped oxide (CDO), polymides, and zeolites.
In an embodiment of the present invention, ILD 430 is formed of a material which can be selectively etched with respect to semiconductor body 414 so that an opening can be etched into the semiconductor body without laterally etching into ILD 430 adjacent to the sidewalls of the semiconductor body 414. In an embodiment of the present invention, interlayer dielectric 430 is formed from the same material, such as silicon dioxide, which is used to form isolation regions 410. In an embodiment of the present invention, after depositing interlayer dielectric 430, the dielectric layer can be planarized by, for example, chemical mechanical planarization in order to form the interlayer dielectric 430 with a planar top surface. Any suitable technique can be used to deposit the interlayer dielectric 430, such as but not limited to chemical vapor deposition (CVD) and high density plasma (HDP) CVD.
Next, as illustrated in 4I-4L, contact openings are etched through interlayer dielectric 430 and into semiconductor body 414 and then filled with a metal to form the metal portions of the source and drain regions. It is to be appreciated that FIGS. 4I-4L illustrate a cross-sectional view taken through the semiconductor body 414 as set forth in FIG. 4H.
First, as illustrated in FIG. 4I, a pair of contact opening 434 and 436 is formed through interlayer dielectric and down to the source contact region 426 and the drain contact 428 of semiconductor body 414. Well known photolithography techniques can be used to form a photoresist mask to define the locations where openings 434 and 436 are to be formed and then well know etching techniques can be used to etch the openings 434 and 436. Any well known and suitable etching technique including dry etching and wet etching may be used to form openings 434 and 436. In an embodiment of the present invention, when ILD 430 is a silicon dioxide film and semiconductor body 414 is silicon, an etchant comprising HF may be used. In an embodiment of the present invention, the etchant used to form contact openings 434 and 436 is selective semiconductor 414 so that it can etch through the interlayer dielectric 430 and essentially stop etching on the semiconductor body 414. In an embodiment of the present invention, an etchant which has an etch selectivity ratio between silicon dioxide and silicon of at least 10:1 is used.
Next, as illustrated in FIG. 4J, openings 440 and 442 are etched into semiconductor body 414. In an embodiment of the present invention, the semiconductor body etchant etches laterally towards the channel of the device. In an embodiment of the present invention, the etching of the openings 440 and 442 is continued until the tip or extension portions 420 and 422 of the source and drain regions are reached as illustrated in FIG. 4J. In an alternative embodiment of the present invention, the etching may not quite reach the tip portions 420 and 422 of the source and drain regions and may leave a portion of the heavily doped source/drain contact regions 426 and 428 as discussed earlier. Additionally, in an embodiment of the present invention, the openings 440 and 442 are etched vertically downward until they reach buried oxide layer 406 as illustrated in FIG. 4J. Additionally, in an embodiment of the present invention, the openings are etched laterally or horizontally outward until isolation regions 410 are reached as illustrated in FIG. 4J. In an embodiment of the present invention, the openings 440 and 442 are etched with an etchant which has a high selectivity to interlayer dielectric 430, isolations regions 410 and buried oxide layer 406. That is an etchant is used which etches semiconductor body 414 but not interlayer dielectric 430, isolation regions 410 or buried oxide layer 406. In this way, the openings 440 and 442 are securely contained between buried oxide layer 406, the isolation region 410 and the interlayer dielectric 430 as illustrated in FIG. 4J. Any suitable wet or dry etching techniques may be utilized to form openings 440 and 442. The etching process should be substantially isotropic in order to provide for lateral undercutting of openings 434 and 436 as illustrated in FIG. 4J. In an embodiment of the present invention, when interlayer dielectric 430 and insulating layer 410 are oxide films and the semiconductor body is a silicon, then the silicon body can be etched to form openings 440 and 442 with an etchant comprising KOH.
Next, as illustrated in FIG. 4J, openings 440 and 442 formed in semiconductor body 414 and contact openings 434 and 436 are filled with a metal film 443 to form source and drain contacts 444 and 446 and the metal portions 450 and 452 of the source and drain regions. The source and drain metal portions 450 and 452 make direct contact with highly doped semiconductor portion of the source and drain regions. In an embodiment of the present invention, the doped semiconductor portion is the tip or source/drain extension regions 420 and 422. In an alternative embodiment of the present invention, the metal portions 450 and 452 make direct contact with the heavily doped source and drain contact regions 426 and 428. Additionally, in an embodiment of the present invention, metal portions 450 and 452 are formed directly onto the buried oxide layer 406 and in an embodiment of the present invention, in contact the outside portions of isolation regions 410 as illustrated in FIG. 4K. In an embodiment of the present invention, the metal 443 is formed by a conformal deposition process so that the contact openings 440 and 442 formed in the semiconductor body 414 can be completely filled with the metal film. A blanket deposition of a conformal metal film by, for example, chemical vapor deposition (CVD) or atomic layer deposition (ALD) will also deposit the film onto the top surface of the interlayer dielectric layer 430 as illustrated in FIG. 4K. In an embodiment of the present invention, the metal film 443 is a low resistance, high conductivity metal film. In an embodiment of the present invention, the metal film 443 is a film which can form a Schottky contact with the doped semiconductor portion of the semiconductor body. In an embodiment of the present invention, when forming an NFET type device, the metal film can be a metal selected from the group consisting of aluminum and titanium. In an embodiment of the present invention, when forming PFET type device, the metal film can be a metal selected from the group consisting of palladium and platinum. In an embodiment of the present invention, when semiconductor body is formed from silicon the metal film can be platinum. In an embodiment of the present invention, when the semiconductor body is formed from carbon nanotubes, the metal film can comprise palladium and aluminum.
Next, as shown in FIG. 4L, the metal film 443 formed on the top surface of the interlayer dielectric 430 is removed by well known techniques. Metal film 443 on the top surface of the interlayer dielectric area 430 can be removed by, for example, chemical mechanical planarization or by a plasma etch back process. This completes the fabrication of a field effect transistor having source and drain regions with metal portions to improve external resistance (Rext) of the device.
It is to be appreciated that although the present invention has been described with respect to a nonplanar transistor, such as a tri-gate transistor, the present invention is not to be limited to these types if transistors. For example, the present invention is equally applicable to the formation of source and drain regions of a planar transistor where the gate electrode and gate dielectric layer are formed on a single surface of semiconductor film as is well know in the art. Additionally, the present invention is equally applicable to FINFET devices or dual gate devices where the gate electrode/gate dielectric is formed on two sides of the semiconductor body and not on the top surface of the semiconductor body as is well known in the art.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4231149Oct 10, 1978Nov 4, 1980Texas Instruments IncorporatedNarrow band-gap semiconductor CCD imaging device and method of fabricationUS4487652Mar 30, 1984Dec 11, 1984Motorola, Inc.Slope etch of polyimideUS4711701Sep 16, 1986Dec 8, 1987Texas Instruments IncorporatedSelf-aligned transistor methodUS4818715Jul 9, 1987Apr 4, 1989Industrial Technology Research InstituteMethod of fabricating a LDDFET with self-aligned silicideUS4905063Jun 21, 1988Feb 27, 1990American Telephone And Telegraph Company, At&T Bell LaboratoriesFloating gate memoriesUS4906589Feb 6, 1989Mar 6, 1990Industrial Technology Research InstituteInverse-T LDDFET with self-aligned silicideUS4907048Nov 23, 1987Mar 6, 1990Xerox CorporationDouble implanted LDD transistor self-aligned with gateUS4994873Dec 26, 1989Feb 19, 1991Motorola, Inc.Local interconnect for stacked polysilicon deviceUS4996574Jun 30, 1989Feb 26, 1991Fujitsu LimitedMIS transistor structure for increasing conductance between source and drain regionsUS5023203Jun 23, 1989Jun 11, 1991Korea Electronics & Telecommunications Research Institute Et Al.Method of patterning fine line width semiconductor topology using a spacerUS5120666May 2, 1990Jun 9, 1992Fujitsu LimitedManufacturing method for semiconductor deviceUS5124777Jan 3, 1991Jun 23, 1992Samsung Electronics Co., Ltd.Dielectric medium for capacitor of semiconductor deviceUS5179037Dec 24, 1991Jan 12, 1993Texas Instruments IncorporatedIntegration of lateral and vertical quantum well transistors in the same epitaxial stackUS5216271Sep 27, 1991Jun 1, 1993Kabushiki Kaisha ToshibaBiCMOS device with low bandgap CMOS contact regions and low bandgap bipolar base regionUS5278102Feb 12, 1993Jan 11, 1994Fujitsu LimitedSOI device and a fabrication process thereofUS5308999Feb 24, 1993May 3, 1994Fujitsu LimitedMOS FET having a thin film SOI structureUS5328810Nov 25, 1992Jul 12, 1994Micron Technology, Inc.Method for reducing, by a factor or 2-N, the minimum masking pitch of a photolithographic processUS5338959Mar 30, 1993Aug 16, 1994Samsung Electronics Co., Ltd.Thin film transistor with three dimensional multichannel structureUS5346836Aug 17, 1993Sep 13, 1994Micron Technology, Inc.Process for forming low resistance contacts between silicide areas and upper level polysilicon interconnectsUS5346839Jan 8, 1993Sep 13, 1994Texas Instruments IncorporatedSidewall doping technique for SOI transistorsUS5357119Feb 19, 1993Oct 18, 1994Board Of Regents Of The University Of CaliforniaField effect devices having short period superlattice structures using Si and GeUS5391506Jan 27, 1993Feb 21, 1995Kawasaki Steel CorporationManufacturing method for semiconductor devices with source/drain formed in substrate projection.US5466621Oct 25, 1993Nov 14, 1995Hitachi, Ltd.Method of manufacturing a semiconductor device having silicon islandsUS5475869May 27, 1994Dec 12, 1995Nec CorporationRadio base station capable of distinguishing between interference due to collisions of outgoing call signals and an external interference noiseUS5479033May 27, 1994Dec 26, 1995Sandia CorporationComplementary junction heterostructure field-effect transistorUS5482877Feb 16, 1994Jan 9, 1996Samsung Electronics Co., Ltd.Method for making a semiconductor device having a silicon-on-insulator structureUS5514885Jan 13, 1995May 7, 1996Myrick; James J.SOI methods and apparatusUS5521859Jan 17, 1995May 28, 1996Fujitsu LimitedSemiconductor memory device having thin film transistor and method of producing the sameUS5543351Oct 31, 1994Aug 6, 1996Matsushita Electric Industrial Co., Ltd.Method of producing electrically insulated silicon structureUS5545586May 13, 1994Aug 13, 1996Nec CorporationMethod of making a transistor having easily controllable impurity profileUS5563077Jun 20, 1995Oct 8, 1996Hyundai Electronics Industries Co., Ltd.Method of fabricating a thin film transistor having vertical channelUS5576227Nov 2, 1994Nov 19, 1996United Microelectronics Corp.Process for fabricating a recessed gate MOS deviceUS5578513Apr 20, 1995Nov 26, 1996Mitsubishi Denki Kabushiki KaishaMethod of making a semiconductor device having a gate all around type of thin film transistorUS5595919Feb 20, 1996Jan 21, 1997Chartered Semiconductor Manufacturing Pte Ltd.Method of making self-aligned halo process for reducing junction capacitanceUS5652454Jul 3, 1996Jul 29, 1997Iwamatsu; ToshiakiSemiconductor device on an SOI substrateUS5658806Oct 26, 1995Aug 19, 1997National Science CouncilMethod for fabricating thin-film transistor with bottom-gate or dual-gate configurationUS5665203Apr 28, 1995Sep 9, 1997International Business Machines CorporationSilicon etching methodUS5682048May 17, 1996Oct 28, 1997Nissan Motor Co., Ltd.Groove-type semiconductor deviceUS5698869Sep 13, 1995Dec 16, 1997Kabushiki Kaisha ToshibaInsulated-gate transistor having narrow-bandgap-sourceUS5701016Nov 24, 1995Dec 23, 1997Kabushiki Kaisha ToshibaSemiconductor device and method for its manufactureUS5716879Jan 13, 1997Feb 10, 1998Goldstar Electron Company, Ltd.Method of making a thin film transistorUS5739544Dec 12, 1995Apr 14, 1998Matsushita Electric Industrial Co., Ltd.Quantization functional device utilizing a resonance tunneling effect and method for producing the sameUS5760442Sep 29, 1995Jun 2, 1998Kabushiki Kaisha ToshibaSemiconductor device of a silicon on insulator metal-insulator type with a concave featureUS5770513May 2, 1995Jun 23, 1998Mitsubishi Denki Kabushiki KaishaMethod for producing semiconductor device with heat dissipation structureUS5773331Dec 17, 1996Jun 30, 1998International Business Machines CorporationMethod for making single and double gate field effect transistors with sidewall source-drain contactsUS5776821Aug 22, 1997Jul 7, 1998Vlsi Technology, Inc.Method for forming a reduced width gate electrodeUS5793088Jun 18, 1996Aug 11, 1998Integrated Device Technology, Inc.Structure for controlling threshold voltage of MOSFETUS5804848Oct 31, 1997Sep 8, 1998Sony CorporationField effect transistor having multiple gate electrodes surrounding the channel regionUS5811324Feb 28, 1997Sep 22, 1998Lg Semicon Co., Ltd.Method for manufacturing thin film transistorUS5814895Dec 19, 1996Sep 29, 1998Sony CorporationStatic random access memory having transistor elements formed on side walls of a trench in a semiconductor substrateUS5821629Jul 12, 1995Oct 13, 1998United Microelectronics CorporationBuried structure SRAM cell and methods for fabricationUS5827769Nov 20, 1996Oct 27, 1998Intel CorporationMethod for fabricating a transistor with increased hot carrier resistance by nitridizing and annealing the sidewall oxide of the gate electrodeUS5844278Sep 13, 1995Dec 1, 1998Kabushiki Kaisha ToshibaSemiconductor device having a projecting element regionUS5856225Nov 24, 1997Jan 5, 1999Chartered Semiconductor Manufacturing LtdCreation of a self-aligned, ion implanted channel region, after source and drain formationUS5880015Oct 14, 1994Mar 9, 1999Sgs-Thomson Microelectronics, Inc.Method of producing stepped wall interconnects and gatesUS5888309Dec 29, 1997Mar 30, 1999Taiwan Semiconductor Manufacturing Company, Ltd.Lateral etch inhibited multiple for forming a via through a microelectronics layer susceptible to etching within a fluorine containing plasma followed by an oxygen containing plasmaUS5889304Jun 27, 1997Mar 30, 1999Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS5899710Feb 25, 1998May 4, 1999Sony CorporationMethod for forming field effect transistor having multiple gate electrodes surrounding the channel regionUS5905285Feb 26, 1998May 18, 1999Advanced Micro Devices, Inc.Ultra short trench transistors and process for making sameUS5908313Dec 31, 1996Jun 1, 1999Intel CorporationMethod of forming a transistorUS5952701Aug 18, 1997Sep 14, 1999National Semiconductor CorporationDesign and fabrication of semiconductor structure having complementary channel-junction insulated-gate field-effect transistors whose gate electrodes have work functions close to mid-gap semiconductor valueUS5965914Dec 23, 1997Oct 12, 1999Mitsubishi Denki Kabushiki KaishaThin film transistor having a branched gate and channelUS5976767Oct 9, 1997Nov 2, 1999Micron Technology, Inc.Ammonium hydroxide etch of photoresist masked siliconUS5985726Nov 6, 1998Nov 16, 1999Advanced Micro Devices, Inc.Damascene process for forming ultra-shallow source/drain extensions and pocket in ULSI MOSFETUS6013926Apr 18, 1997Jan 11, 2000Mitsubishi Denki Kabushiki KaishaSemiconductor device with refractory metal elementUS6018176Sep 8, 1997Jan 25, 2000Samsung Electronics Co., Ltd.Vertical transistor and memory cellUS6031249Jul 8, 1997Feb 29, 2000Semiconductor Energy Laboratory Co., Ltd.CMOS semiconductor device having boron doped channelUS6051452Jan 6, 1998Apr 18, 2000Kabushiki Kaisha ToshibaMethod for manufacturing a semiconductor device with ion implantationUS6054355Jun 29, 1998Apr 25, 2000Kabushiki Kaisha ToshibaMethod of manufacturing a semiconductor device which includes forming a dummy gateUS6063675Oct 24, 1997May 16, 2000Texas Instruments IncorporatedMethod of forming a MOSFET using a disposable gate with a sidewall dielectricUS6063677Oct 24, 1997May 16, 2000Texas Instruments IncorporatedMethod of forming a MOSFET using a disposable gate and raised source and drainUS6066869Oct 6, 1997May 23, 2000Micron Technology, Inc.Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitorUS6087208Mar 31, 1998Jul 11, 2000Advanced Micro Devices, Inc.Method for increasing gate capacitance by using both high and low dielectric gate materialUS6093621Apr 5, 1999Jul 25, 2000Vanguard International Semiconductor Corp.Method of forming shallow trench isolationUS6114201Jun 1, 1998Sep 5, 2000Texas Instruments-Acer IncorporatedMethod of manufacturing a multiple fin-shaped capacitor for high density DRAMsUS6114206Nov 6, 1998Sep 5, 2000Advanced Micro Devices, Inc.Multiple threshold voltage transistor implemented by a damascene processUS6117741Jan 5, 1999Sep 12, 2000Texas Instruments IncorporatedMethod of forming a transistor having an improved sidewall gate structureUS6120846Dec 23, 1997Sep 19, 2000Advanced Technology Materials, Inc.Method for the selective deposition of bismuth based ferroelectric thin films by chemical vapor depositionUS6144072Jan 15, 1999Nov 7, 2000Mitsubishi Denki Kabushiki KaishaSemiconductor device formed on insulating layer and method of manufacturing the sameUS6150222Jan 7, 1999Nov 21, 2000Advanced Micro Devices, Inc.Method of making a high performance transistor with elevated spacer formation and self-aligned channel regionsUS6153485Nov 9, 1998Nov 28, 2000Chartered Semiconductor Manufacturing Ltd.Salicide formation on narrow poly lines by pulling back of spacerUS6163053Nov 5, 1997Dec 19, 2000Ricoh Company, Ltd.Semiconductor device having opposite-polarity region under channelUS6165880Jun 15, 1998Dec 26, 2000Taiwan Semiconductor Manufacturing CompanyDouble spacer technology for making self-aligned contacts (SAC) on semiconductor integrated circuitsUS6174820Feb 16, 1999Jan 16, 2001Sandia CorporationUse of silicon oxynitride as a sacrificial material for microelectromechanical devicesUS6190975Dec 9, 1998Feb 20, 2001Matsushita Electric Industrial Co., Ltd.Method of forming HCMOS devices with a silicon-germanium-carbon compound semiconductor layerUS6200865Dec 4, 1998Mar 13, 2001Advanced Micro Devices, Inc.Use of sacrificial dielectric structure to form semiconductor device with a self-aligned threshold adjust and overlying low-resistance gateUS6218309Sep 30, 1999Apr 17, 2001Lam Research CorporationMethod of achieving top rounding and uniform etch depths while etching shallow trench isolation featuresUS6251729Dec 15, 1999Jun 26, 2001U.S. Philips CorporationMethod of manufacturing a nonvolatile memoryUS6251763Jun 29, 1998Jun 26, 2001Kabushiki Kaisha ToshibaSemiconductor device and method for manufacturing sameUS6252284Dec 9, 1999Jun 26, 2001International Business Machines CorporationPlanarized silicon fin deviceUS6259135Sep 24, 1999Jul 10, 2001International Business Machines CorporationMOS transistors structure for reducing the size of pitch limited circuitsUS6261921Sep 14, 1999Jul 17, 2001Taiwan Semiconductor Manufacturing Co., Ltd.Method of forming shallow trench isolation structureUS6262456Nov 6, 1998Jul 17, 2001Advanced Micro Devices, Inc.Integrated circuit having transistors with different threshold voltagesUS6274503Feb 1, 1999Aug 14, 2001United Microelectronics Corp.Etching method for doped polysilicon layerUS6287924Sep 28, 1999Sep 11, 2001Texas Instruments IncorporatedIntegrated circuit and methodUS6294416May 7, 1999Sep 25, 2001Texas Instruments-Acer IncorporatedMethod of fabricating CMOS transistors with self-aligned planarization twin-well by using fewer mask countsUS6307235Mar 30, 1998Oct 23, 2001Micron Technology, Inc.Another technique for gated lateral bipolar transistorsUS6310367Feb 22, 2000Oct 30, 2001Kabushiki Kaisha ToshibaMOS transistor having a tensile-strained SI layer and a compressive-strained SI-GE layerUS6319807Feb 7, 2000Nov 20, 2001United Microelectronics Corp.Method for forming a semiconductor device by using reverse-offset spacer processUS6335251Apr 3, 2001Jan 1, 2002Kabushiki Kaisha ToshibaSemiconductor apparatus having elevated source and drain structure and manufacturing method thereforUS6358800Sep 18, 2000Mar 19, 2002Vanguard International Semiconductor CorporationMethod of forming a MOSFET with a recessed-gate having a channel length beyond photolithography limitUS6359311Jan 17, 2001Mar 19, 2002Taiwan Semiconductor Manufacturing Co., Ltd.Quasi-surrounding gate and a method of fabricating a silicon-on-insulator semiconductor device with the sameUS6362111Aug 25, 1999Mar 26, 2002Texas Instruments IncorporatedTunable gate linewidth reduction processUS6368923Apr 28, 2000Apr 9, 2002United Microelectronics Corp.Method of fabricating a dual metal gate having two different gate dielectric layersUS6376317Jun 28, 2000Apr 23, 2002Micron Technology, Inc.Methods for dual-gated transistorsUS6383882May 21, 2001May 7, 2002Samsung Electronics Co., Ltd.Method for fabricating MOS transistor using selective silicide processUS6387820Sep 19, 2000May 14, 2002Advanced Micro Devices, Inc.BC13/AR chemistry for metal overetching on a high density plasma etcherUS6391782Jun 20, 2000May 21, 2002Advanced Micro Devices, Inc.Process for forming multiple active lines and gate-all-around MOSFETUS6396108Nov 13, 2000May 28, 2002Advanced Micro Devices, Inc.Self-aligned double gate silicon-on-insulator (SOI) deviceUS6399970Sep 16, 1997Jun 4, 2002Matsushita Electric Industrial Co., Ltd.FET having a Si/SiGeC heterojunction channelUS6403434Feb 9, 2001Jun 11, 2002Advanced Micro Devices, Inc.Process for manufacturing MOS transistors having elevated source and drain regions and a high-k gate dielectricUS6403981Aug 7, 2000Jun 11, 2002Advanced Micro Devices, Inc.Double gate transistor having a silicon/germanium channel regionUS6407442Oct 26, 1995Jun 18, 2002Canon Kabushiki KaishaSemiconductor device, and operating device, signal converter, and signal processing system using the same semiconductor deviceUS6413802Oct 23, 2000Jul 2, 2002The Regents Of The University Of CaliforniaFinfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufactureUS6413877Dec 22, 2000Jul 2, 2002Lam Research CorporationMethod of preventing damage to organo-silicate-glass materials during resist strippingUS6424015Nov 16, 2001Jul 23, 2002Hitachi, Ltd.Semiconductor integrated circuit deviceUS6437550Dec 27, 2000Aug 20, 2002Ricoh Company, Ltd.Voltage generating circuit and reference voltage source circuit employing field effect transistorsUS6458662Apr 4, 2001Oct 1, 2002Advanced Micro Devices, Inc.Method of fabricating a semiconductor device having an asymmetrical dual-gate silicon-germanium (SiGe) channel MOSFET and a device thereby formedUS6459123Apr 30, 1999Oct 1, 2002Infineon Technologies Richmond, LpDouble gated transistorUS6465290Mar 27, 2001Oct 15, 2002Kabushiki Kaisha ToshibaMethod of manufacturing a semiconductor device using a polymer film patternUS6472258Nov 13, 2000Oct 29, 2002International Business Machines CorporationDouble gate trench transistorUS6475869Feb 26, 2001Nov 5, 2002Advanced Micro Devices, Inc.Method of forming a double gate transistor having an epitaxial silicon/germanium channel regionUS6475890Feb 12, 2001Nov 5, 2002Advanced Micro Devices, Inc.Fabrication of a field effect transistor with an upside down T-shaped semiconductor pillar in SOI technologyUS6479866Nov 14, 2000Nov 12, 2002Advanced Micro Devices, Inc.SOI device with self-aligned selective damage implant, and methodUS6483146Dec 13, 2000Nov 19, 2002Samsung Electronics Co., Ltd.Nonvolatile semiconductor memory device and manufacturing method thereofUS6483151Jan 4, 2001Nov 19, 2002Nec CorporationSemiconductor device and method of manufacturing the sameUS6483156Mar 16, 2000Nov 19, 2002International Business Machines CorporationDouble planar gated SOI MOSFET structureUS6495403Oct 5, 2000Dec 17, 2002Stmicroelectronics S.A.Gate-all-around semiconductor device and process for fabricating the sameUS6498096Mar 8, 2001Dec 24, 2002International Business Machines CorporationBorderless contact to diffusion with respect to gate conductor and methods for fabricatingUS6500767Jun 5, 2001Dec 31, 2002Macronix International Co., Ltd.Method of etching semiconductor metallic layerUS6501141Aug 13, 2001Dec 31, 2002Taiwan Semiconductor Manufacturing Company, LtdSelf-aligned contact with improved isolation and method for formingUS6506692May 30, 2001Jan 14, 2003Intel CorporationMethod of making a semiconductor device using a silicon carbide hard maskUS6525403Sep 24, 2001Feb 25, 2003Kabushiki Kaisha ToshibaSemiconductor device having MIS field effect transistors or three-dimensional structureUS6526996Jun 12, 2000Mar 4, 2003Promos Technologies, Inc.Dry clean method instead of traditional wet clean after metal etchUS6534807Aug 13, 2001Mar 18, 2003International Business Machines CorporationLocal interconnect junction on insulator (JOI) structureUS6537862Dec 18, 2001Mar 25, 2003Samsung Electronics Co., Ltd.Method of forming semiconductor device having a GAA type transistorUS6537885May 9, 2002Mar 25, 2003Infineon Technologies AgTransistor and method of manufacturing a transistor having a shallow junction formation using a two step EPI layerUS6537901Jun 25, 2001Mar 25, 2003Hynix Semiconductor Inc.Method of manufacturing a transistor in a semiconductor deviceUS6541829Dec 1, 2000Apr 1, 2003Kabushiki Kaisha ToshibaSemiconductor device and method of manufacturing the sameUS6555879Jan 11, 2002Apr 29, 2003Advanced Micro Devices, Inc.SOI device with metal source/drain and method of fabricationUS6562665Oct 16, 2000May 13, 2003Advanced Micro Devices, Inc.Fabrication of a field effect transistor with a recess in a semiconductor pillar in SOI technologyUS6562687Jan 13, 2000May 13, 2003Commissariat A L'energie AtomiqueMIS transistor and method for making same on a semiconductor substrateUS6566734Mar 16, 2001May 20, 2003Mitsubishi Denki Kabushiki KaishaSemiconductor deviceUS6583469Jan 28, 2002Jun 24, 2003International Business Machines CorporationSelf-aligned dog-bone structure for FinFET applications and methods to fabricate the sameUS6605498Mar 29, 2002Aug 12, 2003Intel CorporationSemiconductor transistor having a backfilled channel materialUS6610576Dec 13, 2001Aug 26, 2003International Business Machines CorporationMethod for forming asymmetric dual gate transistorUS6611029Nov 8, 2002Aug 26, 2003Advanced Micro Devices, Inc.Double gate semiconductor device having separate gatesUS6630388Mar 13, 2002Oct 7, 2003National Institute Of Advanced Industrial Science And TechnologyDouble-gate field-effect transistor, integrated circuit using the transistor and method of manufacturing the sameUS6635909Mar 19, 2002Oct 21, 2003International Business Machines CorporationStrained fin FETs structure and methodUS6642090Jun 3, 2002Nov 4, 2003International Business Machines CorporationFin FET devices from bulk semiconductor and method for formingUS6642114Sep 19, 2001Nov 4, 2003Fujitsu LimitedSemiconductor device and method for fabricating the sameUS6645797Dec 6, 2002Nov 11, 2003Advanced Micro Devices, Inc.Method for forming fins in a FinFET device using sacrificial carbon layerUS6645826Mar 7, 2002Nov 11, 2003Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of fabricating the sameUS6645861Apr 18, 2001Nov 11, 2003International Business Machines CorporationSelf-aligned silicide process for silicon sidewall source and drain contactsUS6656853Dec 26, 2001Dec 2, 2003Nec Electronics CorporationEnhanced deposition control in fabricating devices in a semiconductor waferUS6657259Dec 4, 2001Dec 2, 2003International Business Machines CorporationMultiple-plane FinFET CMOSUS6660598Feb 26, 2002Dec 9, 2003International Business Machines CorporationMethod of forming a fully-depleted SOI ( silicon-on-insulator) MOSFET having a thinned channel regionUS6664160Nov 19, 2002Dec 16, 2003Hyundai Electronics Industries Co., Ltd.Gate structure with high K dielectricUS6680240Jun 25, 2002Jan 20, 2004Advanced Micro Devices, Inc.Silicon-on-insulator device with strained device film and method for making the same with partial replacement of isolation oxideUS6686231Dec 6, 2002Feb 3, 2004Advanced Micro Devices, Inc.Damascene gate process with sacrificial oxide in semiconductor devicesUS6689650Sep 27, 2001Feb 10, 2004International Business Machines CorporationFin field effect transistor with self-aligned gateUS6693324Sep 6, 1996Feb 17, 2004Mitsubishi Denki Kabushiki KaishaSemiconductor device having a thin film transistor and manufacturing method thereofUS6696366Jun 30, 1999Feb 24, 2004Lam Research CorporationTechnique for etching a low capacitance dielectric layerUS6705571Jul 22, 2002Mar 16, 2004Northrop Grumman CorporationSystem and method for loading stores on an aircraftUS6706571Oct 22, 2002Mar 16, 2004Advanced Micro Devices, Inc.Method for forming multiple structures in a semiconductor deviceUS6709982Nov 26, 2002Mar 23, 2004Advanced Micro Devices, Inc.Double spacer FinFET formationUS6713396Apr 29, 2002Mar 30, 2004Hewlett-Packard Development Company, L.P.Method of fabricating high density sub-lithographic features on a substrateUS6716684Nov 13, 2000Apr 6, 2004Advanced Micro Devices, Inc.Method of making a self-aligned triple gate silicon-on-insulator deviceUS6716686Jul 8, 2003Apr 6, 2004Advanced Micro Devices, Inc.Method for forming channels in a finfet deviceUS6716690Mar 12, 2003Apr 6, 2004Advanced Micro Devices, Inc.Uniformly doped source/drain junction in a double-gate MOSFETUS6730964Oct 1, 2002May 4, 2004Hitachi, Ltd.Semiconductor device and method of producing the sameUS6744103Sep 6, 2002Jun 1, 2004Spinnaker Semiconductor, Inc.Short-channel schottky-barrier MOSFET device and manufacturing methodUS6756657Jan 28, 1999Jun 29, 2004Semiconductor Energy Laboratory Co., Ltd.Method of preparing a semiconductor having controlled crystal orientationUS6762469Apr 19, 2002Jul 13, 2004International Business Machines CorporationHigh performance CMOS device structure with mid-gap metal gateUS6764884Apr 3, 2003Jul 20, 2004Advanced Micro Devices, Inc.Method for forming a gate in a FinFET device and thinning a fin in a channel region of the FinFET deviceUS6770516Sep 5, 2002Aug 3, 2004Taiwan Semiconductor Manufacturing CompanyMethod of forming an N channel and P channel FINFET device on the same semiconductor substrateUS6774390Feb 21, 2003Aug 10, 2004Kabushiki Kaisha ToshibaSemiconductor deviceUS6784071Jan 31, 2003Aug 31, 2004Taiwan Semiconductor Manufacturing Company, Ltd.Bonded SOI wafer with <100> device layer and <110> substrate for performance improvementUS6784076Apr 8, 2002Aug 31, 2004Micron Technology, Inc.Process for making a silicon-on-insulator ledge by implanting ions from silicon sourceUS6787402Apr 27, 2001Sep 7, 2004Advanced Micro Devices, Inc.Double-gate vertical MOSFET transistor and fabrication methodUS6787439Nov 8, 2002Sep 7, 2004Advanced Micro Devices, Inc.Method using planarizing gate material to improve gate critical dimension in semiconductor devicesUS6787845Mar 21, 2001Sep 7, 2004Commissariat A L'energie AtomiqueMetal source and drain mos transistorUS6787854Mar 12, 2003Sep 7, 2004Advanced Micro Devices, Inc.Method for forming a fin in a finFET deviceUS6790733Mar 28, 2003Sep 14, 2004International Business Machines CorporationPreserving TEOS hard mask using COR for raised source-drain including removable/disposable spacerUS6794313Sep 20, 2002Sep 21, 2004Taiwan Semiconductor Manufacturing Company, Ltd.Oxidation process to improve polysilicon sidewall roughnessUS6794718Dec 19, 2002Sep 21, 2004International Business Machines CorporationHigh mobility crystalline planes in double-gate CMOS technologyUS6798000Jul 3, 2001Sep 28, 2004Infineon Technologies AgField effect transistorUS6800885Mar 12, 2003Oct 5, 2004Advance Micro Devices, Inc.Asymmetrical double gate or all-around gate MOSFET devices and methods for making sameUS6800910Dec 31, 2002Oct 5, 2004Advanced Micro Devices, Inc.FinFET device incorporating strained silicon in the channel regionUS6803631Jan 23, 2003Oct 12, 2004Advanced Micro Devices, Inc.Strained channel finfetUS6812075May 2, 2003Nov 2, 2004International Business Machines CorporationSelf-aligned dog-bone structure for FinFET applications and methods to fabricate the sameUS6812111Nov 12, 2002Nov 2, 2004Samsung Electronics Co., Ltd.Methods for fabricating MOS transistors with notched gate electrodesUS6815277Aug 21, 2003Nov 9, 2004International Business Machines CorporationMethod for fabricating multiple-plane FinFET CMOSUS6821834Dec 4, 2002Nov 23, 2004Yoshiyuki AndoIon implantation methods and transistor cell layout for fin type transistorsUS6825506Nov 27, 2002Nov 30, 2004Intel CorporationField effect transistor and method of fabricationUS6830998Jun 17, 2003Dec 14, 2004Advanced Micro Devices, Inc.Gate dielectric quality for replacement metal gate transistorsUS6833588Oct 22, 2002Dec 21, 2004Advanced Micro Devices, Inc.Semiconductor device having a U-shaped gate structureUS6835614Jun 30, 2003Dec 28, 2004International Business Machines CorporationDamascene double-gate MOSFET with vertical channel regionsUS6835618Aug 5, 2003Dec 28, 2004Advanced Micro Devices, Inc.Epitaxially grown fin for FinFETUS6838322May 1, 2003Jan 4, 2005Freescale Semiconductor, Inc.Method for forming a double-gated semiconductor deviceUS6844238Mar 26, 2003Jan 18, 2005Taiwan Semiconductor Manufacturing Co., LtdMultiple-gate transistors with improved gate controlUS6849556Feb 12, 2003Feb 1, 2005Oki Electric Industry Co., Ltd.Etching method, gate etching method, and method of manufacturing semiconductor devicesUS6849884May 16, 2003Feb 1, 2005International Business Machines CorporationStrained Fin FETs structure and methodUS6852559Jun 30, 2003Feb 8, 2005Hynix Semiconductor Inc.Transistor of semiconductor device, and method for manufacturing the sameUS6855606Feb 20, 2003Feb 15, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor nano-rod devicesUS6855990Nov 26, 2002Feb 15, 2005Taiwan Semiconductor Manufacturing Co., LtdStrained-channel multiple-gate transistorUS6858478Feb 14, 2003Feb 22, 2005Intel CorporationTri-gate devices and methods of fabricationUS6864540May 21, 2004Mar 8, 2005International Business Machines Corp.High performance FET with elevated source/drain regionUS6867433Apr 30, 2003Mar 15, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistorsUS6867460Nov 5, 2003Mar 15, 2005International Business Machines CorporationFinFET SRAM cell with chevron FinFET logicUS6869868Dec 13, 2002Mar 22, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Method of fabricating a MOSFET device with metal containing gate structuresUS6869898Jul 30, 2001Mar 22, 2005Heraeus Quarzglas Gmbh & Co. KgQuartz glass jig for processing apparatus using plasmaUS6870226Jun 12, 2003Mar 22, 2005Renesas Technology Corp.Semiconductor device and method of manufacturing sameUS6884154Feb 21, 2001Apr 26, 2005Shin-Etsu Handotai Co., Ltd.Method for apparatus for polishing outer peripheral chamfered part of waferUS6885055Feb 4, 2003Apr 26, 2005Lee Jong-HoDouble-gate FinFET device and fabricating method thereofUS6891234Apr 26, 2004May 10, 2005Acorn Technologies, Inc.Transistor with workfunction-induced charge layerUS6897527Apr 28, 2004May 24, 2005Advanced Micro Devices, Inc.Strained channel FinFETUS6902962Apr 4, 2003Jun 7, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Silicon-on-insulator chip with multiple crystal orientationsUS6909151Jun 27, 2003Jun 21, 2005Intel CorporationNonplanar device with stress incorporation layer and method of fabricationUS6919238Jul 29, 2002Jul 19, 2005Intel CorporationSilicon on insulator (SOI) transistor and methods of fabricationUS6921691Mar 18, 2004Jul 26, 2005Infineon Technologies AgTransistor with dopant-bearing metal in source and drainUS6921702Jul 30, 2002Jul 26, 2005Micron Technology Inc.Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectricsUS6921963Apr 23, 2004Jul 26, 2005Advanced Micro Devices, IncNarrow fin FinFETUS6921982Jul 21, 2003Jul 26, 2005International Business Machines CorporationFET channel having a strained lattice structure along multiple surfacesUS6924190Oct 24, 2002Aug 2, 2005Micron Technology, Inc.Use of gate electrode workfunction to improve DRAM refreshUS6960517Jun 30, 2003Nov 1, 2005Intel CorporationN-gate transistorUS6967351Dec 4, 2001Nov 22, 2005International Business Machines CorporationFinfet SRAM cell using low mobility plane for cell stability and method for formingUS6974738Apr 28, 2004Dec 13, 2005Intel CorporationNonplanar device with stress incorporation layer and method of fabricationUS6975014Apr 5, 2001Dec 13, 2005Advanced Micro Devices, Inc.Method for making an ultra thin FDSOI device with improved short-channel performanceUS6977415Sep 12, 2003Dec 20, 2005Kabushiki Kaisha ToshibaSemiconductor device including a gate insulating film on a recess and source and drain extension regionsUS6998301Sep 3, 2003Feb 14, 2006Advanced Micro Devices, Inc.Method for forming a tri-gate MOSFETUS6998318Jul 25, 2003Feb 14, 2006Dongbuanam Semiconductor Inc.Method for forming short-channel transistorsUS7018551Dec 9, 2003Mar 28, 2006International Business Machines CorporationPull-back method of forming fins in FinFetsUS7045401Jun 23, 2003May 16, 2006Sharp Laboratories Of America, Inc.Strained silicon finFET deviceUS7045407Dec 30, 2003May 16, 2006Intel CorporationAmorphous etch stop for the anisotropic etching of substratesUS7045441Jul 28, 2003May 16, 2006Industrial Technology Research InstituteMethod for forming a single-crystal silicon layer on a transparent substrateUS7056794Jan 9, 2004Jun 6, 2006International Business Machines CorporationFET gate structure with metal gate electrode and silicide contactUS7060539Mar 1, 2004Jun 13, 2006International Business Machines CorporationMethod of manufacture of FinFET devices with T-shaped fins and devices manufactured therebyUS7061055Dec 23, 2002Jun 13, 2006National Institute Of Advanced Industrial Science And TechnologyDouble-gate field-effect transistor, integrated circuit using the transistor and method of manufacturing the sameUS7071064Sep 23, 2004Jul 4, 2006Intel CorporationU-gate transistors and methods of fabricationUS7074623Jun 6, 2003Jul 11, 2006Amberwave Systems CorporationMethods of forming strained-semiconductor-on-insulator finFET device structuresUS7084018May 5, 2004Aug 1, 2006Advanced Micro Devices, Inc.Sacrificial oxide for minimizing box undercut in damascene FinFETUS7105390Dec 30, 2003Sep 12, 2006Intel CorporationNonplanar transistors with metal gate electrodesUS7105891Jul 15, 2002Sep 12, 2006Texas Instruments IncorporatedGate structure and methodUS7105894Feb 27, 2003Sep 12, 2006Taiwan Semiconductor Manufacturing Co., Ltd.Contacts to semiconductor fin devicesUS7105934Aug 30, 2004Sep 12, 2006International Business Machines CorporationFinFET with low gate capacitance and low extrinsic resistanceUS7112478Jan 9, 2004Sep 26, 2006Acorn Technologies, Inc.Insulated gate field effect transistor having passivated Schottky barriers to the channelUS7115945Jan 6, 2006Oct 3, 2006Sharp Laboratories Of America, Inc.Strained silicon fin structureUS7119402Sep 3, 2004Oct 10, 2006Kabushiki Kaisha ToshibaField effect transistor and manufacturing method thereofUS7122463Apr 29, 2004Oct 17, 2006Elpida Memory, Inc.Manufacturing method of semiconductor deviceUS7141856Feb 17, 2004Nov 28, 2006Samsung Electronics Co., Ltd.Multi-structured Si-finUS7154118Mar 31, 2004Dec 26, 2006Intel CorporationBulk non-planar transistor having strained enhanced mobility and methods of fabricationUS7163851Aug 26, 2002Jan 16, 2007International Business Machines CorporationConcurrent Fin-FET and thick-body device fabricationUS7183137Dec 1, 2003Feb 27, 2007Taiwan Semiconductor Manufacturing CompanyMethod for dicing semiconductor wafersUS7187043Mar 11, 2004Mar 6, 2007Sharp Kabushiki KaishaMemory function body, particle forming method therefor and, memory device, semiconductor device, and electronic equipment having the memory function bodyUS7238564Mar 10, 2005Jul 3, 2007Taiwan Semiconductor Manufacturing CompanyMethod of forming a shallow trench isolation structureUS7241653Jun 30, 2005Jul 10, 2007Intel CorporationNonplanar device with stress incorporation layer and method of fabricationUS7247547Jan 5, 2005Jul 24, 2007International Business Machines CorporationMethod of fabricating a field effect transistor having improved junctionsUS7250645Jan 22, 2004Jul 31, 2007Advanced Micro Devices, Inc.Reversed T-shaped FinFETUS7291886Jun 21, 2004Nov 6, 2007International Business Machines CorporationHybrid substrate technology for high-mobility planar and multiple-gate MOSFETsUS7348284Aug 10, 2004Mar 25, 2008Intel CorporationNon-planar pMOS structure with a strained channel region and an integrated strained CMOS flowUS7354817Dec 15, 2005Apr 8, 2008Fujitsu LimitedSemiconductor device, manufacturing method thereof, and CMOS integrated circuit deviceUS7358121Aug 23, 2002Apr 15, 2008Intel CorporationTri-gate devices and methods of fabricationUS7396730Nov 30, 2004Jul 8, 2008Samsung Electronics Co., Ltd.Integrated circuit devices including an L-shaped depletion barrier layer adjacent opposite sides of a gate pattern and methods of forming the sameUS20010019886Mar 8, 2001Sep 6, 2001International Business Machines CorporationBorderless contact to diffusion with respect to gate conductor and methods for fabricatingUS20010026985Dec 28, 2000Oct 4, 2001Kim Moon JungFabrication method of submicron gate using anisotropic etchingUS20010040907Jun 12, 1998Nov 15, 2001Utpal Kumar ChakrabartiOptical device including carbon-doped contact layersUS20020011612Jul 30, 2001Jan 31, 2002Kabushiki Kaisha ToshibaSemiconductor device and method for manufacturing the sameUS20020036290Sep 24, 2001Mar 28, 2002Kabushiki Kaisha ToshibaSemiconductor device having MIS field effect transistors or three-dimensional structureUS20020037619Mar 16, 2001Mar 28, 2002Kohei SugiharaSemiconductor device and method of producing the sameUS20020048918Sep 28, 2001Apr 25, 2002Grider Douglas T.Multi-layered polysilicon processUS20020058374Oct 18, 2001May 16, 2002Tae-Kyun KimMethod of forming dual-metal gates in semiconductor deviceUS20020074614Dec 14, 2001Jun 20, 2002Mitsubishi Denki Kabushiki KaishaSemiconductor device and manufacturing method thereforUS20020081794Dec 26, 2001Jun 27, 2002Nec CorporationEnhanced deposition control in fabricating devices in a semiconductor waferUS20020096724Mar 2, 2000Jul 25, 2002Chunlin LiangComplementary metal gate electrode technologyUS20020142529Mar 21, 2002Oct 3, 2002Satoshi MatsudaSemiconductor device comprising buried channel region and method for manufacturing the sameUS20020149031Jan 3, 2002Oct 17, 2002Samsung Electronics Co., Ltd.Semiconductor device having gate all around type transistor and method of forming the sameUS20020160553Feb 14, 2002Oct 31, 2002Hideo YamanakaMethod and apparatus for forming a thin semiconductor film, method and apparatus for producing a semiconductor device, and electro-opitcal apparatusUS20020166838Jul 6, 2001Nov 14, 2002Institute Of MicroelectronicsSloped trench etching processUS20020167007Mar 7, 2002Nov 14, 2002Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of fabricating the sameUS20020177263May 24, 2001Nov 28, 2002International Business Machines CorporationDamascene double-gate MOSFET with vertical channel regionsUS20020177282Dec 18, 2001Nov 28, 2002Samsung Electronics Co., Ltd.Method of forming semiconductor device having a GAA type transistorUS20030036290Aug 17, 2001Feb 20, 2003United Microelectronics Corp.Method for improving the coating capability of low-k dielectric layerUS20030042542Sep 6, 1996Mar 6, 2003Shigeto MaegawaSemiconductor device having a thin film transistor and manufacturing method thereofUS20030057477Aug 2, 2002Mar 27, 2003Hergenrother John MichaelCMOS integrated circuit having vertical transistors and a process for fabricating sameUS20030057486Sep 27, 2001Mar 27, 2003International Business Machines CorporationFin field effect transistor with self-aligned gateUS20030067017Sep 13, 2002Apr 10, 2003Meikei IeongVariable threshold voltage double gated transistors and method of fabricationUS20030085194Nov 7, 2001May 8, 2003Hopkins Dean A.Method for fabricating close spaced mirror arraysUS20030098479Jan 7, 2003May 29, 2003Anand MurthyNovel MOS transistor structure and method of fabricationUS20030098488Nov 27, 2001May 29, 2003O'keeffe JamesBand-structure modulation of nano-structures in an electric fieldUS20030102497Dec 4, 2001Jun 5, 2003International Business Machines CorporationMultiple-plane finFET CMOSUS20030102518Dec 4, 2001Jun 5, 2003International Business Machines CorporationFinfet SRAM cell using low mobility plane for cell stability and method for formingUS20030111686Dec 13, 2001Jun 19, 2003Nowak Edward J.Method for forming asymmetric dual gate transistorUS20030122186Dec 23, 2002Jul 3, 2003Nat'l. Inst. Of Advanced Indust'l Sci. And Tech.Double-gate field-effect transistor, integrated circuit using the transistor and method of manufacturing the sameUS20030143791Nov 12, 2002Jul 31, 2003Samsung Electronics Co., Ltd.Methods for fabricating MOS transistors with notched gate electrodesUS20030151077Feb 13, 2002Aug 14, 2003Leo MathewMethod of forming a vertical double gate semiconductor device and structure thereofUS20030174534Mar 12, 2002Sep 18, 2003Clark Lawrence T.Low standby power using shadow storageUS20030190766Apr 8, 2002Oct 9, 2003Micron Technology, Inc.Process for making a silicon-on-insulator ledge and structures achieved therebyUS20030201458May 16, 2003Oct 30, 2003Clark William F.Strained fin fets structure and methodUS20030227036Feb 21, 2003Dec 11, 2003Naoharu SugiyamaSemiconductor deviceUS20040016968Apr 8, 2003Jan 29, 2004Stmicroelectronics S.A.Surround-gate semiconductor device encapsulated in an insulating mediumUS20040029345Jun 8, 2001Feb 12, 2004Simon DeleonibusDamascene architecture electronics storage and method for making sameUS20040029393Aug 12, 2002Feb 12, 2004Applied Materials, Inc.Method for removal of residue from a magneto-resistive random access memory (MRAM) film stack using a sacrificial mask layerUS20040031979Jun 6, 2003Feb 19, 2004Amberwave Systems CorporationStrained-semiconductor-on-insulator device structuresUS20040033639May 9, 2003Feb 19, 2004Applied Materials, Inc.Integrated method for release and passivation of MEMS structuresUS20040036118Aug 26, 2002Feb 26, 2004International Business Machines CorporationConcurrent Fin-FET and thick-body device fabricationUS20040036126Aug 23, 2002Feb 26, 2004Chau Robert S.Tri-gate devices and methods of fabricationUS20040036127Feb 14, 2003Feb 26, 2004Chau Robert S.Tri-gate devices and methods of fabricationUS20040038436Sep 20, 2002Feb 26, 2004Hitachi, Ltd.Method of manufacturing a semiconductor integrated circuit deviceUS20040038533Aug 21, 2003Feb 26, 2004Chunlin LiangIsolated junction structure and method of manufactureUS20040061178Dec 31, 2002Apr 1, 2004Advanced Micro Devices Inc.Finfet having improved carrier mobility and method of its formationUS20040063286Jul 1, 2003Apr 1, 2004Kim Sung-MinField effect transistors having multiple stacked channelsUS20040070020Dec 14, 2000Apr 15, 2004Ichiro FujiwaraNonvolatile semiconductor memory device and method for operating the sameUS20040075149Jul 23, 2003Apr 22, 2004Amberwave Systems CorporationCMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETsUS20040082125Oct 6, 2003Apr 29, 2004Taiwan Semiconductor Manufacturing CompanyNovel dual gate dielectric scheme: SiON for high performance devices and high k for low power devicesUS20040092062Nov 8, 2002May 13, 2004Ahmed Shibly S.Planarizing gate material to improve gate critical dimension in semiconductor devicesUS20040092067Jun 30, 2003May 13, 2004International Business Machines CorporationDamascene double-gate MOSFET with vertical channel regionsUS20040094807Nov 7, 2003May 20, 2004Chau Robert S.Tri-gate devices and methods of fabricationUS20040099903Nov 26, 2002May 27, 2004Taiwan Semiconductor Manufacturing Co., Ltd.Strained-channel multiple-gate transistorUS20040099966Nov 27, 2002May 27, 2004Chau Robert S.Novel field effect transistor and method of fabricationUS20040108523Dec 6, 2002Jun 10, 2004Hao-Yu ChenMultiple-gate transistor structure and method for fabricatingUS20040108558Jun 30, 2003Jun 10, 2004Kwak Byung IlTransistor of semiconductor device, and method for manufacturing the sameUS20040110097Nov 25, 2003Jun 10, 2004Ahmed Shibly S.Double gate semiconductor device having a metal gateUS20040119100Dec 19, 2002Jun 24, 2004International Business Machines CorporationDense dual-plane devicesUS20040124492Sep 12, 2003Jul 1, 2004Kouji MatsuoSemiconductor device and method of manufacturing the sameUS20040126975Jun 24, 2003Jul 1, 2004Ahmed Shibly S.Double gate semiconductor device having separate gatesUS20040132236Jan 8, 2003Jul 8, 2004International Business Machines CorporationMos transistorUS20040145000Jan 23, 2003Jul 29, 2004An Judy XilinTri-gate and gate around MOSFET devices and methods for making sameUS20040145019Jan 23, 2003Jul 29, 2004Srikanteswara Dakshina-MurthyStrained channel finfetUS20040166642Feb 20, 2003Aug 26, 2004Hao-Yu ChenSemiconductor nano-rod devicesUS20040169221Oct 30, 2003Sep 2, 2004Samsung Electronics Co., Ltd.MOS transistor with elevated source and drain structures and method of fabrication thereofUS20040169269Feb 27, 2003Sep 2, 2004Yee-Chia YeoContacts to semiconductor fin devicesUS20040180491Mar 11, 2004Sep 16, 2004Nobutoshi AraiMemory function body, particle forming method therefor and, memory device, semiconductor device, and electronic equipment having the memory function bodyUS20040191980Mar 27, 2003Sep 30, 2004Rafael RiosMulti-corner FET for better immunity from short channel effectsUS20040195624Feb 24, 2004Oct 7, 2004National Taiwan UniversityStrained silicon fin field effect transistorUS20040198003Mar 26, 2003Oct 7, 2004Taiwan Semiconductor Manufacturing Co., Ltd.Multiple-gate transistors with improved gate controlUS20040203254Apr 11, 2003Oct 14, 2004Sharp Laboratories Of America, Inc.Modulated temperature method of atomic layer deposition (ALD) of high dielectric constant filmsUS20040209463May 7, 2004Oct 21, 2004Kim Sung-MinMethods of fabricating field effect transistors having multiple stacked channelsUS20040217420Apr 30, 2003Nov 4, 2004Yee-Chia YeoSemiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistorsUS20040219722May 1, 2003Nov 4, 2004Pham Daniel T.Method for forming a double-gated semiconductor deviceUS20040219780Apr 29, 2004Nov 4, 2004Elpida Memory, IncManufacturing method of semiconductor deviceUS20040222473Apr 14, 2004Nov 11, 2004Tomomitsu RisakiSemiconductor deviceUS20040227187Feb 13, 2004Nov 18, 2004Zhiyuan ChengIntegrated semiconductor device and method to make sameUS20040238887Jun 25, 2002Dec 2, 2004Fumiyuki NiheyField-effect transistor constituting channel by carbon nano tubesUS20040238915Apr 5, 2004Dec 2, 2004Zhihao ChenSemiconductor device isolation structure and method of formingUS20040256647Jun 23, 2003Dec 23, 2004Sharp Laboratories Of America Inc.Strained silicon finFET deviceUS20040262683Jun 27, 2003Dec 30, 2004Bohr Mark T.PMOS transistor strain optimization with raised junction regionsUS20040262699Jun 30, 2003Dec 30, 2004Rafael RiosN-gate transistorUS20050019993Jun 16, 2004Jan 27, 2005Deok-Hyung LeeMethods for fabricating fin field effect transistors using a protective layer to reduce etching damageUS20050020020Jul 15, 2003Jan 27, 2005Nadine CollaertIntegrated semiconductor fin device and a method for manufacturing such deviceUS20050035415Sep 24, 2003Feb 17, 2005Yee-Chia YeoMultiple-gate transistors formed on bulk substratesUS20050040444Aug 22, 2003Feb 24, 2005International Business Machines CorporationStrained-channel fin field effect transistor (FET) with a uniform channel thickness and separate gatesUS20050059214Sep 16, 2003Mar 17, 2005International Business Machines CorporationMethod and structure of vertical strained silicon devicesUS20050073060Oct 2, 2003Apr 7, 2005Suman DattaMethod and apparatus for improving stability of a 6T CMOS SRAM cellUS20050093028Oct 29, 2003May 5, 2005Chambers James J.Multiple-gate MOSFET device with lithography independent silicon body thickness and methods for fabricating the sameUS20050093067Nov 29, 2004May 5, 2005Yee-Chia YeoSemiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistorsUS20050093075Oct 27, 2004May 5, 2005Bentum Ralf V.Advanced technique for forming a transistor having raised drain and source regionsUS20050093154Jul 26, 2004May 5, 2005Interuniversitair Microelektronica Centrum (Imec Vzw)Multiple gate semiconductor device and method for forming sameUS20050104055Dec 22, 2004May 19, 2005Hynix Semiconductor Inc.Transistor of semiconductor device, and method for manufacturing the sameUS20050110082Nov 25, 2003May 26, 2005Taiwan Semiconductor Manufacturing Co., Ltd.Semiconductor device having high drive current and method of manufacture thereforUS20050116289Dec 2, 2003Jun 2, 2005International Business Machines CorporationUltra-thin Si channel MOSFET using a self-aligned oxygen implant and damascene techniqueUS20050118790Dec 1, 2003Jun 2, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Method for dicing semiconductor wafersUS20050127362Dec 10, 2003Jun 16, 2005Ying ZhangSectional field effect devices and method of fabricationUS20050127632Jan 27, 2005Jun 16, 2005Greg GehretVehicle having a suspension assembly with multiple torsion members which cooperatively provide suspensionUS20050133866Jan 6, 2005Jun 23, 2005Chau Robert S.Novel field effect transistor and method of fabricationUS20050136584Dec 23, 2003Jun 23, 2005Boyan BoyanovStrained transistor integration for CMOSUS20050139860Oct 21, 2004Jun 30, 2005Snyder John P.Dynamic schottky barrier MOSFET device and method of manufactureUS20050145894Dec 30, 2003Jul 7, 2005Chau Robert S.Replacement gate flow facilitating high yield and incorporation of etch stop layers and/or stressed filmsUS20050145941Jan 7, 2004Jul 7, 2005International Business Machines CorporationHigh performance strained silicon FinFETs device and method for forming sameUS20050145944Dec 24, 2003Jul 7, 2005Anand MurthyTransistor gate electrode having conductor material layerUS20050148131Dec 30, 2003Jul 7, 2005Brask Justin K.Method of varying etch selectivities of a filmUS20050148137Dec 30, 2003Jul 7, 2005Brask Justin K.Nonplanar transistors with metal gate electrodesUS20050153494Jan 9, 2004Jul 14, 2005International Business Machines CorporationMethod of forming fet silicide gate structures incorporating inner spacersUS20050156171Dec 27, 2004Jul 21, 2005Brask Justin K.Nonplanar transistors with metal gate electrodesUS20050156202Nov 12, 2004Jul 21, 2005Hwa-Sung RheeAt least penta-sided-channel type of FinFET transistorUS20050156227Mar 15, 2005Jul 21, 2005Applied Intellectual Properties Co., Ltd.Nonvolatile memory with undercut trapping structureUS20050161739Jan 28, 2004Jul 28, 2005International Business Machines CorporationMethod and structure to create multiple device widths in finfet technology in both bulk and soiUS20050167766Jun 24, 2004Aug 4, 2005Atsushi YagishitaSemiconductor device and manufacturing method thereofUS20050170593Jan 28, 2005Aug 4, 2005Hee-Soo KangMethod for forming a FinFET by a damascene processUS20050184316Jun 17, 2004Aug 25, 2005Kim Young-PilFin field effect transistors having multi-layer fin patterns and methods of forming the sameUS20050189583May 2, 2005Sep 1, 2005Samsung Electronics Co., Ltd.Field effect transistors having multiple stacked channelsUS20050199919Mar 1, 2005Sep 15, 2005National Institute Of Advanced Industrial Science And TechnologySemiconductor integrated circuit and method for manufacturing the sameUS20050215014Mar 23, 2005Sep 29, 2005Young-Joon AhnComplementary metal oxide semiconductor (CMOS) transistors having three-dimensional channel regions and methods of forming sameUS20050215022Mar 26, 2004Sep 29, 2005Texas Instruments IncorporatedTri-gate low power device and method for manufacturing the sameUS20050224797Apr 1, 2004Oct 13, 2005Taiwan Semiconductor Manufacturing Company, Ltd.CMOS fabricated on different crystallographic orientation substratesUS20050224800Mar 31, 2004Oct 13, 2005Nick LindertBulk non-planar transistor having strained enhanced mobility and methods of fabricationUS20050227498Mar 31, 2004Oct 13, 2005International Business Machines CorporationMethod for fabricating strained silicon-on-insulator structures and strained silicon-on insulator structures formed therebyUS20050230763Apr 15, 2004Oct 20, 2005Taiwan Semiconductor Manufacturing Co., Ltd.Method of manufacturing a microelectronic device with electrode perturbing sillUS20050233156Jun 24, 2005Oct 20, 2005Aviza Technology, Inc.System and method for forming multi-component dielectric filmsUS20050239252Apr 20, 2005Oct 27, 2005Young-Joon AhnMethods of forming integrated circuit devices having field effect transistors of different types in different device regionsUS20050255642May 11, 2004Nov 17, 2005Chi-Wen LiuMethod of fabricating inlaid structureUS20050266645Nov 29, 2004Dec 1, 2005Jin-Jun ParkPhosphorous doping methods of manufacturing field effect transistors having multiple stacked channelsUS20050272192Dec 23, 2004Dec 8, 2005Chang-Woo OhMethods of forming fin field effect transistors using oxidation barrier layers and related devicesUS20050277294Jun 10, 2004Dec 15, 2005Schaeffer James KMethod for treating a semiconductor surface to form a metal-containing layerUS20050280121Jun 21, 2004Dec 22, 2005International Business Machines CorporationHybrid substrate technology for high-mobility planar and multiple-gate MOSFETsUS20060014338Jun 30, 2004Jan 19, 2006International Business Machines CorporationMethod and structure for strained finfet devicesUS20060040054Aug 18, 2004Feb 23, 2006Pearlstein Ronald MPassivating ALD reactor chamber internal surfaces to prevent residue buildupUS20060046521Sep 1, 2004Mar 2, 2006Vaartstra Brian ADeposition methods using heteroleptic precursorsUS20060063469Apr 2, 2004Mar 23, 2006Homayoun TaliehAdvanced chemical mechanical polishing system with smart endpoint detectionUS20060068591Sep 29, 2005Mar 30, 2006Marko RadosavljevicFabrication of channel wraparound gate structure for field-effect transistorUS20060071299Sep 29, 2004Apr 6, 2006Doyle Brian SIndependently accessed double-gate and tri-gate transistors in same process flowUS20060086977Oct 25, 2004Apr 27, 2006Uday ShahNonplanar device with thinned lower body portion and method of fabricationUS20060154478Jan 12, 2005Jul 13, 2006Taiwan Semiconductor Manufacturing Co., Ltd.Contact hole structures and contact structures and fabrication methods thereofUS20060172480Feb 3, 2005Aug 3, 2006Taiwan Semiconductor Manufacturing Company, Ltd.Single metal gate CMOS device designUS20060202270May 15, 2006Sep 14, 2006Samsung Electronics Co., Ltd.Fin field effect transistors having capping insulation layersUS20060205164Mar 10, 2005Sep 14, 2006Chih-Hsin KoMethod of forming a shallow trench isolation structureUS20060211184May 18, 2006Sep 21, 2006Boyd Diane CUltra-thin Si channel MOSFET using a self-aligned oxygen implant and damascene techniqueUS20060227595Apr 7, 2005Oct 12, 2006International Business Machines CorporationBack-gate controlled read SRAM cellUS20060240622Apr 20, 2006Oct 26, 2006Samsung Electronics Co., Ltd.Multi-channel semiconductor device and method of manufacturing the sameUS20060263699May 23, 2005Nov 23, 2006Mirzafer AbatchevMethods for forming arrays of a small, closely spaced featuresUS20060281325Jun 13, 2005Dec 14, 2006Pei-Yu ChouMethod of defining polysilicon patternsUS20070001219Jun 30, 2005Jan 4, 2007Marko RadosavljevicBlock contact architectures for nanoscale channel transistorsUS20070007530 *Jun 26, 2006Jan 11, 2007Man WongThin-film transistors with metal source and drain and methods of fabricationUS20070023795Jul 14, 2006Feb 1, 2007Kabushiki Kaisha ToshibaSemiconductor device and method of fabricating the sameUS20070045748Aug 25, 2005Mar 1, 2007International Business Machines CorporationSemiconductor structures integrating damascene-body FinFET's and planar devices on a common substrate and methods for forming such semiconductor structuresUS20070048930Sep 1, 2005Mar 1, 2007Figura Thomas APeripheral gate stacks and recessed array gatesUS20070093010Oct 25, 2005Apr 26, 2007Leo MathewMethod of making an inverted-T channel transistorUS20070108514Apr 28, 2004May 17, 2007Akira InoueSemiconductor device and method of fabricating the sameUS20070241414Jun 3, 2005Oct 18, 2007Mitsuru NarihiroSemiconductor Device and Manufacturing Process ThereforUS20070262389Jul 25, 2007Nov 15, 2007Robert ChauTri-gate transistors and methods to fabricate sameDE10203998A1Feb 1, 2002Aug 21, 2003Infineon Technologies AgProduction of a toothed structure in crystal structure in/on substrate used in production of floating gate transistor comprises forming trenches using a mask on the substrate and etching process and the unmasked region of substrateEP0510667B1Apr 24, 1992Sep 11, 1996Canon Kabushiki KaishaSemiconductor device having an improved insulated gate transistorEP0623963A1May 2, 1994Nov 9, 1994Siemens AktiengesellschaftMOSFET on SOI substrateEP1091413A3Oct 4, 2000Jan 12, 2005Lsi Logic CorporationFully-depleted, fully-inverted, short-length and vertical channel, dual-gate, cmos fetEP1202335B1Oct 15, 2001Mar 18, 2009International Business Machines CorporationMethod of fabricating semiconductor side wall finEP1566844A2Feb 18, 2005Aug 24, 2005Samsung Electronics Co., Ltd.Multi-gate transistor and method for manufacturing the sameGB2156149A Title not availableJP2303048A Title not availableJP6151387A Title not availableJP9162301A Title not availableJP56073454A Title not availableJP59145538A Title not availableJP406177089A Title not availableJP2000037842A Title not availableJP2001338987A Title not availableJP2002298051A Title not availableJP2003298051A Title not availableTW516232B Title not availableTW548799B Title not availableTW561530B Title not availableTW200402872A Title not availableTW200405408A Title not availableTW200414538A Title not availableTW200417034A Title not availableWO2004059726A1Dec 20, 2002Jul 15, 2004International Business Machines CorporationIntegrated antifuse structure for finfet and cmos devicesWO2005036651A1Sep 29, 2004Apr 21, 2005Nec CorporationSemiconductor device and production method therefor* Cited by examinerNon-Patent CitationsReference1"International Application No.", PCT/2004/032442, (Jun. 16, 2005), 1-10.2"International Preliminary Report on Patentability", PCT/US2005/010505, (Oct. 12, 2006), 1-16.3"International Search & Written Opinion", PCT/US2006/037634 (May 31, 2007) 1-21.4"International Search Report & Written Opinion", PCT/US2004/032442, (Jun. 16, 2005), 1-21.5"International Search Report & Written Opinion", PCT/US2005/000947, (May 3, 2005), 1-14.6"International Search Report & Written Opinion", PCT/US2005/033439, (Jan. 31, 2006), 1-7.7"International Search Report & Written Opinion", PCT/US2005/035380, (Feb. 13, 2006), 1-14.8"International Search Report & Written Opinion", PCT/US2005/037169, (Feb. 23, 2006), 1-11.9"International Search Report & Written Opinion", PCT/US2006/000378, (May 24, 2006), 1-11.10"International Search Report & Written Opinion", PCT/US2006/024516, (Jan. 17, 2007), 1-18.11"International Search Report & Written Opinion", PCT/US2006/025751, (Dec. 6, 2006), 1-14.12"International Search Report & Written Opinion", PCT/US2006/037643, (Jan. 24, 2007), 1-14.13"International Search Report and Written Opinion", PCT/US2005/020339, (Oct. 4, 2005), 1-12.14"International Search Report", PCT/US2003/26242, (Jan. 26, 2004), 1-8.15"International Search Report", PCT/US2003/39727, P15677PCT, (Apr. 27, 2004), 1-6.16"International Search Report", PCT/US2003/40320, (Jun. 2, 2004), 1-6.17"International Search Report", PCT/US2005/010505, (Aug. 26, 2005), 1-24.18"U.S. Appl. No. 10/227,068 Office Action", (Dec. 18, 2006), pp. 1-25.19"U.S. Appl. No. 10/703,316 Office Action", (Dec. 15, 2006), pp. 1-22.20"U.S. Appl. No. 11/158,661 Final Office Action", (Jan. 15, 2008), 25 pages.212nd OA KR 10-2007-7030988 mailed Mar. 12, 2010, 3 pgs.22Auth, Christopher P., et al., "Vertical, Fully-Depleted, Surroundings Gate MOSFETS On sub-0.1 um Thick Silicon Pillars", 54th Annual Device Research Conference Digest, (1996), pp. 108-109.23Buchanan, D. A., et al., "Fabrication of Midgap Metal Gates Compatible With Ultrathin Dielectrics", Applied Physics Letters 73.12, (Sep. 21, 1998), pp. 1676-1678.24Burenkov, A. et al., "Corner effect in Double and Triple Gate FinFETs", European Solid-State Device Research 2003, 33rd Conference on. ESSDERC, (Sep. 16, 2003), pp. 135-138.25Chang, L., et al., "CMOS Circuit Performance Enhancement by Surface Orientation Optimization", IEEE Transactions on Electron Devices, vol. 51, No. 10, (Oct. 2004), pp. 1621-1627.26Chang, S. T., et al., "3-D Simulation of Strained S/SiGe heterojunction FinFets", Semiconductor Device Research Symposium, 2003 International Dec. 10-12, 2003, Piscataway, NJ, USA (Dec. 2003), p. 176-177.27Chau, Robert, "Advanced Metal Gate/High-K Dielectric Stacks for High-Performance CMOS Transistors", Components Research, Intel Corporation, (2004), 1-3.28Chau, Robert, Final Office Action mailed Feb. 17, 2010, 18 pgs.29Choi, Yang-Kyu, et al., "A Spacer Patterning Technology for Nanoscale CMOS", IEEE, (49)3, XP-001102694, (2002), 436-441.30Choi, Yang-Kyu, et al., "Sub-20nm CMOS FinFET Technologies", IEEE, IEDM 01-421 to 1-424, (2001), 1-4.31Claflin, B. , et al., "Interface Studies of Tungsten Nitride And Titanium Nitride Composite Metal Gate Electrodes With Thin Dielectric Layers", Journal of Vacuum Science and Technology A 16.3, (May/Jun. 1998), pp. 1757-1761.32Collaert, N., et al., "A Functional 41-stage ring oscillator using scaled FinFET devices with 25-nm gate lengths and 10-nm fin widths applicable for the 45-nm CMOS node", IEEE Electron Device Letters, vol. 25, No. 8, Aug. 2004, 3 pgs.33Final Office Action for U.S. Appl. No. 11/154,138 mailed Dec. 8, 2009, 13 pgs.34Final Office Action for U.S. Appl. No. 11/322,795 mailed Jan. 13, 2010, 12 pgs.35Final Office Action for U.S. Appl. No. 11/335,103 mailed May 26, 2010, 14 pgs.36Final Office Action from U.S. Appl. No. 11/080,765 mailed Nov. 13, 2007, 13 pgs.37Final Office Action from U.S. Appl. No. 11/240,487 mailed Sep. 21, 2009, 22 pgs.38Final Office Action from U.S. Appl. No. 12/025,665 mailed Jun. 10, 2009, 14 pgs.39Fried, David M., et al., "High-Performance P-Type Independent-Gate FinFETs", IEEE 25(4):, (2004), 199-201.40Fried, David M., et al., "Improved Independent Gate N-Type FinFET Fabrication and Characterization", IEEE 24(9):, 1-3.41Guo, Jing , et al., "Performance Projections for Ballistic Carbon Nanotube Field-Effect Transistors", Applied Physics Letters 80(17):, (Apr. 29, 2002), 3192-3194.42Hisamoto, Digh , "A Fully Depleted Lean-Channel Transistor (DELTA)-A Novel Vertical Ultrahin SOI MOSFET", IEEE Electron Device Letters, V. 11 (1), (1990), pp. 36-38.43Hisamoto, Digh , "A Fully Depleted Lean-Channel Transistor (DELTA)—A Novel Vertical Ultrahin SOI MOSFET", IEEE Electron Device Letters, V. 11 (1), (1990), pp. 36-38.44Hisamoto, Digh , "FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20 nm", IEEE Transactions on Electron Devices, vol. 47, No. 12, (Dec. 2000), pp. 2320-2325.45Hisamoto, Digh , "FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm", IEEE Transactions on Electron Devices, vol. 47, No. 12, (Dec. 2000), pp. 2320-2325.46Hisamoto, Digh , et al., "A Folded-channel MOSFET for Deep-sub-tenth Micron Era", IEEE, (1998), 15.7.1-15.7.3.47Huang, Xuejue , et al., "Sub 50-nm FinFET: PMOS", 1999 IEEE International Electron Device Meeting Technical Digest, IEEE, (1999), pp. 3.4.1-3.4.4.48Hwang, Jeong-Mo , et al., "Novel Polysilicon/Tin Stacked-Gate Structure for Fully-Depleted SOI/CMOS", International Electronic Devices Meeting Technical Digest,(1992), pp. 345-348.49Ieong, et al., "Three Dimensional CMOS Devices and Integrated Circuits", IEEE CICC, San Jose, CA Sep. 21-24, 2003, 207-217.50International Preliminary Report on Patentability from Application No. PCT/US2006/024516 mailed Jan. 10, 2008, 11 pgs.51International Search Report PCT/US2003/40320 mailed Jun. 2, 2004, 6 pgs.52IPO Search Report for Application No. 094136197, date mailed Sep. 19, 2008, 1 pg.53Javey, Ali , et al., "Ballistic Carbon Nanotube Field-Effect Transistors", Nature, vol. 424, (Aug. 3, 2003), 654-657.54Javey, Ali , et al., "High-k Dielectrics for Advanced Carbon-Nanotube Transistors and Logic Gates", www.nature.com/naturematerials.com, (2002), 1-8.55Jin, B. , "Mobility Enhancement in Compressively Strained Sige Surface Channel PMOS Transistors with HFO2/TIN Gate Stack", Components Research, Intel Corporation, 1-12.56Jones, E. C., et al., "Doping Challenges in Exploratory Devices for High Performance Logic", 14th Int'l Conference, Piscataway, NJ, Sep. 22-27, 2002, 1-6.57Kim, Sung M., et al., "A Novel Multi-channel Field Effect Transistor (McFET) on Bulk Si for High Performance Sub-80nm Application", IEEE, (2004), 1-4.58Kuo, Charles , et al., "A Capacitorless Double Gate DRAM Technology for Sub-100-nm Embedded and Stand-Alone Memory Applications", IEEE 50(12):, (2003), 2408-2416.59Kuo, Charles , et al., "A Capacitorless Double-Gate DRAM Cell Design for High Density Applications", IEEE, (2002), 843-846.60Ludwig, et al., "FinFET Technology for Future Microprocessors", 2003 IEEE Int'l. SOI Conference, New Port Beach, CA, Sep. 29-Oct. 2, 2003, 33-34.61Martel, Richard , et al., "Carbon Nanotube Field Effect Transistors for Logic Applications", IEEE, 7.5.1-7.5.4.62Mayer, T. M., et al., "Chemical Vapor Deposition of Flouroalkylsilane Monolayer Films for Adhesion Control in Microelectromechanical Systems", J. Vac. Sci. Technol. B. 18(5):, (2000), 2433-2440.63Nackaerts, et al., "A 0.314um2 6T-SRAM Cell build with Tall Triple-Gate Devices for 45nm node applications using 0.75NA 193nm lithography", IDEM, (2004), 269-272.64Non-Final Office Action for U.S. Appl. No. 10/973,228 mailed Feb. 2, 2010, 22 pgs.65Non-Final Office Action for U.S. Appl. No. 11/240,440 mailed May 12, 2010, 8 pgs.66Non-Final Office Action for U.S. Appl. No. 11/240,487 mailed Dec. 11, 2009, 11 pgs.67Non-Final Office Action for U.S. Appl. No. 11/335,103 mailed Nov. 13, 2009, 17 pgs.68Non-final Office Action for U.S. Appl. No. 11/855,823 mailed Mar. 15, 2010, 31 pages.69Non-Final Office Action for U.S. Appl. No. 11/855,823, mailed Jul. 23, 2009, 31 pages.70Non-Final Office Action for U.S. Appl. No. 12/259,464, mailed Oct. 20, 2009, 41 pgs.71Non-Final Office Action for U.S. Appl. No. 12/369,642 mailed Apr. 27, 2010, 15 pgs.72Non-Final Office Action from U.S. Appl. No. 11/322,795 mailed Jul. 28, 2009, 18 pgs.73Notice of Preliminary Rejection for Korean Application No. 10-2007-7030988 mailed Sep. 14, 2009, 4 pgs.74Nowak, E. J., et al., "A Functional FinFET-DGCMOS SRAM Cell", Int'l. Electron Devices Meeting, San Francisco, CA Dec. 8-11, 2002, 411-414.75Nowak, E. J., et al., "Scaling Beyond the 65 nm Node with FinFET-DGCMOS", IEEE CICC, San Jose, CA Sep. 21-24, 2003, 339-342.76Nowak, Edward J., et al., "Turning Silicon on Its Edge.", IEEE Circuits & Devices Magazine vol. 1, (Jan./Feb. 2004).77Office Action for EP Application No. 05711376.3 mailed Jan. 11, 2010, 5 pgs.78Office Action for European Application No. 03817697.0 mailed Mar. 9, 2010, 8 pgs.79Office Action for German Application No. 112006001735.7 with translation mailed Oct. 20, 2009, 6 pgs.80Office Action for German Patent Application No. 11 2006 003 576.2-33 mailed Dec. 12, 2008, 3 pgs.81Office Action from Chinese Patent Application No. 200680023301.X mailed Jun. 26, 2009, 11 pgs.82Office Action from European Patent Application No. 03817699.6 mailed Aug. 29, 2007, 3 pgs.83Office Action from Japanese Application No. 2006-549560 mailed Apr. 13, 2010, 8 pgs.84Office Action from PRC Application No. 200580007279.5, PCT/US05/000947, mailed Apr. 4, 2008, 2 pgs.85Office Action from Taiwan Patent Application No. 95122087 mailed Dec. 16, 2008, 14 pgs.86Office Action from Taiwan Patent Application No. 95122087 mailed Jun. 10, 2008, 8 pgs.87Office Action from Taiwan Patent Application No. 95123858 dated Oct. 9, 2008, 10pgs.88Office Action from Taiwan Patent Application No. 95123858-translation, mailed Mar. 3, 2009, 10 pgs.89Office Action from Taiwan Patent Application No. 95123858—translation, mailed Mar. 3, 2009, 10 pgs.90Office Action from Taiwan Patent Application No. 95135820 mailed Jun. 4, 2009, 9 pgs.91Office Action from Taiwan Patent Application No. 95135820 mailed Oct. 22, 2009, 5 pgs.92Office Action from Taiwan Patent Application No. 95135820 mailed on Jan. 9, 2009, 14 pgs.93Office Action from U.S. Appl. No. 11/080,765 mailed May 2, 2007, 21 pgs.94Office Action from U.S. Appl. No. 11/154,138 mailed Jun. 23, 2009, 14 pgs.95Office Action from U.S. Appl. No. 11/240,487 mailed Mar. 17, 2009, 13 pgs.96Office Action from U.S. Appl. No. 11/322,795 mailed Mar. 4, 2009, 12 pgs.97Office Action from U.S. Appl. No. 11/855,823 mailed Dec. 30, 2008, 18 pgs.98Office Action from U.S. Appl. No. 12/025,665 mailed on Nov. 12, 2008, 8 pgs.99Ohsawa, Takashi , et al., "Memory Design Using a One-Transistor Gain Cell on SOI", IEEE 37(11):, (2002), 1510-1522.100Park, Donggun , et al., "3-dimensional nano-CMOS Transistors to Overcome Scaling Limits", IEEE 2004, ISBN 0-7803-8511-X, (2004), 35-40.101Park, et al., "PMOS Body-Tied FinFET (Omega MOSFET) Characteristics", Device Research Conference, Piscataway, NJ, Jun. 23-25, IEEE, (Jun. 2003), pp. 33-34.102Park, Jae-Hyoun, et al., "Quantum-Wired MOSFET Photodetector Fabricated by Conventional Photolighography on SOI Substrate", Nanotechnology, 4th IEEE Conference on Munich, Germany, Aug. 16-19, 2004, Piscataway, NJ, XP010767302, (2004), pp. 425-427.103Park, Jong-Tae , et al., "Pi-Gate SOI MOSFET", IEEE Electron Device Letters, vol. 22, No. 8, (Aug. 2001), pp. 405-406.104Park, T. , et al., "Fabrication of Body-Tied FinFETs (Omega MOSFETS) Using Bulk Si Wafers", 2003 Symposia on VLSI Technology Digest of Technical Papers, (Jun. 2003), pp. 135-136.105Park, T. , et al., "Fabrication of Body-Tied FinFETs (Omega MOSFETs) Using Bulk Si Wafers", 2003 Symposium on VLSI Technology Digest of Technical Papers, (2003), 1-2.106Second Office Action for Chinese Application No. 200680021817.0 mailed Dec. 11, 2009, 11 pgs.107Second Office Action from Chinese Patent Application No. 200580032314.9 mailed May 8, 2009, 14 pgs.108Seevinck, Evert , et al., "Static-Noise Margin Analysis of MOS SRAM Cells", IEEE, Journal of Solid-State Circuits, (SC-22)5, (1987), 1-7.109Stadele, M. , et al., "A Comprehensive Study of Corner Effects in Tri-gate Transistors", IEEE 2004, pp. 165-168.110Stolk, Peter A., et al., "Modeling Statistical Dopant Fluctuations in MOS Transistors", IEEE Transactions on Electron Devices, (45)9, (1998), 1960-1971.111Subramanian, V. , "A Bulk-Si-Compatible Ultrathin-body SOI Technology for Sub-100m MOSFETS", Proceeding of the 57th Annual Device Research Conference, (1999), pp. 28-29.112Sugizaki, T. , et al., "Novel Multi-bit SONOS Type Flash Memory Using a High-k Charge Trapping Layer", VLSI Technology, 2003. Digest of Technical Papers. Symposium on Jun. 10-12, 2003., (2003), pp. 27-28.113Tanaka, T. , et al., "Scalability Study on a Capacitorless IT-DRAM: From Single-gate PD-SOI to Double-gate FinDRAM", IEEE, (2004), 1-4.114Tang, Stephen H., et al., "FinFET-A Quasi-Planar Double-Gate MOSFET", 2001 IEEE International Solid-State Circuits Conference, Feb. 6, 2001, 3 pgs.115Tang, Stephen H., et al., "FinFET—A Quasi-Planar Double-Gate MOSFET", 2001 IEEE International Solid-State Circuits Conference, Feb. 6, 2001, 3 pgs.116Third Office Action for Chinese Application No. 200580032314.9 mailed Jan. 29, 2010, 21 pgs.117Tokoro, Kenji , et al., "Anisotropic Etching Properties of Silicon in KOH and TMAH Solutions", International Symposium on Micromechatronics and Human Science, IEEE, (1998), pp. 65-70.118Wang, X., et al., "Band alignments in sidewall strained Si/strained SiGe heterostructures", (May 28, 2002), 1-5.119Wolf, Stanley , et al., "Wet Etching Silicon", Silicon Processing for the VLSI Era, vol. 1: Process Technology, Lattice Press, Sunset Beach, CA, (Sep. 1986), 3 pages.120Written Opinion from Patent Application No. 2005070131 mailed Mar. 18, 2007, 4 pgs.121Written Opinion from Singapore Patent Application No. 200604766-6 mailed Apr. 4, 2008, 4 pgs.122Xiong, W. , et al., "Corner Effect in Multiple-Gate SOI MOSFETs", IEEE, (2003), 111-113.123Xiong, Weize , et al., "Improvement of FinFET Electrical Characteristics by Hydrogen Annealing", 25(8):, (2004), 541-543.124Yang, Fu-Liang , et al., "5nm-Gate Nanowire FinFET", IEEE, (2004), 196-197.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8415222 *Sep 28, 2010Apr 9, 2013Institute of Microelectronics, Chinese Academy of SciencesSemiconductor device and method for manufacturing the sameUS9147683Feb 18, 2014Sep 29, 2015International Business Machines CorporationCMOS transistors including gate spacers of the same thicknessUS9171925 *Apr 26, 2012Oct 27, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Multi-gate devices with replaced-channels and methods for forming the sameUS9252215Aug 17, 2015Feb 2, 2016International Business Machines CorporationConstrained epitaxial source/drain regions on semiconductor-on-insulator finFET deviceUS9281378Nov 9, 2012Mar 8, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Fin recess last process for FinFET fabricationUS9293463Oct 21, 2014Mar 22, 2016International Business Machines CorporationCMOS transistors including gate spacers of the same thicknessUS9299780Mar 26, 2014Mar 29, 2016International Business Machines CorporationConstrained epitaxial source/drain regions on semiconductor-on-insulator finFET deviceUS9349837Jun 27, 2014May 24, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Recessing STI to increase Fin height in Fin-first processUS20110001191 *Jan 6, 2011Hitachi, Ltd.Semiconductor device and method for manufacturing the sameUS20120021584 *Sep 28, 2010Jan 26, 2012Institute of Microelectronics, Chinese Academy of SciencesSemiconductor device and method for manufacturing the sameUS20160155801 *Jan 25, 2016Jun 2, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Method of forming strained structures of semiconductor devices* Cited by examinerClassifications U.S. Classification438/268, 438/300, 257/E21.425, 257/E21.431International ClassificationH01L21/336Cooperative ClassificationH01L2924/0002, H01L2029/7858, H01L29/41791, H01L29/66636, H01L29/78684, H01L29/785, H01L29/78621, H01L29/78681, H01L23/485, H01L21/3141, H01L29/7843European ClassificationH01L29/786B4B, H01L29/78S, H01L23/485, H01L29/417D14, H01L29/66M6T6F11E, H01L29/78R2Legal EventsDateCodeEventDescriptionJul 16, 2014FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services