Source: http://www.google.com/patents/US6828683?dq=7,249,099
Timestamp: 2018-01-21 00:46:08
Document Index: 485513255

Matched Legal Cases: ['application No. 09', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09', 'application No.09']

Patent US6828683 - Semiconductor devices, and semiconductor processing methods - Google Patents
In one aspect, the invention encompasses a semiconductor processing method wherein a conductive copper-containing material is formed over a semiconductive substrate and a second material is formed proximate the conductive material. A barrier layer is formed between the conductive material and the second...http://www.google.com/patents/US6828683?utm_source=gb-gplus-sharePatent US6828683 - Semiconductor devices, and semiconductor processing methods
Publication number US6828683 B2
Application number US 09/219,041
Also published as US6719919, US7279118, US20020020919, US20040159875
Publication number 09219041, 219041, US 6828683 B2, US 6828683B2, US-B2-6828683, US6828683 B2, US6828683B2
Patent Citations (185), Non-Patent Citations (38), Referenced by (7), Classifications (22), Legal Events (7)
Semiconductor devices, and semiconductor processing methods
US 6828683 B2
US4805683 * Mar 4, 1988 Feb 21, 1989 International Business Machines Corporation Method for producing a plurality of layers of metallurgy
US6498084 May 14, 2001 Dec 24, 2002 Maxim Integrated Products, Inc. Method of forming high density EEPROM cell
US6627535 Jan 17, 2001 Sep 30, 2003 Trikon Holdings Ltd. Methods and apparatus for forming a film on a substrate
US6720247 Oct 25, 2001 Apr 13, 2004 Texas Instruments Incorporated Pre-pattern surface modification for low-k dielectrics using A H2 plasma
US20030207594 Apr 24, 2003 Nov 6, 2003 Catabay Wilbur G. Plasma treatment of low dielectric constant dielectric material to form structures useful in formation of metal interconnects and/or filled vias for intergrated circuit structure
EP0588087A3 Aug 18, 1993 Aug 2, 1995 Sony Corp Method of determining optimum optical conditions for an anti-reflective layer used in a method of forming a resist pattern.
JP8051058A Title not available
JP8078322A Title not available
JP08213386A Title not available
JP9050993A Title not available
JP10163083A Title not available
JP63316476A Title not available
JP406244172A Title not available
JPH06244172A * Title not available
1 Abstract: Loboda, M. et al., "Using Trlmethylsilane to Improve Safety, Throughput and Versatlliry in PECVD Processes", Electrochem. Soc. Meeting Abstract No. 358, 191 Meeting, Montreal, Quebec, vol. MA 97-1, 1997.
2 Anonymous, "New Gas Helps Make Faster ICs", Machine Design, vol. 71, Iss. 21, Nov. 4, 1999, p. 118.
3 Becknian, K. et al., "Sub-Micron Gap Fill and In-Situ Planarisation Using Flowfill(TM) Technology", ULSI Conf. Portland, OR, Oct. 1995, pp. 1-7.
4 Becknian, K. et al., "Sub-Micron Gap Fill and In-Situ Planarisation Using Flowfill™ Technology", ULSI Conf. Portland, OR, Oct. 1995, pp. 1-7.
5 Bencher, C. et al., "Dielectric Antireflective Coatings for DUV Lithography", Solid State Technology, Mar. 1997, pp. 109-114.
6 Dammel, R. et al., "Dependence of Optical Constants of AZ'Barli(TM) Bottom Coating on Bake Conditions", SPIE vol. 3049, 1997. pp. 963-973.
7 Dammel, R. et al., "Dependence of Optical Constants of AZ'Barli™ Bottom Coating on Bake Conditions", SPIE vol. 3049, 1997. pp. 963-973.
8 * English abstract for JP-406244172-A.*
9 Hackn's Chemical Dictionary, 4<th >ed. McGraw-Hill Book Co., 1969, p. 27.
10 Hackn's Chemical Dictionary, 4th ed. McGraw-Hill Book Co., 1969, p. 27.
11 Horie, O., et al., "Kinetics and Mechanism of the Reactions of O(<3>P) with, SiH4, Ch3SiH3, (CH3) 2SiH2, and (CH3) 3SiH", J. Phys. Chem. 1991, vol. 95, pp. 4393-4400.
12 Horie, O., et al., "Kinetics and Mechanism of the Reactions of O(3P) with, SiH4, Ch3SiH3, (CH3) 2SiH2, and (CH3) 3SiH", J. Phys. Chem. 1991, vol. 95, pp. 4393-4400.
13 Joshi, A., et al., "Plasma Deposited Organosilicon Hydride Network Polymers as Versatile Resists for Entirely Dry Mid-Deep UV Photolithography", SPIE vol. 1925, Jan. 1993, pp. 709-720.
14 Joubert, O. et al., "Application of Plasma Polymerized Methylsilane in an All Dry Resist Process for 193 and Z-18nm Lithography", Microlectronic Engineering 30 (1996), pp. 275-278.
15 Kiermasz A. et al., "Planarisation for sub-Micron Devices Utilising a New Chemistry", DUMIC Conf. California, Feb. 1995, pp. 1-2.
16 Laxlhan, R. et al., "Synthesizing Low-K CVD Materials for Fab Use", Semiconductor Internail., Nov. 2000, pp. 95-102 (printed from www.semiconductor-intl.com).
17 Matsuura, M., et al., "A Highly Relialbe Self-planarizing Low-k Intermetal Dielectric for Sub-quarter Micron Interconnects", IEEE Jul. 1997, pp. 785-788.
18 McClatchie, S. et al., "Low Dielectric Constant Flowfill" Technology for IMD Applications, Proceed of 3d Internal-Dielectrics for ULSI Multilevel Interconnection Conf. Santa Clara, CA. Feb. 1997, pp. 34-40.
19 McKenzie, D., et al., "New Technology for PACVD", Surface and Coatings Technology, vol. 83, 1996, pp. 326-333.
20 S. Wolf and R.N. Tauber, Silicon Processing for the VLSI Era (vol. 1-Process Technology), Prologue, Pages xxiii.
21 Shibata, N., "Plasma-Chemical Vapor-Deposited Silicon Oxide/Silicon Oxynitride Double-Layer Antireflective Coaring for Solar Cells" Jap. Journ. of Applied Physics, vol. 30, No. 5, May 1991, pp. 997-1001.
22 TEXT: Heavens, O., "Optical Properties of Thin Solid Films", pp. 48-49.
23 TEXT: Jenkins, F. et al., Fundaments of Opitcs, pp. 7-10.
25 TEXT: Wolf, S. et al . . . "Silicon Processing for the VLSI Era", vol. 1, pp. 437-441.
26 U.S. application No. 09/030,618, Yin et al., filed Feb. 25, 1998.
27 U.S. application No. 09/146,843 , Li et al., filed Sep. 3, 1998.
28 U.S. application No. 09/200,035, Li, filed Nov. 25,1998.
29 U.S. application No. 09/234,233, Li et al., filed Jan. 20, 1999.
30 U.S. application No. 09/388,826, Li et al., filed Sep. 1, 1999.
31 U.S. application No.09/146,842, Yin et al, filed Sep. 3, 1998.
32 U.S. patent application Ser. No. 09/773,462, Rolfson et al., filed Jan. 31, 2001.
33 Weidman T. et al., "-Nc~ Photodefinnble Glass Etch Masks for Entirely Dry Photolithography; Plasma Deposited Organosilicon Hydride Polymers", Appl. Phys. Lett. vol., 62, No. 4, Jan. 25, 1993, pp. 372-374.
34 Weidman T. et al., "-Nc˜ Photodefinnble Glass Etch Masks for Entirely Dry Photolithography; Plasma Deposited Organosilicon Hydride Polymers", Appl. Phys. Lett. vol., 62, No. 4, Jan. 25, 1993, pp. 372-374.
35 Weidman, T. et al., "All Dry Lithography: Applications of Plasma Polymerized Methylsilane as a Single Layer Resist and Silicon Dioxide Precursor", J. Photopolym. Sci. Technol. vol. 8, No. 4, 1995, pp. 679-686.
36 Withnall, R., et al., "Matrix Reactions of Methylsilanes and Oxygen Atoms", J. Phys. Chem. 1988, vol. 92, pp. 594-602.
37 Wolf, S., "Silicon Processing for the VLSI Era", vol. 1: Process Technology, Lattice Press 1986, pp. 189-190.
38 Wolf, S., "Silicon Processing for the VLSI Era: vol. 3: The Submicron MOSFET", Lattice Press 1995, p. 635.
US7897514 * Jan 24, 2008 Mar 1, 2011 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor contact barrier
US8294274 Jan 27, 2011 Oct 23, 2012 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor contact barrier
US8618668 Oct 22, 2012 Dec 31, 2013 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor contact barrier
US9236253 Jan 28, 2014 Jan 12, 2016 Taiwan Semiconductor Manufacturing Company, Ltd. Strained structure of a semiconductor device
US20090191705 * Jan 24, 2008 Jul 30, 2009 Chung-Shi Liu Semiconductor Contact Barrier
US20110121410 * Jan 27, 2011 May 26, 2011 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor Contact Barrier
U.S. Classification 257/759, 438/623, 257/642, 438/627, 257/762, 257/751, 438/687, 257/E21.576, 257/E21.293, 438/794
International Classification H01L21/768, H01L21/318, H01L23/532
Cooperative Classification H01L21/76834, H01L23/53238, H01L2924/0002, H01L21/76801, H01L21/3185
European Classification H01L21/768B10S, H01L21/768B, H01L23/532M1C4, H01L21/318B
Mar 29, 2016 IPR Aia trial proceeding filed before the patent and appeal board: inter partes review