Source: http://www.google.ca/patents/US7904615
Timestamp: 2015-07-03 07:56:33
Document Index: 471816321

Matched Legal Cases: ['Application No. 200580008575', 'Application No. 200780000013', 'Application No. 200780000014', 'Application No. 200780000015', 'Application No. 05723250', 'Application No. 05723250', 'Application No. 07250614', 'Application No. 07250614', 'Application No. 07250614', 'Application No. 07250645', 'Application No. 07250645', 'Application No. 07250645', 'Application No. 07250646', 'Application No. 07250646', 'Application No. 07250646', 'Application No. 07250647', 'Application No. 07250647', 'Application No. 07250647', 'Application No. 07250648', 'Application No. 07250648', 'Application No. 07250648', 'Application No. 07250649', 'Application No. 07250649', 'Application No. 07250649', 'Application No. 07250649', 'Application No. 08251499', 'Application No. 08251499', 'Application No. 08251505', 'Application No. 08251505', 'Application No. 2007']

Patent US7904615 - Asynchronous computer communication - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA computer array (10) has a plurality of computers (12). The computers (12) communicate with each other asynchronously, and the computers (12) themselves operate in a generally asynchronous manner internally. When one computer (12) attempts to communicate with another it goes to sleep until the other...http://www.google.ca/patents/US7904615?utm_source=gb-gplus-sharePatent US7904615 - Asynchronous computer communicationAdvanced Patent SearchPublication numberUS7904615 B2Publication typeGrantApplication numberUS 11/355,495Publication date8 Mar 2011Filing date16 Feb 2006Priority date16 Feb 2006Fee statusPaidAlso published asCN101341454A, CN101410823A, CN101438260A, US8825924, US20070192504, US20110185088Publication number11355495, 355495, US 7904615 B2, US 7904615B2, US-B2-7904615, US7904615 B2, US7904615B2InventorsCharles H. MooreOriginal AssigneeVns Portfolio LlcExport CitationBiBTeX, EndNote, RefManPatent Citations (109), Non-Patent Citations (143), Classifications (9), Legal Events (8) External Links: USPTO, USPTO Assignment, EspacenetAsynchronous computer communication
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS375730631 Aug 19714 Sep 1973Texas Instruments IncComputing systems cpuUS386867711 Jun 197325 Feb 1975Gen ElectricPhase-locked voltage-to-digital converterUS410777313 May 197415 Aug 1978Texas Instruments IncorporatedAdvanced array transform processor with fixed/floating point formatsUS421540128 Sep 197829 Jul 1980Environmental Research Institute Of MichiganCellular digital array processorUS421542222 May 197829 Jul 1980International Business Machines CorporationSelectively modifiable phrase storage for a typewriterUS429893211 Jun 19793 Nov 1981International Business Machines CorporationSerial storage subsystem for a data processorUS446207419 Nov 198124 Jul 1984Codex CorporationDo loop circuitUS458906727 May 198313 May 1986Analogic CorporationFull floating point vector processor with dynamically configurable multifunction pipelined ALUUS459335118 Jun 19843 Jun 1986International Business Machines CorporationHigh speed machine for the physical design of very large scale integrated circuitsUS466549416 Dec 198312 May 1987Victor Company Of Japan, LimitedSpectrum display device for audio signalsUS467233118 Feb 19869 Jun 1987Cushing Vincent JSignal conditioner for electromagnetic flowmeterUS473947410 Mar 198319 Apr 1988Martin Marietta CorporationGeometric-arithmetic parallel processorUS474251113 Jun 19853 May 1988Texas Instruments IncorporatedMethod and apparatus for routing packets in a multinode computer interconnect networkUS47899277 Apr 19866 Dec 1988Silicon Graphics, Inc.Interleaved pipeline parallel processing architectureUS482123121 Dec 198711 Apr 1989Motorola, Inc.Method and apparatus for selectively evaluating an effective address for a coprocessorUS486874530 May 198619 Sep 1989Hewlett-Packard CompanyData processing system and method for the direct and indirect execution of uniformly structured object typesUS496116718 Jul 19892 Oct 1990Mitsubishi Denki Kabushiki KaishaSubstrate bias generator in a dynamic random access memory with auto/self refresh functions and a method of generating a substrate bias thereinUS49841512 Aug 19888 Jan 1991Advanced Micro Devices, Inc.Flexible, next-address generation microprogram sequencerUS502194730 Jan 19904 Jun 1991Hughes Aircraft CompanyData-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and data processingUS502912417 May 19882 Jul 1991Digital Equipment CorporationMethod and apparatus for providing high speed parallel transfer of bursts of dataUS50539525 Jun 19871 Oct 1991Wisc Technologies, Inc.Stack-memory-based writable instruction set computer having a single data busUS515933829 Nov 199127 Oct 1992Kabushiki Kaisha ToshibaSampling frequency conversion apparatusUS521868210 May 19918 Jun 1993Chrysler CorporationTwo-way handshake circuit and method for communication between processorsUS531773514 Jun 199131 May 1994U.S. Philips CorporationSystem for parallel computation with three phase processing in processor tiers in which new instructions trigger execution and forwardingUS531975716 Aug 19917 Jun 1994Harris CorporationFORTH specific language microprocessorUS53595683 Jun 199325 Oct 1994Motorola, Inc.FIFO memory systemUS537523820 Nov 199120 Dec 1994Nec CorporationNesting management mechanism for use in loop control systemUS537733315 Sep 199227 Dec 1994Hitachi, Ltd.Parallel processor system having computing clusters and auxiliary clusters connected with network of partial networks and exchangersUS538658518 Nov 199331 Jan 1995Intel CorporationSelf-timed data pipeline apparatus using asynchronous stages having toggle flip-flopsUS539030428 Sep 199014 Feb 1995Texas Instruments, IncorporatedMethod and apparatus for processing block instructions in a data processorUS539660918 Jan 19907 Mar 1995Gesellschaft Fur Strahlen- Und Umweltforschung Mbh (Gsf)Method of protecting programs and data in a computer against unauthorized access and modification by monitoring address regionsUS5410723 *21 May 199325 Apr 1995Deutsche Itt Industries GmbhWavefront array processor for blocking the issuance of first handshake signal (req) by the presence of second handshake signal (ack) which indicates the readyness of the receiving cellUS543498911 Oct 199418 Jul 1995Matsushita Electric Industrial Co., Ltd.Cache memory for efficient access with address selectorsUS54407493 Aug 19898 Aug 1995Nanotronics CorporationHigh performance, low cost microprocessor architectureUS547585617 Oct 199412 Dec 1995International Business Machines CorporationDynamic multi-mode parallel processing arrayUS54856241 Jul 199416 Jan 1996Hewlett-Packard CompanyCo-processor monitoring address generated by host processor to obtain DMA parameters in the unused portion of instructionsUS55353935 Jun 19959 Jul 1996Reeve; Christopher L.System for parallel processing that compiles a filed sequence of instructions within an iteration spaceUS553541727 Sep 19939 Jul 1996Hitachi America, Inc.On-chip DMA controller with host computer interface employing boot sequencing and address generation schemesUS555048929 Sep 199527 Aug 1996Quantum CorporationSecondary clock source for low power, fast response clockingUS555104518 May 199427 Aug 1996Mitsubishi Denki Kabushiki KaishaMicroprocessor with reset execution from an arbitrary addressUS558176728 Nov 19943 Dec 1996Nippon Sheet Glass Co., Ltd.Bus structure for multiprocessor system having separated processor section and control/memory sectionUS563015411 Oct 199413 May 1997Hughes Aircraft CompanyProgrammable systolic array system arranged in a found arrangement for passing data through programmable number of cells in a time interleaved mannerUS56574851 Aug 199512 Aug 1997Mitsubishi Denki Kabushiki KaishaProgram control operation to execute a loop processing not immediately following a loop instructionUS567342323 Nov 199430 Sep 1997Tm Patents, L.P.Method and apparatus for aligning the operation of a plurality of processorsUS569219731 Mar 199525 Nov 1997Sun Microsystems, Inc.Method and apparatus for reducing power consumption in a computer network without sacrificing performanceUS570649126 Feb 19966 Jan 1998Cyrix CorporationBranch processing unit with a return stack including repair using pointers from different pipe stagesUS5717943 *5 Jun 199510 Feb 1998International Business Machines CorporationAdvanced parallel array processor (APAP)US57271947 Jun 199510 Mar 1998Hitachi America, Ltd.Repeat-bit based, compact system and method for implementing zero-overhead loopsUS573762812 Jun 19967 Apr 1998Cray Research, Inc.Multiprocessor computer system with interleaved processing element nodesUS574046320 Jul 199514 Apr 1998Mitsubishi Denki Kabushiki KaishaInformation processing system and method of computation performed with an information processing systemUS575225926 Mar 199612 May 1998Advanced Micro Devices, Inc.Instruction cache configured to provide instructions to a microprocessor having a clock cycle time less than a cache access time of said instruction cacheUS57650151 Jun 19959 Jun 1998International Business Machines CorporationSlide network for an array processorUS57846028 Oct 199621 Jul 1998Advanced Risc Machines LimitedMethod and apparatus for digital signal processing for integrated circuit architectureUS582610119 Aug 199320 Oct 1998Texas Instruments IncorporatedData processing device having split-mode DMA channelUS583229115 Dec 19953 Nov 1998Raytheon CompanyData processor with dynamic and selectable interconnections between processor array, external memory and I/O portsUS58673301 Nov 19952 Feb 1999Canon Kabushiki KaishaReproducing apparatus detecting pilot signals by binary data processingUS589314810 Nov 19976 Apr 1999International Business Machines CorporationSystem and method for allocating cache memory storage spaceUS591108225 Feb 19978 Jun 1999Audio Digitalimaging Inc.Parallel processing building block chipUS593720215 Feb 199610 Aug 19993-D Computing, Inc.High-speed, parallel, processor architecture for front-end electronics, based on a single type of ASIC, and method use thereofUS60031281 May 199714 Dec 1999Advanced Micro Devices, Inc.Number of pipeline stages and loop length related counter differential based end-loop predictionUS602375330 Jun 19978 Feb 2000Billion Of Operations Per Second, Inc.Manifold array processorUS603865516 Jan 199714 Mar 2000Dallas Semiconductor CorporationMicrocontroller having register direct and register indirect addressingUS605779118 Feb 19982 May 2000Oasis Design, Inc.Apparatus and method for clocking digital and analog circuits on a common substrate to enhance digital operation and reduce analog sampling errorUS60812156 Jul 199827 Jun 2000Motorola, Inc.High speed interlaced analog interfaceUS608530428 Nov 19974 Jul 2000Teranex, Inc.Interface for processing element arrayUS609218310 Mar 199518 Jul 2000Hitachi, Ltd.Data processor for processing a complex instruction by dividing it into executing unitsUS609403013 May 199925 Jul 2000Deltatee Enterprises Ltd.Resistance and charging monitor within a standby battery bankUS610159814 Nov 19978 Aug 2000Cirrus Logic, Inc.Methods for debugging a multiprocessor systemUS611229618 Dec 199729 Aug 2000Advanced Micro Devices, Inc.Floating point stack manipulation using a register map and speculative top of stack valuesUS614507220 Sep 19947 Nov 2000Hughes Electronics CorporationIndependently non-homogeneously dynamically reconfigurable two dimensional interprocessor communication topology for SIMD multi-processors and apparatus for implementing sameUS61483928 Sep 199814 Nov 2000Hyundai Electronics Industries Co., Ltd.Low power implementation of an asynchronous stock having a constant response timeUS615480911 Sep 199828 Nov 2000Nippon Telegraph & Telephone CorporationMathematical morphology processing methodUS61733894 Dec 19989 Jan 2001Billions Of Operations Per Second, Inc.Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processorUS617852523 Feb 199823 Jan 2001Sgs-Thomson Microelectronics LimitedTrigger sequencing controllerUS619238820 Jun 199620 Feb 2001Avid Technology, Inc.Detecting available computers to participate in computationally complex distributed processing problemUS62196854 Sep 199817 Apr 2001Intel CorporationMethod to detect IEEE overflow and underflow conditionsUS622328230 Jul 199824 Apr 2001Samsung Electronics Co., Ltd.Circuit for controlling execution of loop in digital signal processing chipUS62329058 Mar 199915 May 2001Agere Systems Guardian Corp.Clocking technique for reducing sampling noise in an analog-to-digital converterUS623367029 May 199715 May 2001Mitsubishi Denki Kabushiki KaishaSuperscalar processor with direct result bypass between execution units having comparators in execution units for comparing operand and result addresses and activating result bypassingUS62366459 Mar 199822 May 2001Broadcom CorporationApparatus for, and method of, reducing noise in a communications systemUS62791017 Jun 199521 Aug 2001Advanced Micro Devices, Inc.Instruction decoder/dispatchUS630742531 Aug 200023 Oct 2001Micron Technology, Inc.Clocking scheme and charge transfer switch for increasing the efficiency of a charge pump or other circuitUS630822924 Jul 200023 Oct 2001Theseus Logic, Inc.System for facilitating interfacing between multiple non-synchronous systems utilizing an asynchronous FIFO that uses asynchronous logicUS635388022 Jul 19985 Mar 2002Scenix Semiconductor, Inc.Four stage pipeline processing for a microcontrollerUS63670052 Oct 20002 Apr 2002Idea Corporation Of DelawareSystem and method for synchronizing a register stack engine (RSE) and backing memory image with a processor's execution of instructions during a state saving context switchUS63817058 Nov 199930 Apr 2002Stmicroelectronics S.A.Method and device for reducing current consumption of a microcontrollerUS638860013 Nov 200014 May 2002Trw Inc.Asynchronous superconductor serial multiply-accumulatorUS64042749 Apr 199911 Jun 2002Kabushiki Kaisha ToshibaInternal voltage generating circuit capable of generating variable multi-level voltagesUS64046635 Feb 200111 Jun 2002Fujitsu LimitedSemiconductor integrated circuit having testing mode for modifying operation timingUS642720425 Jun 199930 Jul 2002International Business Machines CorporationMethod for just in-time delivery of instructions in a data processing systemUS644970927 May 199910 Sep 2002Adaptec, Inc.Fast stack save and restore system and methodUS646012812 Jun 20011 Oct 2002Intel CorporationMesh network with method and apparatus for interleaved binary exchangeUS650214114 Dec 199931 Dec 2002International Business Machines CorporationMethod and system for approximate, monotonic time synchronization for a multiple node NUMA systemUS6507649 *18 Dec 199814 Jan 2003Ericsson Inc.Mechanism and method for distributing ISUP stacks over multiple loosely coupled processorsUS650794720 Aug 199914 Jan 2003Hewlett-Packard CompanyProgrammatic synthesis of processor element arraysUS65222827 Nov 200118 Feb 2003Telefonaktiebolaget Lm Ericsson (Publ)Estimation of timing offsets in parallel A/D convertersUS654210513 Dec 20011 Apr 2003Canon Kabushiki KaishaA/D converterUS656071610 Nov 19996 May 2003Lsi Logic CorporationSystem for measuring delay of digital signal using clock generator and delay unit wherein a set of digital elements of clock generator identical to a set of digital elements of delay unitUS659814829 Jul 199822 Jul 2003Patriot Scientific CorporationHigh performance microprocessor having variable speed system clockUS66361229 Oct 200121 Oct 2003Zilog, Inc.Analog frequency locked loop with digital oversampling feedback control and filterUS664702710 Nov 199911 Nov 2003Lsi Logic CorporationMethod and apparatus for multi-channel data delay equalizationUS665746222 Jan 20032 Dec 2003Broadcom CorporationConditional clock buffer circuitUS6826674 *30 Aug 200030 Nov 2004Ip Flex, Inc.Program product and data processorUS7089438 *25 Jun 20028 Aug 2006Micron Technology, Inc.Circuit, system and method for selectively turning off internal clock driversUS7157934 *19 Aug 20042 Jan 2007Cornell Research Foundation, Inc.Programmable asynchronous pipeline arraysUS7197624 *9 Feb 200427 Mar 2007Altera CorporationManifold array processorUS7263624 *13 May 200528 Aug 2007Altera CorporationMethods and apparatus for power control in a scalable array of processor elementsUS7471643 *1 Jul 200230 Dec 2008Panasonic CorporationLoosely-biased heterogeneous reconfigurable arraysUS7512728 *29 Nov 200431 Mar 2009Axis Systems, IncInter-chip communication system* Cited by examinerNon-Patent CitationsReference18Xc251SB Embedded Microcontroller User's Manual, Intel, Feb. 1995, pp. 1-9, 9-438, and sections 9-1 to 9-4.2 *8XC251SB Embedded Microcontroller User's Manual, Intel, Feb. 1995, pp. 9-1 through 9-4.3A Digital Background Calibration Technique for Time-Interleaved Analog-To-Digital Converters, Daihong Fu et al.; IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998.4Adressierungsarten and Befehlsformate (2.1.3); Flik, T.; 2 Der Mikroprozessortechnik; 2001, Springer, Berlin; ISBN: 3-540-42042-8; pp. 76-84; XP-002488692; German Translation.5Ambric's New Parallel Processor; Globally Asynchronous Architecture Eases Parallel Programming; Halfhill; Microprocessor Report, Scottsdale, AZ; Oct. 10, 2006; pp. 1-9.6An Asynchronous Array of Simple Processors for DSP Applications; Zhiyi et al., IEEEInternational Conference Digest of Technical Papers, Feb. 6-9, 2006; pp. 1696-1705.7An Improved Dynamic Register Array Concept for High-Performance RISC Processors; Scholz, et al.; IEEE, 1995; pp. 181-190.8An Instruction Buffer for Low-Power DSP; Brackenbury.; Advanced Research in Asynchronous Circuits and Systems, 2000 (ASYNC 2000) Proceedings, Sixth international Symposium on Eilat, Israel, Apr. 2-6, 2000; Los Alamitos, CA, USA; IEEE Comput. Soc., US; Apr. 2, 2000, pp. 176-186.9An Ultra Low-Power Processor for Sensor Networks; Ekanayake et al., V.; Sigplan Notices ACM, vol. 39, No. 11, Nov. 2004; pp. 27-36.10Analog to Digital Conversion: Technical Aspects; Loumeau et al.; Annales des Telecommunications, vol. 57, Nos. 5-6; Jun. 3, 2002; pp. 338-385.11Analog/RF Circuit Design Techniques for Nanometerscale IC Technologies; Nauta et al.; Proceedings of the 31st European Solid-State Circuits Conf, 2005; Sep. 12, 2005; pp. 45-53.12ASPRO-216: A Standard-Cell Q.D.I. 16-Bit RISC Asynchronous Microprocessor; Renaudin et al.;Proceedings. International Symposium on Advanced Research in Asychronous Circuits and Systems; Jan. 1, 1989, pp. 2231.13B16-Ein Forth Prozessor im FPGA; Paysan; INET (Online); Feb. 2, 2003, XP002490986; Retreived from the Internet: url:http://www.jwdt.com/{paysan/b16.pdf5 p. 1.14B16—Ein Forth Prozessor im FPGA; Paysan; INET (Online); Feb. 2, 2003, XP002490986; Retreived from the Internet: url:http://www.jwdt.com/{paysan/b16.pdf5 p. 1.15BitSNAP: Dynamic Significance Compression for a Low-Energy Sensor Network Asynchronous Processor; Ekanayake et al., V.N.; Asynchronous Circuits & Systems, Mar. 14-16, 2005; pp. 144-154.16C18 Colorforth Compiler; Chuck Moore; EUROFORTH 2001 (Online); Nov. 26, 2001, XP02490985, Schloss Dagstuhl, Saarland, Germany; Retreived from the Internet: url:http://www.complanag.tuwien.ac.at/anton/euroforth/ef01/moore01a.pdf>pp. 1.17Capturing Data from Gigasample Analog-to-Digital Converters; King, I/O Magazine; Jan. 2006.18CN Application No. 200580008575.7, Office Action dated Mar. 15, 2010 (English translation).19CN Application No. 200780000013.7, Office Action dated Mar. 30, 2010 (English translation).20CN Application No. 200780000014.1, Office Action dated Jul. 24, 2009 (English translation).21CN Application No. 200780000015.6, Office Action dated Dec. 18, 2009 (English translation).22Computer Architecture: a Quantitative Approach; Hennessy et al., Morgan KaufmannPublishers, 3rd Edition, 2003; pp. 98.23Computer Architecture: a Quantitative Approach; Hennessy et al., Morgan KaufmannPublishers, 3rd Edition, 2003; pp. 98.24COMS Digital Integrated Circuits, Kang et al., 1999, McGraw-Hill, 2nd edition, pp. 549-550.25Connection Machine Model CM-5 System Overview; Palmer et al., Thinking Machine Corp., Cambridge, Mass., IEEE Jul. 1992, pp. 474-483.26Datawave: A Single-Chip Multiprocessor for Video Applications; Schmidt et al.; IEEE Micro, IEEE Service Center, Los Alamitos, CA; vol. 11, No. 3, Jun. 1, 1991; pp. 22-25, 88.27Design of a High-Performance Analog-to-Digital Converter; Nary, Kevin; Publication date unknown.28Energy Characterization of a Tiled Architecture Processor with On-Chip Networks; Kim, J.S.; Proceedings of the 2003 International Symposium on Low Power Electronics & Design, Aug. 25-27, 2003; pp. 424-427.29 *Enhanced Serial Port on the 83C51FA, Intel, Nov. 1987.30EP Application No. 05723250.6, European Search Report dated Jul. 31, 2009.31EP Application No. 05723250.6, Office Action dated Mar. 19, 2010.32EP Application No. 07250614.0, European Search Report dated Jun. 13, 2007.33EP Application No. 07250614.0, Office Action dated Feb. 18, 2008.34EP Application No. 07250614.0, Office Action dated Jan. 29, 2010.35EP Application No. 07250645.4, European Search Report dated Jun. 27, 2007.36EP Application No. 07250645.4, Notice of Allowance dated Oct. 21, 2009.37EP Application No. 07250645.4, Office Action dated Feb. 14, 2008.38EP Application No. 07250646.2, Extended European Search Report dated Aug. 25, 2008.39EP Application No. 07250646.2, Office Action dated May 5, 2009.40EP Application No. 07250646.2, Partial European Search Report dated Jul. 24, 2007.41EP Application No. 07250647.0, Extended European Search Report dated May 21, 2008.42EP Application No. 07250647.0, Office Action dated Jan. 9, 2009.43EP Application No. 07250647.0, Partial European Search Report dated Jul. 3, 2007.44EP Application No. 07250648.8, European Search Report dated May 21, 2007.45EP Application No. 07250648.8, Office Action dated Feb. 14, 2008.46EP Application No. 07250648.8, Office Action dated Jul. 15, 2009.47EP Application No. 07250649.6, Extended European Search Report dated Jul. 2, 2007.48EP Application No. 07250649.6, Notice of Allowance dated Jul. 26, 2010.49EP Application No. 07250649.6, Office Action dated Feb. 14, 2008.50EP Application No. 07250649.6, Office Action dated Jan. 29, 2010.51EP Application No. 08251499.3, Office Action dated Aug. 13, 2008.52EP Application No. 08251499.3, Office Action dated May 20, 2009.53EP Application No. 08251505.7, European Search Report dated Aug. 4, 2008.54EP Application No. 08251505.7, Office Action dated Jul. 15, 2009.55Evolvable Platform for Array Processing: A One-Chip Approach, Girau et al., Microelectronics for Neural, Fuzzy and Bio-Inspired Systems, 1999. MIC Roneuro '99. Proceedings of the Seventh International Conference on Granada, Spain, Apr. 7-9, 1999,Los Alamitos, CA(US) IEEE Computer Soc, US, Apr. 7, 1999, pp. 187-193, XP010329509.56Field Programmable Processor Arrays, Nussbaum et al., Evolvable Systems: From Biology to Hardware. Second International Conference, ICES 98 Proceedings, Springer-Verlag, Berlin, DE, 1998, pp. 311-322, XP002536744.57Flits: Pervasive Computing for Processor and Memory Constrained Systems, Majurski et al., NIST, pp. 31-38; not dated.58Forth Session-The Evolution of Forth, Rather et al., Sigplan Notices USA, vol. 28, No. 3, Mar. 1993 pp. 177-199.59Forth Session—The Evolution of Forth, Rather et al., Sigplan Notices USA, vol. 28, No. 3, Mar. 1993 pp. 177-199.60Functionally Asynchronous Array Processor for Morphological Filtering of Grayscale Images;Robin et al., IEEE Proceedings: Computers and Digital Techniques, vol. 143, No. 5, Sep. 24, 1996; pp. 273-281.61IEEE Standard for Boot (Initialization Configuration) Firmware: Core Requirementsand Practices, IEEE Std 1275; 1994.62 *Intel, 8Xc251SB Embedded Microcontroller User's Manual, Feb. 1995, pp. 1-438.63Introduction to Java's Architecture, Venners, Artima.com; Jan. 8, 1999, pp. 1-10.64Itanium Processor Microarchitecture, Sharangpani, H. et al.: IEEE; 2000; pp. 24-43.65iWarp: A 100-MPOS, LIW Microprocessor for Multicomputers, Peterson et al.; IEEE Micro; IEEE Service Center, Los Alamitos, CA; vol. 11, No. 3, Jun. 1, 1991, pp. 26-29, 81-87.66JP Application No. 2007-503910, Office Action dated Sep. 2, 2009 (English translation).67Low-Power Electronics Design, Piguet, CRC Press, 2005, pp. 7-1-7-18 (Logic Circuits & Standard Cells-Chapter 7).68Low-Power Electronics Design, Piguet, CRC Press, 2005, pp. 7-1-7-18 (Logic Circuits & Standard Cells—Chapter 7).69M68HC11 Microcontrollers Reference Manual, Motorola, Rev.6, Apr. 2002,pp. 29-31, 46, 203,234, 549.70 *Microchip, PIC18F6585/8585/6680/8680 Data Sheet, 2004, Microchip, pp. 1-31, 229-248.71 *Microchip, PIC18F6585/8585/6680/8680 Data Sheet, 2004, Microchip, pp. 153-155.72Mikroprozessortechnik -, Flik, 2001, Springer Verlag, Berlin, pp. 528-533, figures 8-5a, ISBN: 3-540-42042-8; German Translation.73Mikroprozessortechnik —, Flik, 2001, Springer Verlag, Berlin, pp. 528-533, figures 8-5a, ISBN: 3-540-42042-8; German Translation.74PCT Application No. PCT/US2005/005140, International Preliminary Report on Patentability dated Mar. 5, 2009.75PCT Application No. PCT/US2005/005140, International Search Report and Written Opinion dated Jun. 17, 2008.76PCT Application No. PCT/US2007/004029, International Preliminary Report on Patentability dated Sep. 18, 2008.77PCT Application No. PCT/US2007/004029, International Search Report and Written Opinion dated Aug. 25, 2008.78PCT Application No. PCT/US2007/004030, International Preliminary Report on Patentability dated Dec. 18, 2008.79PCT Application No. PCT/US2007/004030, International Search Report and Written Opinion dated Nov. 10, 2008.80PCT Application No. PCT/US2007/004031, International Preliminary Report on Patentability dated Aug. 28, 2008.81PCT Application No. PCT/US2007/004031, International Search Report and Written Opinion dated Jul. 7, 2008.82PCT Application No. PCT/US2007/004080, International Preliminary Report on Patentability dated Aug. 28, 2008.83PCT Application No. PCT/US2007/004080, International Search Report and Written Opinion dated May 5, 2008.84PCT Application No. PCT/US2007/004082, International Preliminary Report on Patentability dated Dec. 31, 2008.85PCT Application No. PCT/US2007/004082, International Search Report and Written Opinion dated Nov. 10, 2008.86PCT Application No. PCT/US2007/004083, International Preliminary Report on Patentability dated Mar. 12, 2009.87PCT Application No. PCT/US2007/004083, International Search Report and Written Opinion dated Sep. 4, 2008.88PCT Application No. PCT/US2008/005335, International Preliminary Report on Patentability dated May 29, 2009.89PCT Application No. PCT/US2008/005335, International Search Report and Written Opinion dated Dec. 8, 2008.90PCT Application No. PCT/US2008/005336, International Preliminary Report on Patentability dated Dec. 28, 2009.91PCT Application No. PCT/US2008/005336, International Search Report and Written Opinion dated Oct. 9, 2008.92Performance and Power Analysis of Globally Asynchronous Locally Synchronous Multi-Processor Systems, Zhiyi Yu et al., Emerging VLSI Technologies and Architectures, 2006. IEEE Computer Society Annual Symposium on Klarlsruhe, Germany, Mar. 2-3, 2006, Piscataway, NJ, USA, IEEE, Mar. 2, 2006 pp. 378-383.93Stack Computers, The New Wave; Koopman, Jr., Phillip; Mountain View Press, La Honda, CA; 1989.94Teilzeitarbeit im Prozessor; Frees, W.; Electronik, WEKA Fachzeitschriftenverlag, Poing, DE, vol. 45, No. 9, Apr. 30, 1996; pp. 100-106; German Translation.95The Architecture of the SC32 Forth Engine; Hayes et al.; Journal of Forth Application and Research, Institute for Applied Forth Research; Rochester, US; vol. 5, No. 4, 1989, pp. 493-506 (pp. 500-501 Fig 3).96The Computer Engineering Handbook; Oklobdzija, CRC Press, 2002; Chapter 7:Architectures for Low Power; (XP-002437796).97The Evolution of Forth; Rather et al; ACM SIGPLAN Notices, vol. 28, No. 3, Mar. 1993.98The PASM Project: A Study of Reconfigurable Parallel Computing; Siegel et al., Parallel Architectures, Algorithms and Networks, Jun. 12-14, 1996; pp. 529-536.99The Raw Microprocessor: A Computational Fabric for Software Circuits & General-Purpose Programs; Agarwal et al.; IEEE Micro, IEEE Service Center, vol. 22, No. 2, Mar. 2002; pp. 25-35.100U.S. Appl. No. 10/801,942, Interview Summary dated Nov. 14, 2007.101U.S. Appl. No. 10/801,942, Office Action dated Aug. 8, 2007.102U.S. Appl. No. 10/801,942, Office Action dated Jan. 29, 2007.103U.S. Appl. No. 10/801,942, Office Action dated Jun. 19, 2008.104U.S. Appl. No. 10/801,942, Office Action dated Mar. 10, 2009.105U.S. Appl. No. 10/801,942, Office Action dated May 15, 2006.106U.S. Appl. No. 10/801,942, Office Action dated May 20, 2010.107U.S. Appl. No. 11/355,513, Office Action dated Dec. 28, 2009.108U.S. Appl. No. 11/355,513, Office Action dated Jul. 22, 2010.109U.S. Appl. No. 11/355,513, Office Action dated May 1, 2009.110U.S. Appl. No. 11/355,513, Office Action dated Sep. 25, 2008.111U.S. Appl. No. 11/441,784, Amendment Considered Notice dated Apr. 15, 2010.112U.S. Appl. No. 11/441,784, Interview Summary dated Nov. 9, 2009.113U.S. Appl. No. 11/441,784, Notice of Allowance dated Jan. 27, 2010.114U.S. Appl. No. 11/441,784, Office Action dated Feb. 19, 2008.115U.S. Appl. No. 11/441,784, Office Action dated Mar. 17, 2010.116U.S. Appl. No. 11/441,784, Office Action dated Nov. 27, 2007.117U.S. Appl. No. 11/441,784, Office Action dated Nov. 7, 2008.118U.S. Appl. No. 11/441,784, Restriction Requirement dated Aug. 21, 2007.119U.S. Appl. No. 11/441,812, Office Action dated Apr. 2, 2009.120U.S. Appl. No. 11/441,812, Office Action dated Aug. 21, 2007.121U.S. Appl. No. 11/441,812, Office Action dated Jan. 15, 2010.122U.S. Appl. No. 11/441,812, Restriction Requirement dated Jul. 10, 2008.123U.S. Appl. No. 11/441,818, Office Action dated Apr. 1, 2009.124U.S. Appl. No. 11/441,818, Office Action dated Jan. 5, 2010.125U.S. Appl. No. 11/441,818, Office Action dated Jul. 10, 2008.126U.S. Appl. No. 11/441,818, Office Action dated Sep. 5, 2007.127U.S. Appl. No. 11/653,187, Office Action dated Jul. 23, 2010.128U.S. Appl. No. 11/653,187, Office Action dated Mar. 13, 2009.129U.S. Appl. No. 11/653,187, Office Action dated Nov. 3, 2009.130U.S. Appl. No. 11/653,187, Restriction Requirement dated Oct. 24, 2008.131U.S. Appl. No. 11/741,649, Notice of Allowance dated Feb. 27, 2009.132U.S. Appl. No. 11/741,649, Office Action dated May 12, 2008.133U.S. Appl. No. 11/741,659, Notice of Allowance dated Jun. 9, 2010.134U.S. Appl. No. 11/741,659, Office Action dated Dec. 29, 2008.135U.S. Appl. No. 11/741,659, Office Action dated Sep. 16, 2009.136U.S. Appl. No. 11/810,183, Notice of Allowance dated Jul. 27, 2010.137U.S. Appl. No. 11/810,183, Office Action dated Jun. 23, 2008.138U.S. Appl. No. 11/810,183, Office Action dated Mar. 31, 2009.139U.S. Appl. No. 12/803,652, Office Action dated Sep. 22, 2010.140Use IRAM for Rasterization, Kang Y et al., Image Processing, 1998, ICIP 98. Proceedings. 1998; International Conference on Chicago, IL, USA. Oct. 4-7, 1998, Los Alamitos, CA, USA, IEEE Comput. Soc. US, vol. 3, Oct. 4, 1998, pp. 1010-1013.141VBScript Looping Statements; W3Schools; www.w3schools.com/vbscript/vbsript-looping.asp; Jul. 2000.142VBScript Looping Statements; W3Schools; www.w3schools.com/vbscript/vbsript—looping.asp; Jul. 2000.143White Paper on Parallel Successive Approximation ADC; Elbornsson, PhD., MathCore Engineering AB; Oct. 18, 2005.* Cited by examinerClassifications U.S. Classification710/31, 712/10, 712/16, 712/11International ClassificationG06F13/14Cooperative ClassificationH04L67/10, G06F1/3209European ClassificationH04L29/08N9, G06F1/32P1ALegal EventsDateCodeEventDescription2 May 2008ASAssignmentOwner name: TECHNOLOGY PROPERTIES LIMITED, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOORE, CHARLES H.;REEL/FRAME:020894/0668Effective date: 2007050422 May 2008ASAssignmentOwner name: VNS PORTFOLIO LLC, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TECHNOLOGY PROPERTIES LIMITED;REEL/FRAME:020988/0234Effective date: 20080423Owner name: VNS PORTFOLIO LLC,CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TECHNOLOGY PROPERTIES LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100504;REEL/FRAME:20988/234Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TECHNOLOGY PROPERTIES LIMITED;REEL/FRAME:20988/234Owner name: VNS PORTFOLIO LLC,CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TECHNOLOGY PROPERTIES LIMITED;REEL/FRAME:020988/0234Effective date: 20080423Owner name: VNS PORTFOLIO LLC,CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TECHNOLOGY PROPERTIES LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100504;REEL/FRAME:20988/234Effective date: 20080423Owner name: VNS PORTFOLIO LLC,CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TECHNOLOGY PROPERTIES LIMITED;REEL/FRAME:20988/234Effective date: 200804235 Mar 2009ASAssignmentOwner name: TECHNOLOGY PROPERTIES LIMITED LLC, CALIFORNIAFree format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;REEL/FRAME:022353/0124Effective date: 20060419Owner name: TECHNOLOGY PROPERTIES LIMITED LLC,CALIFORNIAFree format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100311;REEL/FRAME:22353/124Free format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100408;REEL/FRAME:22353/124Free format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100422;REEL/FRAME:22353/124Free format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100504;REEL/FRAME:22353/124Free format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100520;REEL/FRAME:22353/124Free format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;REEL/FRAME:22353/124Owner name: TECHNOLOGY PROPERTIES LIMITED LLC,CALIFORNIAFree format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100311;REEL/FRAME:22353/124Effective date: 20060419Owner name: TECHNOLOGY PROPERTIES LIMITED LLC,CALIFORNIAFree format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100504;REEL/FRAME:22353/124Effective date: 20060419Owner name: TECHNOLOGY PROPERTIES LIMITED LLC,CALIFORNIAFree format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;REEL/FRAME:22353/124Effective date: 20060419Owner name: TECHNOLOGY PROPERTIES LIMITED LLC,CALIFORNIAFree format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100422;REEL/FRAME:22353/124Effective date: 20060419Owner name: TECHNOLOGY PROPERTIES LIMITED LLC,CALIFORNIAFree format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100520;REEL/FRAME:22353/124Effective date: 20060419Owner name: TECHNOLOGY PROPERTIES LIMITED LLC,CALIFORNIAFree format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100408;REEL/FRAME:22353/124Effective date: 20060419Owner name: TECHNOLOGY PROPERTIES LIMITED LLC,CALIFORNIAFree format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;REEL/FRAME:022353/0124Effective date: 2006041925 Apr 2013ASAssignmentOwner name: ARRAY PORTFOLIO LLC, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MOORE, CHARLES H.;GREENARRAYS, INC.;REEL/FRAME:030289/0279Effective date: 201301272 Aug 2013ASAssignmentOwner name: ARRAY PORTFOLIO LLC, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VNS PORTFOLIO LLC;REEL/FRAME:030935/0747Effective date: 2013012317 Oct 2014REMIMaintenance fee reminder mailed28 Jan 2015SULPSurcharge for late payment28 Jan 2015FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services