Source: http://www.google.com/patents/US20050269715?dq=6,418,462
Timestamp: 2017-07-22 14:07:41
Document Index: 580972733

Matched Legal Cases: ['Application No. 2004', 'arts 250', 'art 270', 'arts 250', 'art 270', 'art 270', 'art 270', 'arts 270', 'arts 270', 'arts 270', 'art 250', 'art 270', 'art 270', 'art 250', 'art 270']

Patent US20050269715 - Semiconductor package, mold used in manufacturing the same, and method for ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsAn apparatus, method and mold for manufacturing a semiconductor package are provided. The semiconductor package may include at least a semiconductor chip positioned on a substrate, a bonding wire for electrically connecting the semiconductor chip to the substrate, an encapsulant for enclosing the semiconductor...http://www.google.com/patents/US20050269715?utm_source=gb-gplus-sharePatent US20050269715 - Semiconductor package, mold used in manufacturing the same, and method for manufacturing the sameAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS20050269715 A1Publication typeApplicationApplication numberUS 11/029,566Publication dateDec 8, 2005Filing dateJan 6, 2005Priority dateJun 8, 2004Publication number029566, 11029566, US 2005/0269715 A1, US 2005/269715 A1, US 20050269715 A1, US 20050269715A1, US 2005269715 A1, US 2005269715A1, US-A1-20050269715, US-A1-2005269715, US2005/0269715A1, US2005/269715A1, US20050269715 A1, US20050269715A1, US2005269715 A1, US2005269715A1InventorsCheol-Joon YooOriginal AssigneeCheol-Joon YooExport CitationBiBTeX, EndNote, RefManPatent Citations (5), Referenced by (64), Classifications (44), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetSemiconductor package, mold used in manufacturing the same, and method for manufacturing the same
[0001] This U.S. non-provisional application claims priority to Korean Patent Application No. 2004-41855, filed on Jun. 8, 2004, in the Korean Intellectual Property Office, the contents of which are incorporated by reference herein in their entirety.
BACKGROUND OF THE INVENTION [0002] 1. Field of the Invention [0003] Exemplary embodiments of the present invention may generally relate to a semiconductor package, a mold for use in manufacturing the same, and a method for manufacturing the semiconductor package. [0004] 2. Description of the Related Art [0005] Electronic products of today are evolving toward designing light weight, high speed, multi-function, and/or high reliable products. One manner of making it possible to achieve such product design may be in a semiconductor package technology, which may employ a BOC (board on chip) semiconductor package process. [0006] FIG. 1 is a cross-sectional view of a conventional BOC semiconductor package, and FIG. 2 is a partial, enlarged view of the conventional BOC semiconductor package of FIG. 1. [0007] The conventional BOC semiconductor package may use a PCB (printed circuit board) 103 having a window (opening) 101 on its center. A semiconductor chip 105 may be attached, with its face down, on the PCB substrate 103, and a pad (not shown) formed on a center of the semiconductor chip. Further, the semiconductor chip 105 may be connected to the PCB substrate 103 with use of bonding wires 107 passing through the window 101. Also, the window 101 formed on the PCB substrate 103 may be buried (e.g., enclosed), and an upper part of the PCB substrate 103 and the semiconductor chip 105 may be sealed by an encapsulant 109 such as, for example an EMC (epoxy molding compound). A solder ball 111 may be formed on a lower surface of the PCB substrate 103. An adhesive 113 may be used to attach the semiconductor chip 105 to the PCB substrate 103, as shown in FIG. 2. [0008] Because the conventional BOC semiconductor package may have a structure where sides of the PCB substrate 103 may be exposed, a separation distance “a” between an edge of the semiconductor chip 105 and an appearance (e.g., edge of the semiconductor package), may not be sufficiently secured. Accordingly, in the conventional BOC semiconductor package, since an adhesive surface between the encapsulant 109 and the PCB substrate 103 may not be sufficiently secured, detachment may occur where the encapsulant 109 and the PCB substrate 103 are located, as shown by reference numeral 115 in FIG. 2. [0009] Also, in the conventional BOC semiconductor package, since the separation distance “a” between the edge of the semiconductor chip 105 and the appearance may not be sufficiently secured, a path for absorbing humidity may be formed, which may penetrate into the semiconductor chip 105 and produce a short circuit. As a result, the reliability of the package may be reduced. SUMMARY OF THE INVENTION [0010] Exemplary embodiments of the present invention may provide a semiconductor package having at least a semiconductor chip positioned on a substrate, a bonding wire for electrically connecting the semiconductor chip to the substrate, an encapsulant for enclosing the semiconductor chip and sides of the substrate, and a solder ball attached to a lower surface of the substrate. [0011] In other exemplary embodiments, the encapsulant may be formed at an edge in a lower surface of the substrate to enclose the sides of the substrate. [0012] In other exemplary embodiments, the substrate may be a printed circuit board (PCB). [0013] Exemplary embodiments of the present invention may provide a semiconductor package having a printed circuit board (PCB) substrate having a window, a semiconductor chip mounted on the PCB substrate, a bonding wire for electrically connecting the semiconductor chip to the PCB substrate, the bonding wire passing through the window, an encapsulant for enclosing the semiconductor chip and sides of the PCB substrate, and a conductive connector attached to a lower surface of the PCB substrate. [0014] In other exemplary embodiments, the window may be in a center of the PCB substrate. [0015] In other exemplary embodiments, the semiconductor chip may be mounted with an active surface down on the PCB substrate. [0016] In other exemplary embodiments, the encapsulant may be buried in the window of the PCB substrate where the bonding wire is formed. [0017] In yet other exemplary embodiments, the encapsulant buried in the window of the PCB substrate may be formed higher than the lower surface of the PCB substrate. [0018] In other exemplary embodiments, the encapsulant may be formed at an edge of the lower surface of the PCB substrate to enclose the sides of the PCB substrate. [0019] In other exemplary embodiments, the encapsulant may be an epoxy molding compound. [0020] In other exemplary embodiments, ends of the semiconductor chip and PCB substrate may be formed along the same edge. [0021] In other exemplary embodiments, an adhesive between the semiconductor chip and the PCB substrate may be provided. [0022] Exemplary embodiments of the present invention may provide a mold for use in manufacturing having a lower mold where a substrate having a plurality of semiconductor chips and a stick-type through gate on partition parts for partitioning the substrate into a separate semiconductor package, may be mounted, the lower mold having a lower cavity that corresponds to where the stick-type through gate of the substrate may be formed, and an upper mold positioned on the lower mold where the substrate having the stick-type through gate may be mounted, the upper mold having an upper cavity into which an encapsulant may be injected. [0023] In other exemplary embodiments, a window may be formed at a center of each substrate constituting a matrix substrate so that a cavity may be formed at a part of the lower mold that corresponds to the window. [0024] In other exemplary embodiments, the through gate may be formed at four partition parts for partitioning the substrate into a separate semiconductor package. [0025] In yet other exemplary embodiments, the through gate may be formed at either of the four partition parts for partitioning the substrate into a separate semiconductor package. [0026] In yet other exemplary embodiments, the through gate may be formed at two partition parts for partitioning the substrate into a separate semiconductor package. [0027] In yet other exemplary embodiments, the two partition parts may be in a vertical direction. [0028] In other exemplary embodiments, the through gate may be a stick-type. [0029] In other exemplary embodiments, the lower cavity in the lower mold corresponds to where the stick-type through gate is formed. [0030] In other exemplary embodiments, a groove may be formed on a surface of the encapsulant at the partition part of the substrate so as to ease the cutting by reducing a height of the encapsulant. [0031] In other exemplary embodiments, the substrate may be a printed circuit board matrix. [0032] Exemplary embodiments of the present invention may provide a mold for use in manufacturing having at least a lower mold having a lower cavity, and an upper mold having an upper cavity into which an encapsulant may be injected, wherein a substrate having a plurality of semiconductor chips and a through gate, may be mounted on the lower mold, and the lower cavity may be formed on the lower mold that corresponds to where the through gate is formed. [0033] Exemplary embodiments of the present invention may provide a method for manufacturing including at least mounting a plurality of semiconductor chips on a substrate where a through gate may be formed on a partition part for partitioning the substrate into a separate semiconductor package, electrically connecting the semiconductor chip to the substrate using a bonding wire, mounting the substrate on which the semiconductor chip may be mounted, between a lower mold having a lower cavity and an upper mold having an upper cavity, enclosing and sealing the semiconductor chip and sides of the substrate by injecting an encapsulant into the lower and the upper cavities, attaching a conductive connector on a lower surface of the substrate, and completing a separate semiconductor package by cutting off the encapsulant formed at the partition part of the substrate. [0034] Exemplary embodiments of the present invention may provide a method for manufacturing including at least mounting a plurality of semiconductor chips on a substrate where a through gate may be formed on a partition part for partitioning the substrate into a separate semiconductor package, electrically connecting the semiconductor chip to the substrate using a bonding wire, mounting the substrate on which the semiconductor chip may be mounted, between a lower mold having a lower cavity and an upper mold having an upper cavity, and enclosing and sealing the semiconductor chip and sides of the substrate by injecting an encapsulant into the lower and the upper cavities. [0035] Exemplary embodiments of the present invention may provide a semiconductor package capable of reducing and/or preventing detachment of the encapsulant from the PCB substrate, and reducing and/or preventing humidity from entering the humidity absorption path. [0036] Exemplary embodiments of the present invention may provide a mold for use in manufacturing the semiconductor package. [0037] Exemplary embodiments of the present invention may also provide a method for manufacturing a semiconductor package, which may be capable of reducing and/or preventing detachment of the encapsulant from the PCB substrate, and blocking off the humidity absorption path through which humidity may penetrate into the semiconductor chip.
BRIEF DESCRIPTION OF THE DRAWINGS [0038] The present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings in which: [0039] FIG. 1 is a cross-sectional view of a conventional BOC semiconductor package; [0040] FIG. 2 is a partial, enlarged view of the conventional BOC semiconductor package of FIG. 1; [0041] FIG. 3 is a cross-sectional view of a BOC semiconductor package according to an exemplary embodiment of the present invention; [0042] FIG. 4 is a partial, enlarged view of the BOC semiconductor package of FIG. 3; [0043] FIG. 5 is a cross-sectional view of a semiconductor package according to another exemplary embodiment of the present invention; [0044] FIG. 6 is a partial, enlarged view of the semiconductor package of FIG. 5; [0045] FIGS. 7 and 8 are plan views showing a lower side of the PCB matrix substrate according to exemplary embodiments of the present invention; [0046] FIG. 9 is an enlarged view showing a lower side of a PCB substrate of FIG. 7 according to an exemplary embodiment of the present invention; [0047] FIGS. 10 and 11 are views showing a mold of exemplary embodiments of the present invention; [0048] FIG. 12 is a flowchart illustrating a method for manufacturing a semiconductor package according to an exemplary embodiment of the present invention; and [0049] FIGS. 13 and 14 are cross-sectional views illustrating a process for cutting off a semiconductor package according to an exemplary embodiment of the present invention.
DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS [0050] Exemplary embodiments of the present invention will now be described more fully with reference to the accompanying drawings. The invention may, however, be embodied in many different forms and should not be construed as being limited to the exemplary embodiments set forth herein. Rather, the exemplary embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of the invention to those skilled in the art. [0051] It should be noted that the figures are intended to illustrate the general characteristics of methods and devices of exemplary embodiments of this invention, for the purpose of the description of such exemplary embodiments herein. These drawings are not, however, to scale and may not precisely reflect the characteristics of any given embodiment, and should not be interpreted as defining or limiting the range of values or properties of exemplary embodiments within the scope of this invention. Rather, for simplicity and clarity of illustration, the dimensions of some of the elements are exaggerated relative to other elements. [0052] In particular, the relative thicknesses and positioning of layers or regions may be reduced or exaggerated for clarity. Further, a layer is considered as being formed “on” another layer or a substrate when formed either directly on the referenced layer or the substrate or formed on other layers or patterns overlaying the referenced layer. Further, it will be understood that when a layer is referred to as being “on” or “formed over” another layer or substrate, the layer may be directly on the other layer or substrate, or intervening layer(s) may also be present. [0053] FIG. 3 is a cross-sectional view of a BOC semiconductor package according to an exemplary embodiment of the present invention, and FIG. 4 is a partial, enlarged view of the BOC semiconductor package of FIG. 3. [0054] The BOC semiconductor package according to an exemplary embodiment of the present invention may use a PCB substrate 203 having a window (opening 201) . As an exemplary embodiment, the window 201 may be at a center of the substrate 203. A semiconductor chip 205 may be attached, with its surface down, on the PCB substrate 203 and a pad (not shown) formed on the semiconductor chip 205. It should be understood that the pad may be formed on a center and/or other regions of the semiconductor chip. The semiconductor chip 205 may be connected to the PCB substrate 203 with use of a bonding wire 207 passing through a window 201. [0055] The window 201 formed on the PCB substrate 203 may be buried, and the semiconductor chip 205 including sides of the PCB substrate 203 may be enclosed and sealed with an encapsulant 209 such as, for example, an epoxy molding compound (EMC). It should be appreciated that other compounds may be used to enclose and seal the semiconductor chip. The encapsulant 209 may be formed by being buried in the window 201 of the PCB substrate 203 (e.g., formed higher than a lower part of the PCB substrate 203). The encapsulant 209 may also be formed at the edge in the lower surface of the PCB substrate 203 SO that the encapsulant 209 may approximately enclose the PCB substrate 203. A conductive connector, such as solder balls 211 may be formed on a lower surface of the PCB substrate 203. It should be appreciated that other conductive connectors may be employed. An adhesive 213 may be used to attach the semiconductor chip 205 to the PCB substrate 203, as shown in FIG. 2. It should be appreciated that other attachments may be used to attach the semiconductor chip to the PCB substrate. [0056] Because the BOC semiconductor package according to an exemplary embodiment of the present invention may have a structure where the sides of the PCB substrate 203 are not exposed, the separation distance “b” between an edge of the semiconductor chip 205 and an appearance (e.g., edge of the semiconductor package), may be sufficiently secured. In other words, because the separation distance “b” of the BOC semiconductor package may be smaller than the separation distance “a” of the conventional art, it may be possible to increase the semiconductor chip size. As a result, the size of the semiconductor chip may be accommodated to the same maximum package size. [0057] Further, because the BOC semiconductor package may have a structure where the sides of the PCB substrate 203 are not exposed, it may be possible to reduce and/or prevent detachment where the encapsulant 209 and the PCB substrate 203 are separated, and to block off the humidity absorption path through which humidity may penetrate into the semiconductor chip. [0058] FIG. 5 is a cross-sectional view of the semiconductor package according to another exemplary embodiment of the present invention, and FIG. 6 is a partial, enlarged view of the semiconductor package of FIG. 5. [0059] FIGS. 5 and 6 illustrate a semiconductor package that may be a general package, rather than a BOC structure, as shown in FIGS. 3 and 4. The same reference numerals as those in FIGS. 5 and 6 represent the same members as those in FIGS. 3 and 4. [0060] The semiconductor package according to an exemplary embodiment of the present invention may use a general PCB substrate 203 a. A semiconductor chip 205 may be attached on the PCB substrate 203 a and a pad (not shown) formed at an edge of the semiconductor chip 205. It should be understood that the pad may be formed at other regions of the semiconductor chip. The semiconductor chip 205 may be connected to the PCB substrate 203 a by, for example, but not limited to bonding wires 207. [0061] The semiconductor chip 205 and sides of the PCB substrate 203 a may be enclosed and sealed with an encapsulant 209 such as, for example, an epoxy molding compound (EMC). It should be appreciated that other compounds may be used to enclose and seal the semiconductor chip. The encapsulant 209 may also be formed at the edge of a lower surface of the PCB substrate 203 a, so as to approximately enclose the PCB substrate 203 a. A solder ball 211 may be formed on a lower surface of the PCB substrate 203 a. An adhesive 213 may be used to attach the semiconductor chip 205 to the PCB substrate 203 a, as shown in FIG. 6. It should be appreciated that other attachments may be used to attach the semiconductor chip to the PCB substrate. [0062] Because the semiconductor package according to an exemplary embodiment of the present invention may have a structure such that the sides of the PCB substrate 203 a may not be exposed, it may be possible to reduce and/or prevent detachment of the encapsulant 209 and the PCB substrate 203 a, and block off the humidity absorption path through which humidity may penetrate into the semiconductor chip 205. [0063] A method for manufacturing the BOC semiconductor package according to an exemplary embodiment of the present invention will now be described. Generally, the semiconductor package may be completed into a separate package by performing a molding and a cutting process after a plurality of semiconductor chips are mounted on the PCB matrix substrate. [0064] FIGS. 7 and 8 are plan views illustrating a backside of the PCB matrix substrate according to exemplary embodiments of the present invention. [0065] The PCB matrix substrate 230 shown in FIGS. 7 and 8 may be divided into a plurality of semiconductor mounting parts 250 on which semiconductor chips may be mounted and a partition part 270 located between the semiconductor mounting parts 250. The partition part 270 may be formed for partitioning the PCB matrix substrate 230 into separate semiconductor packages. Further, the partition part 270 may be prepared so as to be cut off at the final process when completing a separate semiconductor package. [0066] Also, the PCB matrix substrate 230 shown in FIGS. 7 and 8 may have, for example a stick-type through gate 290 at the partition part 270. As shown in FIG. 7, the stick-type through gate 290 may be formed at all four partition parts 270 for partitioning one separate semiconductor package. As shown in FIG. 8, the stick-type through gate 290 may be formed only at two parts (e.g., vertical direction) among the four partition parts 270 for partitioning one separate semiconductor 290. It should further be appreciated that the stick-type through gate 290 may be formed at any part or only three parts among the four partition parts 270 for partitioning one separate semiconductor 290. [0067] If the PCB matrix substrate 230 is mounted on a molding apparatus during a molding process for manufacturing the semiconductor package, the encapsulant may be injected through the stick-type through gate 290 so that the semiconductor chip and the sides of the PCB substrate 230 may be enclosed by the encapsulant 209. [0068] FIG. 9 is an enlarged view illustrating a lower side of one PCB substrate 230 of FIG. 7. More specifically, a semiconductor chip (refer to reference numeral 205 in FIG. 3) may be mounted, with its surface down, on an upper side (not shown) of the PCB substrate 230. A pad (not shown) formed on a center of the semiconductor chip may correspond to a window 201 formed on a center of the PCB substrate 230 upon mounting of the semiconductor chip. [0069] As described above, the PCB substrate 230 may be divided into a semiconductor mounting part 250 on which a semiconductor chip may be mounted and a partition part 270 located between the semiconductor mounting parts. The partition part 270 may be formed for partitioning the PCB matrix substrate 230 into separate semiconductor packages. A ball land area 251 may be located at the semiconductor chip mounting part 250 and between the stick-type through gate 290. The ball land area 251 may be formed where the solder balls are formed. Further, an align mark 291 may be formed at the partition part 270. [0070] FIGS. 10 and 11 are views illustrating an exemplary embodiment of a mold of the present invention. FIG. 10 illustrates the encapsulant filled along line a-a', and FIG. 11 is a cross-sectional view taken along line a-a' of FIG. 10 with the PCB matrix substrate of FIG. 10 mounted. [0071] The mold according to an exemplary embodiment of the present invention may include at least a lower mold 300 and an upper mold 400. A PCB matrix substrate 230 shown in FIG. 10 may be mounted on the lower mold 300. A plurality of semiconductor chips may be mounted on the PCB matrix substrate 230, and a stick-type through gate 290 may be formed at the partition part for partitioning a separate semiconductor package. As described above, the stick-type through gate 290 may be formed at all the four partition parts for partitioning the PCB matrix substrate 230 into a separate semiconductor package or only at either of the four partition parts. As an exemplary embodiment, FIG. 10 illustrates that the stick-type through gate 290 may be formed at all four partition parts as similarly shown in FIG. 7. [0072] A lower cavity 302 of the lower mold 300, into which an encapsulant may be injected, may be formed at a part that corresponds to the stick-type through gate 290 of the PCB matrix substrate 230. In an exemplary embodiment that discloses a window (refer to reference numeral 201 of FIG. 9), the window may be formed at the center of each PCB substrate constituting the PCB matrix substrate 230. The lower cavity 302 may then be formed at the part of the lower mold 300 that may correspond to the window. [0073] The upper mold 400 may be positioned on the lower mold 300 on which the PCB matrix substrate 230 having the stick-type through gate 290, may be mounted. An upper cavity 402 into which an encapsulant 209 may be injected, may be formed at the upper mold 400. As an exemplary embodiment, the encapsulant 209 may be injected in a left to right direction as shown in FIG. 11, filling the lower cavity 302 and the upper cavity 402. [0074] FIG. 12 is a flowchart illustrating a method for manufacturing a semiconductor package according to an exemplary embodiment of the present invention, and FIGS. 13 and 14 are cross-sectional views illustrating a process for cutting off a semiconductor package according to an exemplary embodiment of the present invention. [0075] Referring to FIG. 12, a PCB matrix substrate may be prepared where a stick-type through gate may be formed at a partition part by partitioning the PCB matrix substrate into separate semiconductor packages. Accordingly, a plurality of semiconductor chips may be mounted on a semiconductor chip mounting part of the PCB matrix substrate (operation 510). [0076] The semiconductor chip may be electrically connected to the PCB matrix substrate by, for example, a bonding wire (operation 530). When the semiconductor chip is connected to the PCB matrix substrate by the bonding wire, then a connection may be made through the window formed at the center of the PCB substrate (as shown in the case of the BOC structure of FIG. 3), or connection may be directly made (as shown in the case of FIG. 5). [0077] Referring to FIGS. 10 and 11, a molding process may be performed for the semiconductor chip mounted on the PCB matrix substrate. Accordingly, the molding process may be performed by mounting the PCB matrix substrate on which the semiconductor chip is mounted (operation 550) (e.g., between the lower mold where a lower cavity is formed at its part that may correspond to the stick-type through gate of the PCB matrix substrate, and the upper mold having an upper cavity). Subsequently, the encapsulant 209 may be injected into the lower and the upper cavities so that the semiconductor chip and the sides of the PCB matrix substrate may be enclosed and sealed (operation 570). [0078] A solder ball may be attached to a lower surface of the PCB matrix substrate. The solder ball may be attached to the ball land area 251 as shown in FIG. 9 (operation 590). [0079] Referring to FIGS. 13 and 14, the encapsulant 209 formed at the partition part of the PCB matrix substrate may be cut off as shown by the reference numeral 600, so that a separate semiconductor package formed on the PCB substrate may be completed. [0080] Because the encapsulant 209 may be cut off when the PCB matrix substrate is cut, the sides of the PCB substrate where the semiconductor chip is mounted, may be sealed by the encapsulant so that the completed separate semiconductor package may not be exposed. As shown in FIG. 14, a groove 602 may be provided for reducing a height of the encapsulant by easily making the cutting stage of the encapsulant at the partition part of the PCB matrix substrate (operation 610). [0081] Exemplary embodiments of the present invention may have a structure such that the sides of the PCB substrate may not be exposed. Therefore, exemplary embodiments of the present invention may increase the size of the semiconductor chip to a maximum size so as possibly accommodate the same package size. [0082] Further, exemplary embodiments of the present invention may not need to expose the sides of the PCB substrate so that detachment between that the encapsulant and the PCB substrate may be reduced and/or prevented, and so that the humidity absorption path may be blocked off through which humidity may penetrate into the semiconductor chip. [0083] Further, exemplary embodiments of the present invention may provide mounting the PCB matrix substrate between the upper and the lower molds so that the encapsulant may be cut off and the sides of the PCB substrate may not be exposed. [0084] It should be understood by one skilled in the art that “encapsulant” may generally relate to other compounds, such as but not limited to, epoxy resins, polyurethane resins, epoxy adhesives and/or other types of adhesive bonding materials. [0085] While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims. Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5450283 *Jan 10, 1994Sep 12, 1995Motorola, Inc.Thermally enhanced semiconductor device having exposed backside and method for making the sameUS5985695 *Aug 28, 1998Nov 16, 1999Amkor Technology, Inc.Method of making a molded flex circuit ball grid arrayUS6385049 *Jul 5, 2001May 7, 2002Walsin Advanced Electronics LtdMulti-board BGA packageUS6602803 *Sep 22, 1999Aug 5, 2003Texas Instruments IncorporatedDirect attachment semiconductor chip to organic substrateUS6772510 *Aug 22, 2000Aug 10, 2004David J. CorisisMapable tape apply for LOC and BOC packages* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS8019589Oct 30, 2007Sep 13, 2011Google Inc.Memory apparatus operable to perform a power-saving operationUS8041881Jun 12, 2007Oct 18, 2011Google Inc.Memory device with emulated characteristicsUS8055833Dec 15, 2006Nov 8, 2011Google Inc.System and method for increasing capacity, performance, and flexibility of flash storageUS8060774Jun 14, 2007Nov 15, 2011Google Inc.Memory systems and memory modulesUS8080874Sep 14, 2007Dec 20, 2011Google Inc.Providing additional space between an integrated circuit and a circuit board for positioning a component therebetweenUS8081474Sep 2, 2008Dec 20, 2011Google Inc.Embossed heat spreaderUS8089795Feb 5, 2007Jan 3, 2012Google Inc.Memory module with memory stack and interface with enhanced capabilitiesUS8090897Jun 12, 2007Jan 3, 2012Google Inc.System and method for simulating an aspect of a memory circuitUS8111566Nov 16, 2007Feb 7, 2012Google, Inc.Optimal channel design for memory devices for providing a high-speed memory interfaceUS8112266Oct 30, 2007Feb 7, 2012Google Inc.Apparatus for simulating an aspect of a memory circuitUS8130560Nov 13, 2007Mar 6, 2012Google Inc.Multi-rank partial width memory modulesUS8154935Apr 28, 2010Apr 10, 2012Google Inc.Delaying a signal communicated from a system to at least one of a plurality of memory circuitsUS8169233Jun 9, 2010May 1, 2012Google Inc.Programming of DIMM termination resistance valuesUS8181048Jul 19, 2010May 15, 2012Google Inc.Performing power management operationsUS8209479Oct 30, 2007Jun 26, 2012Google Inc.Memory circuit system and methodUS8244971Oct 30, 2007Aug 14, 2012Google Inc.Memory circuit system and methodUS8280714Oct 26, 2006Oct 2, 2012Google Inc.Memory circuit simulation system and method with refresh capabilitiesUS8327104Nov 13, 2007Dec 4, 2012Google Inc.Adjusting the timing of signals associated with a memory systemUS8335894Jul 23, 2009Dec 18, 2012Google Inc.Configurable memory system with interface circuitUS8340953Oct 26, 2006Dec 25, 2012Google, Inc.Memory circuit simulation with power saving capabilitiesUS8359187Jul 31, 2006Jan 22, 2013Google Inc.Simulating a different number of memory circuit devicesUS8370566Oct 18, 2011Feb 5, 2013Google Inc.System and method for increasing capacity, performance, and flexibility of flash storageUS8386722Jun 23, 2008Feb 26, 2013Google Inc.Stacked DIMM memory interfaceUS8386833Oct 24, 2011Feb 26, 2013Google Inc.Memory systems and memory modulesUS8397013Mar 27, 2008Mar 12, 2013Google Inc.Hybrid memory moduleUS8438328Feb 14, 2009May 7, 2013Google Inc.Emulation of abstracted DIMMs using abstracted DRAMsUS8446781Mar 2, 2012May 21, 2013Google Inc.Multi-rank partial width memory modulesUS8566516Oct 30, 2007Oct 22, 2013Google Inc.Refresh management of memory modulesUS8566556Dec 30, 2011Oct 22, 2013Google Inc.Memory module with memory stack and interface with enhanced capabilitiesUS8582339Jun 28, 2012Nov 12, 2013Google Inc.System including memory stacksUS8595419Jul 13, 2011Nov 26, 2013Google Inc.Memory apparatus operable to perform a power-saving operationUS8601204Jul 13, 2011Dec 3, 2013Google Inc.Simulating a refresh operation latencyUS8615679Sep 14, 2012Dec 24, 2013Google Inc.Memory modules with reliability and serviceability functionsUS8619452Sep 1, 2006Dec 31, 2013Google Inc.Methods and apparatus of stacking DRAMsUS8631193May 17, 2012Jan 14, 2014Google Inc.Emulation of abstracted DIMMS using abstracted DRAMSUS8631220Sep 13, 2012Jan 14, 2014Google Inc.Adjusting the timing of signals associated with a memory systemUS8667312May 14, 2012Mar 4, 2014Google Inc.Performing power management operationsUS8671244Jul 13, 2011Mar 11, 2014Google Inc.Simulating a memory standardUS8675429Aug 29, 2012Mar 18, 2014Google Inc.Optimal channel design for memory devices for providing a high-speed memory interfaceUS8705240Sep 14, 2012Apr 22, 2014Google Inc.Embossed heat spreaderUS8730670Oct 21, 2011May 20, 2014Google Inc.Embossed heat spreaderUS8745321Sep 14, 2012Jun 3, 2014Google Inc.Simulating a memory standardUS8751732Sep 14, 2012Jun 10, 2014Google Inc.System and method for increasing capacity, performance, and flexibility of flash storageUS8760936May 20, 2013Jun 24, 2014Google Inc.Multi-rank partial width memory modulesUS8762675Sep 14, 2012Jun 24, 2014Google Inc.Memory system for synchronous data transmissionUS8773937Dec 9, 2011Jul 8, 2014Google Inc.Memory refresh apparatus and methodUS8796830Sep 1, 2006Aug 5, 2014Google Inc.Stackable low-profile lead frame packageUS8797779Sep 14, 2012Aug 5, 2014Google Inc.Memory module with memory stack and interface with enhanced capabilitesUS8811065Sep 14, 2012Aug 19, 2014Google Inc.Performing error detection on DRAMsUS8819356Sep 14, 2012Aug 26, 2014Google Inc.Configurable multirank memory system with interface circuitUS8853079Jan 10, 2014Oct 7, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Fuse deviceUS8868829Feb 6, 2012Oct 21, 2014Google Inc.Memory circuit system and methodUS8949519Jul 22, 2009Feb 3, 2015Google Inc.Simulating a memory circuitUS8962439Jun 11, 2014Feb 24, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Memory cellUS8972673Sep 14, 2012Mar 3, 2015Google Inc.Power management of memory circuits by virtual memory simulationUS8977806Sep 15, 2012Mar 10, 2015Google Inc.Hybrid memory moduleUS9047976Oct 26, 2006Jun 2, 2015Google Inc.Combined signal delay and power saving for use with a plurality of memory circuitsUS9171585Nov 26, 2013Oct 27, 2015Google Inc.Configurable memory circuit system and methodUS9507739Oct 26, 2015Nov 29, 2016Google Inc.Configurable memory circuit system and methodUS9542352Feb 8, 2007Jan 10, 2017Google Inc.System and method for reducing command scheduling constraints of memory circuitsUS9542353Oct 30, 2007Jan 10, 2017Google Inc.System and method for reducing command scheduling constraints of memory circuitsUS9632929Feb 8, 2007Apr 25, 2017Google Inc.Translating an address associated with a command communicated between a system and memory circuitsCN103021960A *Jun 8, 2012Apr 3, 2013台湾积体电路制造股份有限公司Method for three dimensional integrated circuit fabricationCN105118788A *Jun 8, 2012Dec 2, 2015台湾积体电路制造股份有限公司Method for three dimensional integrated circuit fabrication* Cited by examinerClassifications U.S. Classification257/780, 257/E21.504, 257/E23.069, 257/E23.004, 257/E23.07International ClassificationH01L21/56, H01L23/498, H01L23/28, H01L23/31, H01L23/12, H01L23/13, H01L23/48, H01L23/04Cooperative ClassificationH01L2924/00014, H01L2924/1815, H01L24/73, H01L2924/181, H01L24/48, H01L2224/32225, H01L2224/48227, H01L2224/73215, H01L23/13, H01L21/561, H01L23/49838, H01L2224/97, H01L2924/01005, H01L2224/48091, H01L23/49816, H01L23/3114, H01L24/97, H01L2924/01033, H01L2924/15311, H01L2224/73265, H01L21/565, H01L2924/01006, H01L2224/4824, H01L2924/12041European ClassificationH01L24/97, H01L23/13, H01L23/498G, H01L21/56B, H01L23/31H1, H01L21/56M, H01L23/498C4Legal EventsDateCodeEventDescriptionJan 6, 2005ASAssignmentOwner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OFFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YOO, CHEOL-JOON;REEL/FRAME:016159/0297Effective date: 20041215RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services