Source: http://www.google.com/patents/US7975192?dq=7143430
Timestamp: 2015-08-04 23:34:41
Document Index: 511645771

Matched Legal Cases: ['Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'art 1']

Patent US7975192 - Reading memory cells using multiple thresholds - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA method for operating a memory (28) includes storing data, which is encoded with an Error Correction Code (ECC), in analog memory cells (32) of the memory by writing respective analog input values selected from a set of nominal values to the analog memory cells. The stored data is read by performing...http://www.google.com/patents/US7975192?utm_source=gb-gplus-sharePatent US7975192 - Reading memory cells using multiple thresholdsAdvanced Patent SearchPublication numberUS7975192 B2Publication typeGrantApplication numberUS 11/995,814PCT numberPCT/IL2007/001315Publication dateJul 5, 2011Filing dateOct 30, 2007Priority dateOct 30, 2006Fee statusPaidAlso published asUS8145984, US20100165730, US20110225472, WO2008053472A2, WO2008053472A3Publication number11995814, 995814, PCT/2007/1315, PCT/IL/2007/001315, PCT/IL/2007/01315, PCT/IL/7/001315, PCT/IL/7/01315, PCT/IL2007/001315, PCT/IL2007/01315, PCT/IL2007001315, PCT/IL200701315, PCT/IL7/001315, PCT/IL7/01315, PCT/IL7001315, PCT/IL701315, US 7975192 B2, US 7975192B2, US-B2-7975192, US7975192 B2, US7975192B2InventorsNaftali Sommer, Ofir Shalvi, Dotan SokolovOriginal AssigneeAnobit Technologies Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (101), Non-Patent Citations (111), Referenced by (49), Classifications (11), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetReading memory cells using multiple thresholds
US 7975192 B2Abstract
A method for operating a memory (28) includes storing data, which is encoded with an Error Correction Code (ECC), in analog memory cells (32) of the memory by writing respective analog input values selected from a set of nominal values to the analog memory cells. The stored data is read by performing multiple read operations that compare analog output values of the analog memory cells to different, respective read thresholds so as to produce multiple comparison results for each of the analog memory cells. At least two of the read thresholds are positioned between a pair of the nominal values that are adjacent to one another in the set of the nominal values. Soft metrics are computed responsively to the multiple comparison results. The ECC is decoded using the soft metrics, so as to extract the data stored in the analog memory cells.
storing data, which is encoded with an Error Correction Code (ECC), in analog memory cells of the memory by writing respective analog input values selected from a set of nominal values to the analog memory cells;
reading the stored data by performing multiple read operations that compare analog output values of the analog memory cells to different, respective read thresholds so as to produce multiple comparison results for each of the analog memory cells, wherein at least two of the read thresholds are positioned between a pair of the nominal values that are adjacent to one another in the set of the nominal values;
computing soft metrics responsively to the multiple comparison results;
decoding the ECC using the soft metrics, so as to extract the data stored in the analog memory cells; and
making an initial attempt to decode the ECC using an initial set of the read thresholds, such that no more than one of the read thresholds in the initial set is positioned between each pair of the nominal values that are adjacent to one another, and comparing the analog output values to the multiple read thresholds upon a failure of the initial attempt.
2. The method according to claim 1, wherein each of the analog memory cells stores one or more bits of the data, and wherein each of the soft metrics corresponds to one of the bits.
3. The method according to claim 2, each of at least some of the analog memory cells stores two or more bits of the data, wherein reading the data comprises, for each of the at least some of the analog memory cells, reading the two or more data bits in respective two or more decoding stages, and wherein computing the soft metrics comprises modifying a soft metric of a first bit read in a first decoding stage responsively to a value of a second bit read in a second decoding stage that precedes the first decoding stage.
4. The method according to claim 3, wherein modifying the soft metric comprises conditionally inverting the soft metric of the first bit depending on the value of the second bit.
5. The method according to claim 1, wherein each comparison result has one of first and second possible values, and wherein computing the soft metrics comprises determining respective first and second counts of the comparison results having the first and second possible values, and computing the soft metrics based on the first and second counts.
6. The method according to claim 1, and comprising, upon failing to decode the ECC, adding one or more additional read thresholds to the multiple read thresholds, re-computing the soft metrics responsively to the additional read thresholds, and decoding the ECC using the re-computed soft metrics.
7. The method according to claim 6, wherein adding the additional threshold comprises progressively increasing a number of the read thresholds until a predetermined condition is met.
8. The method according to claim 1, wherein computing the soft metrics comprises normalizing the soft metrics so as not to depend on a number of the read thresholds.
9. The method according to claim 1, wherein performing the multiple read operations comprises positioning the multiple read thresholds at non-uniform intervals with respect to one another.
computing soft metrics responsively to the multiple comparison results; and
decoding the ECC using the soft metrics, so as to extract the data stored in the analog memory cells,
wherein reading the data from a first group of the analog memory cells further comprises estimating interference caused to the first group by a second group of the analog memory cells and canceling the estimated interference,
and wherein canceling the estimated interference comprises modifying the soft metrics associated with the first group responsively to the estimated interference.
and comprising, upon failing to decode the ECC in the first group, selecting whether to perform one of:
re-reading the data in the second group, so as to re-estimate and cancel the interference;
re-estimating the interference by reading the data in a third group of the memory cells; and
adding one or more additional read thresholds and re-reading the data in the first group using the additional read thresholds.
a memory signal processor (MSP), which is connected to the interface and is coupled to store data, which is encoded with an Error Correction Code (ECC), in the analog memory cells by writing respective input analog values selected from a set of nominal values to the analog memory cells, to read the stored data by performing multiple read operations that compare analog output values of the analog memory cells to different, respective read thresholds so as to produce multiple comparison results for each of the analog memory cells, wherein at least two of the read thresholds are positioned between a pair of the nominal values that are adjacent to one another in the set of the nominal values, to compute soft metrics responsively to the multiple comparison results, and to decode the ECC using the soft metrics, so as to extract the data stored in the analog memory cells
wherein the MSP is coupled to make an initial attempt to decode the ECC using an initial set of the read thresholds, such that no more than one of the read thresholds in the initial set is positioned between each pair of the nominal values that are adjacent to one another, and to compare the analog output values to the multiple read thresholds upon failure of the initial attempt.
13. The apparatus according to claim 12, wherein each of the analog memory cells stores one or more bits of the data, and wherein each of the soft metrics corresponds to one of the bits.
14. The apparatus according to claim 13, wherein each of at least some of the analog memory cells stores two or more bits of the data, and wherein the MSP is coupled to read the two or more data bits in respective two or more decoding stages, and to modify a soft metric of a first bit read in a first decoding stage responsively to a value of a second bit read in a second decoding stage that precedes the first decoding stage.
15. The apparatus according to claim 14, wherein the MSP is coupled to conditionally invert the soft metric of the first bit depending on the value of the second bit.
16. The apparatus according to claim 12, wherein each comparison result has one of first and second possible values, and wherein the MSP is coupled to determine respective first and second counts of the comparison results having the first and second possible values, and to compute the soft metrics based on the first and second counts.
17. The apparatus according to claim 12, wherein, upon failing to decode the ECC, the MSP is coupled to add one or more additional read thresholds to the multiple read thresholds, to re-compute the soft metrics responsively to the additional read thresholds and to decode the ECC using the re-computed soft metrics.
18. The apparatus according to claim 17, wherein the MSP is coupled to progressively increase a number of the read thresholds until a predetermined condition is met.
19. The apparatus according to claim 12, wherein the MSP is coupled to normalize the soft metrics so as not to depend on a number of the read thresholds.
20. The apparatus according to claim 12, wherein the MSP is coupled to position the multiple read thresholds at non-uniform intervals with respect to one another.
a memory signal processor (MSP), which is connected to the interface and is coupled to store data, which is encoded with an Error Correction Code (ECC), in the analog memory cells by writing respective input analog values selected from a set of nominal values to the analog memory cells, to read the stored data by performing multiple read operations that compare analog output values of the analog memory cells to different, respective read thresholds so as to produce multiple comparison results for each of the analog memory cells, wherein at least two of the read thresholds are positioned between a pair of the nominal values that are adjacent to one another in the set of the nominal values, to compute soft metrics responsively to the multiple comparison results, and to decode the ECC using the soft metrics, so as to extract the data stored in the analog memory cells,
wherein the MSP is coupled to estimate interference caused to a first group of the analog memory cells by a second group of the analog memory cells, and to cancel the estimated interference,
and wherein the MSP is coupled to modify the soft metrics associated with the first group responsively to the estimated interference.
22. A data storage apparatus, comprising:
and wherein, upon failing to decode the ECC in the first group, the MSP is coupled to select whether to perform one of:
a plurality of analog memory cells, which are configured to store data, which is encoded with an Error Correction Code (ECC) and written to the analog memory cells as respective analog input values selected from a set of nominal values; and
reading circuitry, which is coupled to read the stored data by performing multiple read operations that compare output analog values of the analog memory cells to different, respective read thresholds so as to produce multiple comparison results for each of the analog memory cells, wherein at least two of the read thresholds are positioned between a pair of the nominal values that are adjacent to one another in the set of the nominal values, to compute soft metrics responsively to the multiple comparison results, and to output the computed soft metrics; and
a Memory Signal Processor (MSP) device, which is connected to the memory device and is coupled to accept the soft metrics computed by the reading circuitry, and to decode the ECC using the soft metrics
wherein the MSP is coupled to make an initial attempt to decode the ECC using an initial set of the read thresholds, such that no more than one of the read thresholds in the initial set is positioned between each pair of the nominal values that are adjacent to one another, and to cause the reading circuitry to compare the analog output values to the multiple read thresholds upon failure of the initial attempt.
storing data, which is encoded with an Error Correction Code (ECC), in analog memory cells of the memory by writing respective analog input values to the analog memory cells;
reading the stored data by comparing analog output values of the analog memory cells to a set of read thresholds, so as to produce multiple comparison results for each of the analog memory cells;
upon a failure to successfully extract the data, extending the set of the read thresholds by adding one or more new read thresholds to the set, updating the multiple comparison results based on the extended set of the read thresholds, re-computing the soft metrics and re-decoding the ECC, so as to extract the data.
25. The method according to claim 24, wherein extending the set of the read thresholds comprises selecting the one or more new read thresholds responsively to the output analog values of the analog memory cells.
26. The method according to claim 25, wherein selecting the one or more new read thresholds comprises determining at least one property selected from a group of properties consisting of a number of the new read thresholds and values of the new read thresholds. Description
This application is the U.S. national phase of PCT Application No. PCT/IL 2007/001315, filed Oct. 30, 2007, which claims the benefit of U.S. Provisional Patent Application No. 60/863,506, filed Oct. 30, 2006, U.S. Provisional Patent Application No. 60/867,399, filed Nov. 28, 2006, U.S. Provisional Patent Application No. 60/888,828, filed Feb. 8, 2007, U.S. Provisional Patent Application No. 60/889,277, filed Feb. 11, 2007, U.S. Provisional Patent Application 60/892,869, filed Mar. 4, 2007, U.S. Provisional Patent Application No. 60/894,456, filed Mar. 13, 2007, U.S. Provisional Patent Application No. 60/917,653, filed May 12, 2007, U.S. Provisional Patent Application No. 60/950,884, filed Jul. 20, 2007, and U.S. Provisional Patent Application No. 60/951,215, filed Jul. 22, 2007, whose disclosures are incorporated herein by reference.
Flash memory devices are described, for example, by Bez et al., in “Introduction to Flash Memory,” Proceedings of the IEEE, volume 91, number 4, Apr., 2003, pages 489-502, which is incorporated herein by reference. Multi-level Flash cells and devices are described, for example, by Eitan et al., in “Multilevel Flash Cells and their Trade-Offs,” Proceedings of the 1996 IEEE International Electron Devices Meeting (IEDM), New York, N.Y., pages 169-172, which is incorporated herein by reference. The paper compares several kinds of multilevel Flash cells, such as common ground, DINOR, AND, NOR and NAND cells.
Reading data from analog memory cells often involves comparing the analog values stored in the cells to one or more thresholds, or reference levels. Several methods for determining the appropriate threshold values are known in the art. For example, U.S. Pat. No. 5,657,332, whose disclosure is incorporated herein by reference, describes methods for recovering from hard errors in a solid-state memory system. Hard errors may arise from cells whose threshold voltages drifted from their intended level to cause read errors. The memory system includes an array of memory cells, each cell capable of having its threshold voltage programmed or erased to an intended level. An error checking scheme is provided for each of a plurality of groups of cells for identifying read errors therein. A read reference level is adjusted before each read operation on the individual group of cells containing read errors, each time the read reference level being displaced a predetermined step from a reference level for normal read, until the error checking means no longer indicates read errors. The drifted threshold voltage of each cell associated with a read error is re-written to its intended level.
U.S. Patent Application Publication 2007/0091677, whose disclosure is incorporated herein by reference, describes methods, devices and computer readable code for reading data from one or more flash memory cells, and for recovering from read errors. In some embodiments, in the event of an error correction failure by an error detection and correction module, the flash memory cells are re-read at least once using one or more modified reference voltages, until successful error correction may be carried out. In some embodiments, after successful error correction, a subsequent read request is handled without re-writing data to the flash memory cells in the interim.
U.S. Pat. No. 7,196,928 and U.S. patent Application Publications 2006/0221692, 2007/0103986, 2007/0109845 and 2007/0109849, whose disclosures are incorporated herein by reference, describe several processes for reading a memory cell, which take into account the programmed state of an adjacent memory cell.
Some known methods use information regarding the quality of stored data when reading the data from memory cells. For example, U.S. Pat. No. 6,751,766, whose disclosure is incorporated herein by reference, describes several methods for assessing the quality of data stored in a memory system, and for operating the memory system according to the assessed quality. The data quality is sometimes assessed during read operations. Subsequent use of an Error Correction Code (ECC) can utilize the quality indications to detect and reconstruct the data with improved effectiveness. Alternatively, a statistics of data quality can be constructed and digital data values can be associated in a modified manner to prevent data corruption.
storing data, which is encoded with an Error Correction Code (ECC), in analog memory cells of the memory by writing respective analog input values selected from a set of nominal values to the analog memory cells; reading the stored data by performing multiple read operations that compare analog output values of the analog memory cells to different, respective read thresholds so as to produce multiple comparison results for each of the analog memory cells, wherein at least two of the read thresholds are positioned between a pair of the nominal values that are adjacent to one another in the set of the nominal values;
decoding the ECC using the soft metrics, so as to extract the data stored in the analog memory cells.
In some embodiments, each of the analog memory cells stores one or more bits of the data, and each of the soft metrics corresponds to one of the bits. In an embodiment, each of at least some of the analog memory cells stores two or more bits of the data, reading the data includes, for each of the at least some of the analog memory cells, reading the two or more data bits in respective two or more decoding stages, and computing the soft metrics includes modifying a soft metric of a first bit read in a first decoding stage responsively to a value of a second bit read in a second decoding stage that precedes the first decoding stage. Modifying the soft metric may include conditionally inverting the soft metric of the first bit depending on the value of the second bit.
In another embodiment, the method includes making an initial attempt to decode the ECC using an initial set of the read thresholds, such that no more than one of the read thresholds in the initial set is positioned between each pair of the nominal values that are adjacent to one another, and comparing the analog output values to the multiple read thresholds upon a failure of the initial attempt.
In yet another embodiment, each comparison result has one of first and second possible values, and computing the soft metrics includes determining respective first and second counts of the comparison results having the first and second possible values, and computing the soft metrics based on the first and second counts.
In still another embodiment, the method further includes, upon failing to decode the ECC, adding one or more additional read thresholds to the multiple read thresholds, re-computing the soft metrics responsively to the additional read thresholds, and decoding the ECC using the re-computed soft metrics. Adding the additional threshold may include progressively increasing a number of the read thresholds until a predetermined condition is met.
In a disclosed embodiment, reading the data from a first group of the analog memory cells further includes estimating interference caused to the first group by a second group of the analog memory cells and canceling the estimated interference. Canceling the estimated interference may include modifying the soft metrics associated with the first group responsively to the estimated interference. In some embodiment, the method includes, upon failing to decode the ECC in the first group, selecting whether to perform one of:
In an embodiment, computing the soft metrics includes normalizing the soft metrics so as not to depend on a number of the read thresholds. Performing the multiple read operations may include positioning the multiple read thresholds at non-uniform intervals with respect to one another.
a memory signal processor (MSP), which is connected to the interface and is coupled to store data, which is encoded with an Error Correction Code (ECC), in the analog memory cells by writing respective input analog values selected from a set of nominal values to the analog memory cells, to read the stored data by performing multiple read operations that compare analog output values of the analog memory cells to different, respective read thresholds so as to produce multiple comparison results for each of the analog memory cells, wherein at least two of the read thresholds are positioned between a pair of the nominal values that are adjacent to one another in the set of the nominal values, to compute soft metrics responsively to the multiple comparison results, and to decode the ECC using the soft metrics, so as to extract the data stored in the analog memory cells.
a Memory Signal Processor (MSP) device, which is connected to the memory device and is coupled to accept the soft metrics computed by the reading circuitry, and to decode the ECC using the soft metrics.
In an embodiment, extending the set of the read thresholds includes selecting the one or more new read thresholds responsively to the output analog values of the analog memory cells. Selecting the one or more new read thresholds may include determining at least one property selected from a group of properties consisting of a number of the new read thresholds and values of the new read thresholds.
FIG. 3 is a diagram that schematically illustrates read thresholds in a Single-Level Cell (SLC), in accordance with an embodiment of the present invention;
FIG. 4 is a diagram that schematically illustrates read thresholds in a Multi-Level Cell (MLC), in accordance with an embodiment of the present invention;
FIG. 5 is a flow chart that schematically illustrates a method for reading data from analog memory cells, in accordance with an embodiment of the present invention;
FIG. 6 is a flow chart that schematically illustrates a method for computing soft metrics, in accordance with an embodiment of the present invention;
FIG. 7 is a block diagram that schematically illustrates a circuit for computing soft metrics, in accordance with an embodiment of the present invention;
FIG. 8 is a flow chart that schematically illustrates a method for reading data from analog memory cells, in accordance with another embodiment of the present invention;
FIG. 9 is a diagram that schematically illustrates a process for reading data from analog memory cells, in accordance with yet another embodiment of the present invention;
FIG. 10 is a flow chart that schematically illustrates a method for reading data from analog memory cells, in accordance with still another embodiment of the present invention; and
FIG. 11 is a block diagram that schematically illustrates a system for memory signal processing, in accordance with an alternative embodiment of the present invention.
Embodiments of the present invention provide improved methods and systems for reading data from analog memory cells, such as Flash memory cells. In some embodiments that are described hereinbelow, a Memory Signal Processor (MSP) stores data, which is encoded with an Error Correction Code (ECC), in an array of analog memory cells. The MSP stores the encoded data by writing respective analog values to the analog memory cells. The analog values are selected from a set of nominal analog values, which represent the data.
The MSP reads the data from the analog memory cells by performing multiple read operations, which compare the analog values written to the cells to multiple read thresholds. The read thresholds are set so that at least two of them are positioned between a pair of adjacent nominal analog values. The multiple threshold comparisons produce multiple comparison results for each of the analog memory cells. The MSP computes soft metrics based on the multiple comparison results. The soft metrics provide quantitative measures of the levels of confidence or certainty that are associated with the values read from the memory cells, or of individual bits within the memory cells. The MSP decodes the ECC using the soft metrics. In some embodiments, the MSP increases the number of read thresholds in an iterative manner, until successful decoding is achieved.
Some known reading methods differentiate between adjacent memory states using a single threshold at any given time. Unlike these known methods, the methods and systems described herein perform multiple read operations using multiple thresholds, which are positioned between adjacent memory states. Typically, multiple thresholds are positioned in boundary regions between adjacent nominal values, so that the multiple comparison results convey valuable information regarding the statistical distribution of the analog values in these regions. As a result, the soft metrics, which are based on this information, enable the ECC decoding process to correct a higher number of read errors and to provide an improved overall error probability.
Some known reading methods modify the threshold values in order to improve decoding performance. Unlike these known methods, the methods and systems described herein do not adapt the threshold values, but rather add new thresholds to the existing set, and improve the decoding performance by refining the accuracy of the soft metrics.
The improved decoding performance achieved by the disclosed methods and systems enables improving the data storage reliability, storage density and retention time of memory devices, and enables lowering the memory device cost and complexity for a given performance level.
Data for storage in memory device 24 is provided to the device and cached in data buffers 36. The data is then converted to analog voltages and written into memory cells 32 using a reading/writing (RJW) unit 40, whose functionality is described in greater detail below. When reading data out of array 28, R/W unit 40 converts the electrical charge, and this the analog voltages of memory cells 32, into digital samples having a resolution of one or more bits. The samples are cached in buffers 36. The operation and timing of memory device 24 is managed by control logic 48.
The storage and retrieval of data in and out of memory device 24 is performed by a Memory Signal Processor (MSP) 52. MSP 52 comprises a signal processing unit 60, which processes the data that is written into and read from device 24. Unit 60 encodes the data to be written into the memory cells using an Error Correction Code (ECC), and decodes the ECC of the retrieved data.
In particular, MSP 52 reads data out of memory cells 32 by comparing the values read from the cells to multiple read thresholds. The ECC decoding scheme used by unit 60 operates on soft metrics, which are computed based on the multiple threshold comparisons. exemplary methods for reading data and for computing soft metrics are described in detail below.
Many known ECC decoding schemes can accept soft metrics of the encoded bits or symbols as input. For example, unit 60 may use a block code such as the Bose-Chaudhuri-Hocquenghem (BCH) code, Low-Density Parity Check (LDPC) code or Reed-Solomon (RS) code, a trellis code, a turbo-code, or any other suitable ECC and decoding scheme, which is able to operate on soft metrics. The methods and systems described herein are not limited to block codes and can be used with convolutional codes, as well.
In the exemplary system configuration shown in FIG. 1, memory device 24 and MSP 52 are implemented as two separate Integrated Circuits (ICs). In alternative embodiments, however, the memory device and MSP may be integrated on separate semiconductor dies in a single Multi-Chip Package (MCP) or System on Chip (SoC). Further alternatively, some or all of the MSP circuitry may reside on the same die on which memory array 28 is disposed. An exemplary configuration of this sort is described in FIG. 11 below. Further alternatively, some or all of the functionality of MSP 52 can be implemented in software and carried out by a processor or other element of the host system. In some implementations, a single MSP 52 may be connected to multiple memory devices 24. Additional architectural aspects of certain embodiments of system 20 are described in greater detail in U.S. Provisional Patent Application 60/867,399, cited above.
In a typical reading operation, R/W unit 40 reads analog values out of the appropriate memory cells 32 and converts them to soft digital samples. The samples are cached in buffers 36 and transferred to buffers 72 of MSP 52. In some embodiments, unit 60 of MSP 52 converts the samples to data bits. As noted above, the range of possible analog values is divided into two or more regions, with each region representing a certain combination of one or more data bits.
As will be described in greater detail further below, the memory cells are read by comparing their analog values to multiple sets of read thresholds. For each cell, the MSP computes a soft metric based on the multiple comparison results. The soft metrics are then used by the MSP when decoding the ECC. The decoded data is transferred via I/O buffer 56 to the host system.
Erasing of cells is usually carried out in blocks that contain multiple pages. Typical memory devices may comprise several thousand erasure blocks. In a typical two-bit-per-cell MLC device, each erasure block is on the order of 32 word lines, each comprising several thousand cells. Each word line is often partitioned into four pages (odd/even order cells, least/most significant bit of the cells). Alternatively, other block sizes and configurations can also be used. Three-bit-per cell devices often have 192 pages per erasure block, and four-bit-per-cell devices often have 256 pages per block.
Reading Memory Cells Using Multiple Thresholds
Embodiments of the present invention provide improved methods and systems for reading data from analog memory cells 32 of array 28, by using multiple read thresholds. The methods described herein are suitable for both SLC devices (as illustrated, for example, in FIG. 3 below) and MLC devices (as illustrated, for example, in FIG. 4 below).
FIG. 3 is a diagram that schematically illustrates read thresholds in an SLC device, in accordance with an embodiment of the present invention. The figure shows two statistical distributions of the threshold voltages in a group (e.g., page) of analog memory cells. For a specific page, the diagram represents a histogram of the threshold voltages stored in the memory cells of the page. In the example of FIG. 3, each memory cell is programmed to one of two possible nominal levels, i.e., each cell stores a single data bit. Due to various distortion variations among the cells and various impairment mechanisms, the actual threshold voltages read from the memory cells may statistically vary from the nominal levels. In the present example, a curve 90A shows the distribution of threshold voltages of the cells, which are programmed to store a “1” value. A curve 90B shows the distribution of threshold voltages of the cells that are programmed to store “0”.
As can be seen in the figure, curves 90A and 90B overlap. In other words, there is a finite probability that a memory cell, which was programmed to a certain bit value, will be erroneously interpreted as being programmed to another bit value. The position of the read threshold or thresholds used to differentiate between “1” and “0” has a considerable effect on the probability of error. In some embodiments of the present invention, MSP 52 reconstructs the data stored in the memory cells by combining information, which is obtained using multiple read thresholds, in order to reduce the probability of error.
FIG. 3 shows five thresholds denoted T1 . . . T5. In some embodiments, MSP 52 reads each memory cell using each of the thresholds. Each read operation produces a comparison result, i.e., an indication of whether the read threshold voltage is greater or smaller than the threshold used in the operation. In the exemplary embodiment of FIG. 3, the MSP reads each memory cell five times, using thresholds T1 . . . T5, to produce five respective comparison results. The MSP may go through the different thresholds at any suitable order. For example, the MSP may begin with the threshold positioned in the middle of the desired region and gradually move away from this point by adding thresholds on either side of the initial threshold. Exemplary iterative methods that gradually increase the number of thresholds are described further below.
For each memory cell being read, the MSP computes a soft metric using the multiple comparison results. The soft metric indicates a confidence level or measure of certainty associated with the value read from the memory cell. In some embodiments, the soft metric indicates a likelihood that the read value corresponds to a certain data value (e.g., a very low metric value may indicate a high certainty that the read value corresponds to a “1”, a very high metric value indicates that the read value is likely to represent a “0”, and intermediate metric values indicate lower confidence). In other embodiments, the metric value indicates the reliability of the read value without indicating a particular bit value (e.g., low metric value indicates low confidence, high metric value represents high confidence).
In the context of the present patent application and in the claims, the term “soft metric” refers to any type of quantitative measure that conveys more than a single bit of information, i.e., more than two possible values. For example, the soft metric may comprise a fixed- or floating-point numerical value represented using two or more bits. Another exemplary type of soft metric, sometimes referred to as “erasure,” assigns each read memory cell one of three possible values—“0”, “1” or “uncertain.” Further alternatively, any other suitable type of soft metric can be used.
Note that when each cell stores multiple data bits, a soft metric value may be computed and assigned to each individual bit. For example, in a four-level MLC, one metric value is computed for the Least Significant Bit (LSB) and another metric value is computed for the Most Significant Bit (MSB). Detailed examples of metric computation methods for both SLC and MLC applications are described further below.
MSP 52 may use any suitable method for computing the soft metric value based on the multiple comparison results. In some embodiments, the MSP may use a table, which provides the metric values associated with different combinations of the comparison results. For example, the following table can be used with the five-threshold configuration of FIG. 3:
The table above provides thirty-two soft metric values denoted M1 . . . M32, which correspond to the thirty-two possible combinations of five comparison results of thresholds T1 . . . T5. Following the notation of FIG. 3, a “0” comparison result means that the read value was higher than the threshold used, and a “1” comparison result means the read value was lower than the threshold.
Typically, M1 and M32 will indicate high confidence levels, since these metric values correspond to situations in which the read operations with all five thresholds produce the same comparison results. Other combinations of comparison results will usually be assigned metrics that indicate lower confidence levels.
Some sets of comparison results may be regarded as inconsistent or self-contradictory. For example, assume T1 <T2 <T3 <T4 <T5, and that the five comparison results produced by thresholds T1 . . . T5 are denoted C1 . . . C5, respectively. The result set ‘1,1,1,0,1’ for a certain memory cell is inconsistent because it indicates that the analog value is larger than T4 and smaller than T3, even though T4 >T3. Such a result set may be caused, for example, when the cell has a high level of read noise in at least one of the read operations. Result sets such as ‘1,1,1,1,0’, ‘1,1,1,0,0’, or ‘1,0,0,0,0’, on the other hand, are consistent.
The MSP may treat inconsistent sets of comparison results in different manners, by assigning them different soft metric values. For example, the MSP may regard inconsistent result sets as uncertain and mark them as erasures to the ECC decoding process. Alternatively, the MSP may disregard or otherwise attempt to resolve some inconsistencies. For example, the MSP may regard a ‘1,1,0,1,1,’ result set similarly to a ‘1,1,1,1,1’ set, assuming that the “0” comparison result of T3 was caused by read noise.
Alternatively to using tables, MSP 52 may evaluate a function that operates on the multiple comparison results and produces the corresponding soft metric value. For example, the MSP may evaluate Log Likelihood Ratios (LLRs) of individual bits in each memory cell, which are defined as
wherein Xi denotes a particular data bit stored in the memory cell in question, and r denotes the analog value read from the cell. The use of LLRs as metrics that are provided to an ECC decoding process is described, for example, in PCT Patent Application PCT/IL2007/000580, entitled “Combined Distortion Estimation and Error Correction Coding For Memory Devices,” filed May 10, 2007, whose disclosure is incorporated herein by reference.
In order to calculate the LLR, the MSP may maintain two values for each memory cell: (1) the largest read threshold that was found to be below the analog value of the cell, denoted Va, and (2) the smallest read threshold that was found to be above the analog value of the cell, denoted Vb. The LLR of the cell can be shown to be approximated by
Λ ( X i ) ≈ log [ Q { V a - T 1 σ } - Q { V b - T 1 σ } ] - log [ Q { V a - T 0 σ } - Q { V b - T 0 σ } ] [ 2 ] wherein T1 denotes the center analog value of the nearest distribution that has “1” as its data bit, and T0 denotes the center value of the nearest distribution having “0” as its data bit. The distribution of r is assumed Gaussian with variance σ2.
As the memory cell is read with an increasing number of read thresholds, the MSP updates Va and Vb. At each stage, the actual analog value of the cell is known to be within the interval [Va,Vb]. As the number of thresholds increases, the interval shrinks, the uncertainty becomes smaller and the estimated LLR becomes more accurate.
Further alternatively, the MSP may use any other suitable method or mechanism for computing the soft metric values based on the multiple comparison results.
MSP 52 uses the soft metrics when decoding the ECC. In a typical application, the data stored in a group of memory cells, such as in a certain memory page, forms a single codeword. When decoding a certain ECC codeword, signal processing unit 60 of the MSP uses the soft metric values of the memory cells in the group. As a result, memory cells that are considered to have a high confidence level are given more weight in the ECC decoding process, and vice versa.
FIG. 4 is a diagram that schematically illustrates read thresholds in an MLC device, in accordance with an embodiment of the present invention. In the example of FIG. 4, each memory cell is programmed to one of four possible nominal levels, thus storing two bits of data. Curves 94A . . . 94D show the threshold voltage distributions of the memory cells that are programmed to store “11”, “01”, “00” and “10” data, respectively. In the present example, MSP 52 reads the memory cells using five sets of thresholds. Each threshold set comprises three thresholds, which are typically positioned in the three boundary regions between pairs of adjacent distribution curves. The threshold sets are listed in the following table:
T11, T21, T31
T12, T22, T32
T13, T23, T33
T14, T24, T34
T15, T25, T35
In some embodiments, MSP 52 reads the threshold voltage of the cell using each of the fifteen thresholds, and computes a soft metric based on the fifteen comparison results. The MSP may use any type of soft metric and any method of computing the metric value based on the multiple comparison results. The MSP uses the soft metric values as input to the ECC decoding process, as explained above.
In alternative embodiments, the memory cell is read in two stages, corresponding to the two bits stored in the cell. For example, in the configuration of FIG. 4, the R/W unit performs a first set of comparisons using the five thresholds T21, T22, T23, T24 and T25, i.e., the thresholds located in the middle of the voltage axis, between curves 94B and 94C. The MSP computes a first soft metric based on the five comparison results obtained using these five thresholds. Note that both nominal levels located above thresholds T21 . . . T25 have an LSB value of “0” and that both nominal levels located below thresholds T21 . . . T25 have an LSB value of “1”. Therefore, the first soft metric corresponds to the LSB. Once the LSB is decoded, the R/W unit performs a second set of comparisons. The R/W unit may use thresholds T11 . . . T15 or thresholds T31 . . . T35 in the second stage, depending on the decoded value of the LSB. If the LSB was determined to be “1”, i.e., the read value was determined to be in the lower part of the voltage range, the MSB will be decoded using thresholds T11 . . . T15 in the second stage. If the LSB was decoded as “0”, the MSB will be decoded using thresholds T31 . . . T35. The MSP computes a second metric, which corresponds to the MSB, based on the five comparison results obtained in the second comparison stage.
A similar multi-stage comparison process can be carried out in multi-level cells storing a higher number of bits. For example, in eight-level (3 bit/cell) cells, the MSP and R/W unit may perform a three-stage comparison process to decode the individual bits. Apart from the first stage, the selection of the thresholds used in each stage typically depends on the decoded values of the previous bits.
In alternative multi-stage reading processes, each bit is read independently of the other bits. For example, referring to FIG. 4, the LSB can be read using thresholds T21 . . . T25. The MSB is read by sequentially reading the cell using both thresholds T11 . . . T15 and T31 . . . T35. If the comparison results indicate that the analog value is between T11 . . . T15 and T31 . . . T35, the bit is determined to be “0”. If, on the other hand, the comparison results indicate that the analog value is larger than T31 . . . T35 or smaller than T11 . . . T15, the bit is determined to be “1”. In this example, the comparison results to thresholds T21 . . . T25, which were used for reading the LSB, are not used for reading the MSB. Similar processes may be performed for other types of MLC, such as eight-level cells storing three bits per cell.
The threshold configurations shown in FIGS. 3 and 4 above are exemplary configurations, which were chosen purely for the sake of conceptual clarity. In alternative embodiments, system 20 may use any desired number of nominal levels, any other mapping of bit values to nominal levels and any desired number of threshold sets. Although FIGS. 3 and 4 show thresholds that are spaced at regular increments, the methods and systems described herein may use irregularly-spaced thresholds, as well. In MLC devices, the threshold spacing may vary from one voltage region to another. For example, in FIG. 4, thresholds T11 . . . T15 may be spaced differently than thresholds T21 . . . T25. Different threshold spacing may be used, for example, when different analog value distributions have different shapes or different spacing with respect to one another. The MSP may modify the threshold spacing, or otherwise select the threshold values to use, such as based on estimation of the analog value distributions.
FIG. 5 is a flow chart that schematically illustrates a method for reading data from analog memory cells 32, in accordance with an embodiment of the present invention. For a certain memory cell, the method begins with system 20 performing multiple read operations using respective multiple thresholds, at a reading step 100. The multiple read operations produce respective multiple comparison results, i.e., indications of whether the threshold voltage of the cell is smaller or greater than the different thresholds. MSP 52 computes a soft metric of the memory cell based on the multiple comparison results, at a metric computation step 104.
The MSP typically repeats the process of steps 100 and 104 above over a group of memory cells, whose data forms a single ECC codeword. In a typical implementation, R/W unit 40 reads the cells of an entire page of the memory device, using a particular threshold value, simultaneously. Once the soft metrics of the cells that store a certain codeword are computed, the MSP decodes the codeword using the metrics, at a decoding step 108. The MSP extracts the decoded data, at a data extraction step 112. The decoded data is typically output to the host system.
The multiple-threshold reading methods described herein can also be viewed as an efficient means for obtaining accurate information regarding the stored analog values using a relatively small number of read operations. Theoretically, if the exact analog values stored in the memory cells were known to the MSP (e.g., by employing high-resolution analog-to-digital conversion), this information could be used to extract probability measures on the stored data. However, the basic read operation of analog memory devices, such as Flash memories, usually comprises comparison operations, which compare the analog value stored in a cell to a single threshold. In order to obtain the analog value with a given resolution, the entire possible voltage range would have to be searched or scanned with the desired resolution. For example, if the range of possible analog values is 0-4V, and the desired resolution is 10 mV, 400 read operations would be needed. In practice, however, much of the valuable statistical information can be obtained by performing a much smaller number of read operations, for example by positioning the read thresholds in a region around the midpoint between distributions. The methods and systems described herein thus provide efficient means of gaining insight to such analog value statistics using a relatively small number of read operations.
In many practical cases, performing a large number of read operations on a certain memory cell is a computationally-intensive task, which complicates and slows down the data retrieval process. Moreover, the ECC is usually strong enough to successfully decode the vast majority of codewords, even when the memory cells are read using a single set of thresholds. Therefore, in some embodiments, the MSP initially reads the memory cells using a single set of thresholds. The MSP reverts to read the memory cells that correspond to a certain codeword using the multiple-threshold methods described herein only when the ECC decoding process fails.
The methods of FIGS. 3-5 above can be applied iteratively, gradually increasing the number of thresholds used. For example, the MSP may attempt to reconstruct the data using soft metrics that are based on two sets of thresholds. If the data cannot be reconstructed (i.e., if the ECC fails), the MSP can re-read the memory cells using a third threshold set. The iterations may continue until ECC decoding succeeds, or until reaching a predetermined maximum number of threshold sets. Note that at each stage of the iterative process, the MSP computes the soft metrics based on the multiple comparison results that are available so far. In some cases, the MSP may use information, such as metric values, which was calculated in previous iterations. The iterative process enables a gradual increase in the number of computations, only as needed to carry out successful decoding.
Soft Metrics Based on Counting Computation Results
In some embodiments, the MSP computes the soft metric value based on the number of computation results falling on either side of the thresholds. (In the description that follows, a “0” comparison result means the read value was higher than the threshold, and vice versa. This convention, however, is chosen purely for the sake of convenience, and the opposite convention can also be used.) Consider, for example, the exemplary SLC embodiment of FIG. 3 above. In this embodiment, out of the five comparison results, if the number of “0” comparison results is considerably higher than the number of “1” results, it is likely that the cell was programmed to “0”. Similarly, if the number of “1” comparison results is considerably higher than the number of “0” results, the programmed bit is likely to be “1”. Similar logic can also be used within each stage of the multi-stage comparison process that decodes the individual bits of a MLC cell, which was described in FIG. 4 above.
FIG. 6 is a flow chart that schematically illustrates an exemplary method for computing soft metrics, in accordance with an embodiment of the present invention. The method description refers to an SLC application and makes reference to FIG. 3 above. This choice, however, is made purely for the sake of simplicity of explanation. The method can similarly be used in MLC applications, as well.
The method begins with the MSP defining multiple thresholds, at a threshold definition step 116. Typically but not necessarily, the thresholds are defined within the boundary region between the voltage distribution. In FIG. 3, five thresholds are defined in the region in which curves 90A and 90B overlap. For example, assuming the mid-point between curves 90A and 90B is at 1 volt, and that the thresholds can be represented at a resolution of 20 mV, a set of thresholds can be defined to cover the voltage range of 1V�40 mV at 20 mV intervals.
The MSP reads the memory cells using the multiple thresholds, at a reading step 120. The MSP counts the number of comparison results falling on either side of the thresholds, at a counting step 124. In other words, the MSP determines the number of “0” comparison results and/or the number of “1” results out of the total number of threshold comparisons.
The MSP computes a soft metric associated with the cell (or with an individual bit within the cell) based on the count of comparison results, at a metric computation step 128. For example, assuming the five-threshold configuration of FIG. 3 above and a four-bit metric value, the MSP may compute the soft metric according to the following table:
Number of “0”
Number of “1”
Soft metric value
“1111” = 15
“1100” = 12
“1001” = 9
“0110” = 6
“0011” = 3
“0000” = 0
In the table above, if all five computation results are “1”, the stored data bit is “1” with high likelihood, therefore the maximum metric value of “1111” is assigned. At the other extreme, if all five comparison results are “0”, the stored bit is likely to be “0”, and the minimum metric value of “0000” is assigned. If some comparison results are “0” and others are “1”, the metric value is set to an intermediate value, which grows monotonously with the number of “1” results out of the total.
Alternatively, any other suitable method for determining the soft metric value based on the count of comparison results can be used. The metric computation may be implemented by querying a table that holds the metric values and is indexed by the count of comparison results, evaluating a function that operates on the count of the comparison results, or using any other suitable mechanism.
Exemplary Hardware Implementation for MLC Metric Computation
As noted above, when computing the soft metrics of individual bits in a multi-level cell, the selection of thresholds may depend on the values of previously-decoded bits. Moreover, the values of previously-decoded bits may in some cases affect the metric value itself.
Consider, for example, the four-level cell configuration of FIG. 4 above. When reading the data out of such a cell in a two-stage process, the LSB is first decoded by determining whether the value read from the cell falls on the left- or right-hand-side of thresholds T21 . . . T25. Note that in the example of FIG. 4, the two nominal levels located below these thresholds have an LSB value of “1”, and the two nominal levels located above the thresholds have an LSB value of “0”.
The second decoding stage (decoding of the MSB) depends on the results of the first stage. When the LSB is “0”, decoding the MSB comprises determining whether the read value is likely to belong to curve 94C or to curve 94D. When the LSB is “1”, decoding the MSB comprises determining whether the read value is likely to belong to curve 94A or to curve 94B.
Note, however, that when comparing curves 94A and 94B (i.e., when LSB=“1”), high threshold voltages correspond to MSB=“0” and low threshold voltages correspond to MSB=“1”. When comparing curves 94C and 94D (i.e., when LSB=“0”) the situation is reversed, with high threshold voltages corresponding to MSB=“1” MSB and low threshold voltages corresponding to MSB=“0”. In such a situation, the soft metric value that depends on the count of comparison results should sometimes be inverted, so as to maintain the convention that a high metric value corresponds to “0” data. The decision whether or not to invert the metric value depends on the value of the previous bit. Equivalently, the value of the currently-read bit can be inverted instead of inverting the metric value. The conditional operation of inverting a value only if a previous value is equal to “1” can be implemented by performing an eXclusive-OR (XOR) operation between the current and previous bit values.
FIG. 7 is a block diagram that schematically illustrates an exemplary circuit for computing soft metrics in a multi-level cell, in accordance with an embodiment of the present invention. Although the description that follows refers to a hardware or firmware implementation, a similar mechanism can be implemented in software, or as a combination of software and hardware elements.
The circuit of FIG. 7 computes soft metrics of the LSBs and MSBs of a group of four-level cells, assuming the LSBs represent a certain memory page and the MSBs represent another page. The LSB page is read first and is refereed to as the previous page. The MSB page is read second and is referred to as the current page. The computation process of the metrics of the current page makes conditional inversion (XOR) operations depending on the bit values of the previous page.
The circuit comprises a XOR circuit 134, which performs a bit-wise XOR operation between a byte 130 of hard bit decisions from the current page (MSBs) and a byte 132 of previously-decoded data bits (LSBs) from the previous page. Thus, for a particular cell, when the previously-decoded LSB is “1”, the currently-read MSB is inverted. An adder 136 sums the results of the XOR operations. The adder output is accumulated as a soft metric 140 of the MSB. A vector 138 holds the accumulated metrics of the MSBs of the different cells. The same circuit can also be used to compute the soft metrics of the LSBs, which do not depend on any previous values. In order to compute the LSB soft metrics, byte 132 is filled with zeros so that the XOR operation is bypassed and byte 130 is provided to adder 136 unchanged.
The circuit of FIG. 7 refers to four-level, 2 bit/cell MLC. Similar circuits can be used, however, to compute soft metrics for other types of multi-level cells, such as eight-level, 3 bits/cell MLC.
In alternative embodiments, the soft metrics of individual bits of a multi-level cell can be calculated independently for different bits. These methods may be of particular benefit when the read data values of previous bits are not available when reading a certain bit. Referring to the 2 bit/cell example of FIG. 4 above, the soft metrics of the MSB may be computed without knowledge of the LSB. As noted above, the MSB value can be assumed to be “0” if the analog value falls between thresholds T11 . . . T15 and T31 . . . T35, and “1” otherwise. In order to compute a soft metric for such a reading process, the MSP may group the thresholds in pairs that move progressively inwards into the region in which MSB=“0”. The MSP counts the comparison results falling inside and/or outside the MSB=“0” interval using the different threshold pairs.
In the present example, the MSP forms the pairs (T14, T35), (T12, T33), (T11, T31), (T13, T32) and (T15, T34). For each pair, the MSP performs two read operations and checks whether the read value falls in the interval between the thresholds, or outside the interval. The MSP counts the number of threshold pairs in which the analog value falls between the two thresholds (indicating MSB=“0”) and/or the number of threshold pairs in which the analog value falls outside the interval between the two thresholds (indicating MSB=“1”). The MSP computes a soft metric based on the counts.
A similar method can be applied to eight-level, 3 bit/cell MLC. Assume, for example, an eight-level MLC device whose eight levels are denoted L1 . . . L8 and are mapped to the bit triplets ‘111’, ‘011’, ‘001’, ‘101’, ‘100’, ‘000’, ‘010’, ‘110’, respectively. The MSP can compute the soft metric of the MSB (leftmost bit in the triplet) of such a cell independently of the other bits by performing comparisons using four sets of multiple thresholds. Each threshold set is positioned between adjacent levels having different MSB values. In the present example, one set is positioned between levels L1 and L2, another set between L3 and L4, a third set between L5 and L6 and a fourth set between L7 and L8. The four threshold sets divide the analog value axis into five intervals denoted I1 . . . I5, such that the MSB has the same value within each interval.
Using this division, the MSP determines that the MSB is “0” if the read analog value read from the cell falls within interval I2 or I4, and “1” if the analog value falls within interval I1, I3 or I5. In order to compute the soft metric of the MSB, the MSP forms groups of four thresholds, with each group containing one threshold from each set. Moving from group to group, each threshold is moved in the direction in which the MSB value transition is from “1” to “0”. For each threshold group, the MSP performs four read operations and checks whether the read value falls in intervals corresponding to “1” or in intervals corresponding to “0”. The MSP counts the number of threshold groups in which the analog value falls in intervals that correspond to MSB=“0” and/or the number of groups in which the analog value falls in intervals that correspond to MSB=“1”. The MSP computes a soft metric based on the counts.
Typically but not necessarily, soft metrics that are based on counting comparison results of a given type assume that the read thresholds are positioned symmetrically around the midpoint between distributions.
Gradually Increasing the Number of Thresholds
The comparison and metric computation operations described above consume both time and computation resources, which grow with the number of thresholds. Therefore, it is sometimes advantageous to use only as many thresholds as needed to successfully reconstruct the data. In some embodiments, the MSP initially attempts to compute the soft metrics and decode the data with a relatively small number of thresholds, and increase their number only when needed.
For example, the MSP may make an initial attempt to decode the ECC using an initial set of read thresholds in which only a single threshold is positioned between each pair of adjacent nominal values (memory states). In these embodiments, the MSP reverts to multiple-threshold decoding upon failure of the initial decoding attempt.
FIG. 8 is a flow chart that schematically illustrates an exemplary method for reading data from analog memory cells by gradually increasing the number of thresholds, in accordance with another embodiment of the present invention. Initially, it is assumed that the MSP attempted to decode a particular codeword stored in a group of memory cells using soft metrics that were obtained using a certain number of thresholds, and that ECC decoding has failed. The metrics are assumed to be based on the count of comparison results, as explained above.
The method begins with the MSP adding one or more additional thresholds to the set of thresholds used, and reading the group of memory cells using the added thresholds, at a threshold addition step 142.
The MSP updates the count of comparison results (i.e., the number of “0” and/or “1” results out of the total), at a count updating step 144. The updated count reflects the comparison results of the previous thresholds as well as of the newly-added thresholds. The MSP then computes the soft metrics based on the updated accumulated count of comparison results, and a metric updating step 146.
In some cases, the MSP may compute the metrics from scratch at each iteration. Alternatively, the MSP may store the metric values and/or comparison result counts from previous iterations, and update them to account for the newly-added comparison results. Generally, the soft metric computed at a given iteration may depend on the current comparison result count, on previous counts and on previous metric values.
The MSP computes soft metrics based on the accumulated count of comparison results, at a metric computation step 146. Any suitable metric computation method can be used, such as the exemplary methods described above. The MSP attempts to decode the codeword using the soft metrics, at an ECC decoding step 148. The MSP checks whether the ECC decoding was successful, at an ECC checking step 150. If successful, the MSP extracts and outputs the data, at a data extraction step 152, and the method terminates.
If, on the other hand, ECC decoding fails, the method loops back to threshold addition step 142 above. The MSP adds one or more additional thresholds to the set of thresholds, computes soft metrics based on the extended set, and attempts to decode the ECC again.
The method of FIG. 8 enables the MSP to use only as many thresholds as needed to successfully decode the ECC. When distortion is not severe, most codewords can be decoded using a small number of thresholds, enabling a high overall or average reading speed.
Alternatively to continuing the iterations until successful decoding of the ECC, the MSP may evaluate any other suitable condition, and stop the iterative process when the condition is met. For example, the MSP may continue to add thresholds until reaching a maximum number of thresholds, or a maximum number of iterations.
In some embodiments, the ECC decoding process may comprise an iterative process. Iterative decoding processes are commonly used to decode codes such as LDPC and turbo codes. In these embodiments, the iterative decoding process is provided with increasingly-improving metrics, which are based on an increasing number of read thresholds. In other words, the iterative decoding process starts decoding using metrics, which are based on a certain initial number of thresholds. Subsequent iterations of the iterative decoding process are provided with metrics that are based on an increasing number of read thresholds, until the iterative decoding process converges to a valid codeword.
Additionally or alternatively to using an ECC in the method of FIG. 8, the MSP may use an error detection code, such as a Cyclic Redundancy Check (CRC) or checksum. In such embodiments, the MSP iteratively adds read thresholds until the error detection code detects no errors. Thus, in the context of the present patent application and in the claims, the term “ECC” is used to address various types of error detection codes, as well. In some embodiments, the MSP may use an error detection code to determine when to stop adding new thresholds, even though the data is encoded using an ECC. This scheme may be advantageous, for example, when the ECC does not provide a reliable indication of decoding success or failure.
The MSP may use various methods and criteria for selecting how many thresholds to add at each iteration, and in which order. For example, thresholds can be added two at a time, gradually moving away from the initial threshold position in both directions. In other words, assuming the MSP initially attempts to use a threshold denoted T and that the thresholds are spaced at regular intervals of Δ, the threshold sets in the first four iterations are:
{T, T+Δ, T−Δ}
{T, T+Δ, T−2Δ, T−2Δ}
{T, T+Δ, T−Δ, T+2Δ, T-2Δ, T+3Δ, T−3Δ}
{T, T+Δ, T−Δ, T+2Δ, T−2Δ, T+3Δ, T−3Δ, T+4Δ, T−4Δ}
Metric Normalization and Interference Cancellation
When computing soft metrics that depend on varying numbers of thresholds, such as in the method of FIG. 8 above, the possible range of metric values may vary with the number of thresholds used. For example, when the soft metric comprises the count of comparison results, the metric values based on three thresholds will be in the range [0 . . . 3], whereas metric values based on five thresholds will be in the range [0 . . . 5]. This effect is generally undesirable. In other words, it is generally desired to provide the ECC decoder with metrics, which use the same dynamic range for quantifying confidence or certainty, regardless of the number of threshold comparisons on which the metric is based.
In some embodiments, the MSP normalizes the soft values read from the memory cells based on the number of thresholds. For example, the MSP may apply bit extension to the values to reach a certain constant number of bits, e.g., five-bits. For example, the bit-extended value may be given by
ExtendedValue = { 0 Val = 0 MaxVal Val = N Val + MaxVal - N 2 0 < Val < N } [ 3 ] wherein Val denotes the input soft value and N denotes the number of thresholds used to evaluate Val. Max Val denotes the maximum value of the bit-extended soft value, e.g., 31 for five-bit representation. Alternatively, the MSP may apply any other suitable data scaling mechanism.
In some embodiments, the MSP has information regarding the level of distortion or interference in the memory cells being read. Various methods can be used to estimate interference levels in memory cells. Exemplary methods are described in PCT Patent Application PCT/IL2007/000580, cited above and in PCT Patent Application PCT/IL2007/000576, entitled “Distortion Estimation and Cancellation in Memory Devices,” filed May 10, 2007, and PCT Patent Application PCT/IL2007/001059, entitled “Estimation of Non-Linear Distortion in Memory Devices,” filed Aug. 27, 2007, whose disclosures are incorporated herein by reference.
When an estimate of the interference is available to the MSP, the MSP may add the effect of the interference to the soft values, or otherwise modify the soft values based on the estimated interference, before these values are provided to the ECC decoder.
FIG. 9 is a diagram that schematically illustrates a process for reading data from analog memory cells, which involves data scaling and interference cancellation, in accordance with yet another embodiment of the present invention. Although the configuration of FIG. 9 is used to demonstrate both interference cancellation and scaling, each mechanism may be carried out with or without the other.
In the process of FIG. 9, a scaling module 154 accepts the conditionally-inverted soft values read from the memory cells (e.g., the outputs of XOR circuit 134 of FIG. 7 above). Module 154 also accepts an indication of the iteration number and/or the number of thresholds that are currently used. Module 154 applies bit extension or other scaling to the input soft values. The amount of scaling depends on the input iteration number.
The scaled soft values are provided to an interference cancellation module 156, which also accepts estimates of the interference level in the respective memory cells. Module 156 subtracts or otherwise cancels out the interference estimates from the corresponding soft values, to produce soft values that are properly scaled and contain reduced levels of interference. The soft values are provided to a metric computation module 158, which computes the soft metrics and provides them to the ECC decoder.
Trading-Off Threshold Comparisons and Interference Estimation
Re-reading cells with additional thresholds and estimating the interference from neighboring memory cells are two operations that on one hand improve the reading performance, and on the other hand consume time and computational power. In some embodiments, the MSP may combine the two operations and trade-off one operation for another. For example, the MSP may determine at each iteration whether it is preferable to refine the decoding accuracy by re-reading the current page using an additional threshold, or to refine the interference estimation by reading (or re-reading) a group of interfering cells.
FIG. 10 is a flow chart that schematically illustrates a method for reading data from analog memory cells that involves trading-off re-reading and interference estimation, in accordance with another embodiment of the present invention.
The method begins with the MSP reading a page of memory cells, at a reading step 160. At each cycle of the process, the MSP may select to either (1) re-read the desired page using an additional threshold, or (2) read a page of interfering cells. The MSP may apply various policies or heuristics in determining which of the two actions to take at each cycle. The MSP may read different groups of interfering cells at different cycles.
For example, the MSP may alternate between the two operations, thus adding a threshold every two cycles and estimating interference every two cycles. Alternatively, the MSP may choose which action to take based on the estimated level of the distortion. For example, if recent interference estimations indicate that the level of interference is low, the MSP may give precedence to adding threshold comparisons, and refine the interference estimation at larger intervals. Further alternatively, the decision may depend on the type of page being read. For example, even- and odd-order pages may experience different interference levels, and the MSP may apply different decision logic for different page types. Pages located on the last word line in a block may also experience different interference levels and may be treated differently. Since the interference may depend on the order in which the pages were written, different trade-offs may apply to higher- and lower-number pages within a word line.
In some cases, memory cells within the desired page may cause interference to one another. Thus, the group of interfered cells and the group of interfering cells may sometimes overlap.
Based on the updated information, the MSP subtracts the interference estimation from the read soft values, at an interference cancellation step 162, and computes the soft metrics, at a metric calculation step 164. The MSP then decodes the ECC, at a decoding step 166, and checks whether ECC decoding was successful, at a success checking step 168.
If the ECC was decoded successfully, the method terminates, at a success termination step 170, and the MSP typically extracts and outputs the data. Otherwise, the MSP checks whether the number of iterations (cycles) exceeds a predetermined maximum number, at an iteration number checking step 172. If the maximum number of iterations was exceeded, the method terminates without successfully reading the data, at an error termination step 174. Otherwise, the method loops back to reading step 160 above, and the MSP again determines whether to add another threshold or refine the interference estimation in the next cycle.
In both iterative methods of FIGS. 8 and 10 above, the MSP may select the number of new thresholds that are added at a particular iteration based on the values read from the cells or the data represented by these values. For example, when the MSP detects severe ECC failure or an exceptionally high level of interference, it may decide to add a high number of thresholds. The MSP may also determine the values (i.e., positions) of the new thresholds based on the read values or read data. For example, the values of new thresholds that are added in response to ECC failure may be different from the values of thresholds added in response to high interference.
Performing Multiple Read Operations Internally to the Memory Device
When using the methods and systems described above, the multiple comparison results associated with the multiple thresholds are typically communicated from memory device 24 to MSP 52. The resulting communication bandwidth between the memory device and the MSP may become prohibitive, especially when using a large number of threshold sets and/or when the number of nominal levels per memory cell is high. In some practical cases, the communication bandwidth over the interface between the MSP and the memory device may become the limiting factor that determines the memory access speed of system 20. This effect becomes even more severe when a single MSP 52 is connected to multiple memory devices 24.
In alternative embodiments of the present invention, some of the re-reading functions are carried out internally to the memory device, so as to reduce the communication bandwidth between the memory device and the MSP.
FIG. 11 is a block diagram that schematically illustrates a system 200 for memory signal processing, in accordance with an alternative embodiment of the present invention. In the exemplary embodiment of FIG. 11, multiple memory devices 204 are connected to an MSP 208 over an external bus 212. Each memory device 204 comprises a memory cell array 216 and a R/W unit 220, which are similar to array 28 and R/W unit 40 of FIG. 1 above, respectively.
Unlike the embodiment shown in FIG. 1 above, each memory device 204 comprises a threshold setting and metric calculation unit 224, also referred to as “metric calculation unit” for brevity. Unit 224 is connected to R/W unit 220 by an internal bus 228. When the memory device accepts a request to retrieve data from a group of memory cells (e.g., a page), unit 224 controls R/W unit 220 to set the appropriate threshold values and read the memory cells using the thresholds, such as using any of the methods described above. The R/W unit carries out the multiple comparison operations and sends the corresponding comparison results to unit 224. Unit 224 computes the soft metrics based on the comparison results, and sends the metric values over external bus 212 to MSP 208.
MSP 208 comprises an ECC decoder 232. The ECC decoder accepts the soft metrics sent from unit 224 of memory device 204 and decodes the ECC based on the metrics. The MSP typically outputs the decoded data to the host system. When MSP 208 controls multiple memory devices 204, a single ECC decoder may decodes the data sent from all the memory devices. Alternatively, multiple ECC decoders may be used.
When using the configuration of FIG. 11, the communication bandwidth between the MSP and the memory device is significantly reduced in comparison with the configuration of FIG. 1 above, since individual comparison results are not communicated to the MSP. Instead, unit 224 sends the soft metric values, typically comprising a single value for each read memory cell. The large communication bandwidth needed to communicate the multiple comparison results is confined to internal bus 228, i.e., internally to the memory device. A high bandwidth bus of this sort is considerably simpler to implement internally to the memory device than between separate devices. Moreover, the traffic over the internal bus comprises only the traffic generated by the particular memory device, regardless of the number of memory devices controlled by the MSP.
The functional partitioning between R/W unit 220 and metric calculation unit 224 is an exemplary partitioning, which is chosen purely for the sake of conceptual clarity. In alternative embodiments, the reading, threshold comparison, threshold setting and metric computation functions can be partitioned in any other way, as desired. Thus, R/W unit 220, internal bus 228 and metric calculation unit 224 are collectively regarded as a reading circuit, which reads the analog memory cell and produces soft metrics.
As noted above, the soft metric computation sometimes takes into account estimation and cancellation of the interference in the read memory cells. In some embodiments, the interference estimation and cancellation functionality can also be carried out by the reading circuit internally to memory device 204, e.g., by unit 224. In these embodiments, unit 224 sends to the MSP soft metrics, in which the interference is already taken into account. Some aspects of carrying out signal processing functions internally to the memory device are described in U.S. Provisional Patent Application 60/917,653, cited above.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4556961May 19, 1982Dec 3, 1985Tokyo Shibaura Denki Kabushiki KaishaSemiconductor memory with delay means to reduce peak currentsUS4558431Dec 12, 1983Dec 10, 1985Nec CorporationMemory system for storing analog informationUS4661929Dec 24, 1984Apr 28, 1987Hitachi, Ltd.Semiconductor memory having multiple level storage structureUS4768171Jun 20, 1985Aug 30, 1988Nec CorporationMemory circuit having a plurality of cell arraysUS4811285Jan 11, 1988Mar 7, 1989The Board Of Trustees Of The Leland Stanford Junior UniversityAnalog storage integrated circuitUS4899342Feb 1, 1988Feb 6, 1990Thinking Machines CorporationMethod and apparatus for operating multi-unit array of memoriesUS4910706Aug 4, 1983Mar 20, 1990Hyatt Gilbert PAnalog memory for storing digital informationUS4993029Mar 13, 1989Feb 12, 1991International Business Machines CorporationMethod and apparatus for randomizing data in a direct access storage deviceUS5056089Feb 6, 1989Oct 8, 1991Mitsubishi Denki Kabushiki KaishaMemory deviceUS5077722Jan 6, 1989Dec 31, 1991Convex Computer CorporationDisk drive insertion and removal interlockUS5126808Oct 23, 1989Jun 30, 1992Advanced Micro Devices, Inc.Flash EEPROM array with paged erase architectureUS5163021Jul 22, 1991Nov 10, 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS5172338Apr 11, 1990Dec 15, 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS5191584Feb 20, 1991Mar 2, 1993Micropolis CorporationMass storage array with efficient parity calculationUS5200959Oct 17, 1989Apr 6, 1993Sundisk CorporationDevice and method for defect handling in semi-conductor memoryUS5237535Oct 9, 1991Aug 17, 1993Intel CorporationMethod of repairing overerased cells in a flash memoryUS5272669Feb 20, 1991Dec 21, 1993Sundisk CorporationMethod and structure for programming floating gate memory cellsUS5276649Aug 12, 1991Jan 4, 1994Mitsubishi Denki Kabushiki KaishaDynamic-type semiconductor memory device having staggered activation of column groupsUS5287469Dec 27, 1989Feb 15, 1994Nec CorporationElectrically erasable and programmable non-volatile memory (EEPROM), wherein write pulses can be interrupted by subsequently received read requestsUS5365484Aug 23, 1993Nov 15, 1994Advanced Micro Devices, Inc.Independent array grounds for flash EEPROM array with paged erase architechtureUS5388064Nov 26, 1991Feb 7, 1995Information Storage Devices, Inc.Programmable non-volatile analog voltage source devices and methodsUS5416646Nov 12, 1993May 16, 1995Kabushiki Kaisha ToshibaData recording and reproducing apparatus having read/write circuit with programmable parameter meansUS5416782Oct 30, 1992May 16, 1995Intel CorporationMethod and apparatus for improving data failure rate testing for memory arraysUS5473753Oct 30, 1992Dec 5, 1995Intel CorporationMethod of managing defects in flash disk memoriesUS5479170Nov 2, 1993Dec 26, 1995California Institute Of TechnologyMethod and apparatus for long-term multi-valued storage in dynamic analog memoryUS5508958Sep 29, 1994Apr 16, 1996Intel CorporationMethod and apparatus for sensing the state of floating gate memory cells by applying a variable gate voltageUS5519831Jun 1, 1994May 21, 1996Intel CorporationNon-volatile disk cacheUS5532962Mar 21, 1995Jul 2, 1996Sandisk CorporationSoft errors handling in EEPROM devicesUS5541886Dec 27, 1994Jul 30, 1996Intel CorporationMethod and apparatus for storing control information in multi-bit non-volatile memory arraysUS5600677Jan 16, 1996Feb 4, 1997Zenith Electronics CorporationTrellis coded modulation system for digital television signalUS5657332Mar 20, 1995Aug 12, 1997Sandisk CorporationSoft errors handling in EEPROM devicesUS5675540Jan 22, 1996Oct 7, 1997Micron Quantum Devices, Inc.Non-volatile memory system having internal data verification test modeUS5682352 *Feb 8, 1996Oct 28, 1997Invoice Technology, Inc.Digital testing of analog memory devicesUS5696717Oct 15, 1996Dec 9, 1997Samsung Electronics Co., Ltd.Nonvolatile integrated circuit memory devices having adjustable erase/program threshold voltage verification capabilityUS5726649Aug 29, 1995Mar 10, 1998Yamaha CorporationControl device suitable for use in an apparatus for reproducing video, audio and accompanying charactersUS5742752Dec 29, 1995Apr 21, 1998Symbios Logic Inc.Method for performing a RAID stripe write operation using a drive XOR command setUS5751637Mar 12, 1996May 12, 1998Macronix International Co., Ltd.Automatic programming algorithm for page mode flash memory with variable programming pulse height and pulse widthUS5761402Sep 27, 1994Jun 2, 1998Hitachi, Ltd.Array type disk system updating redundant data asynchronously with data accessUS5801985Jul 28, 1995Sep 1, 1998Micron Technology, Inc.Memory system having programmable control parametersUS5838832Apr 3, 1995Nov 17, 1998Iterated Systems, Inc.Method and system for representing a data set with a data transforming function and data maskUS5860106Jul 13, 1995Jan 12, 1999Intel CorporationMethod and apparatus for dynamically adjusting power/performance characteristics of a memory subsystemUS5867114Feb 29, 1996Feb 2, 1999Mitel CorporationMethod and apparatus for performing data compressionUS5867429Nov 19, 1997Feb 2, 1999Sandisk CorporationHigh density non-volatile flash memory without adverse effects of electric field coupling between adjacent floating gatesUS5877986Dec 29, 1997Mar 2, 1999Sandisk CorporationMulti-state Flash EEprom system on a card that includes defective cell substitutionUS5901089Apr 2, 1998May 4, 1999Agate Semiconductor, Inc.Stabilization circuits and techniques for storage and retrieval of single or multiple digital bits per memory cellUS5909449Sep 8, 1997Jun 1, 1999Invox TechnologyMultibit-per-cell non-volatile memory with error detection and correctionUS5912906Jun 23, 1997Jun 15, 1999Sun Microsystems, Inc.Method and apparatus for recovering from correctable ECC errorsUS5930167Jul 30, 1997Jul 27, 1999Sandisk CorporationMulti-state non-volatile flash memory capable of being its own two state write cacheUS5937424Feb 27, 1997Aug 10, 1999Intel CorporationMethod and apparatus for suspending the writing of a nonvolatile semiconductor memory with program suspend commandUS5942004Oct 31, 1995Aug 24, 1999Stmicroelectronics, S.R.L.Device and a method for storing data and corresponding error-correction informationUS5969986Jun 23, 1998Oct 19, 1999Invox TechnologyHigh-bandwidth read and write architectures for non-volatile memoriesUS5991517Dec 20, 1996Nov 23, 1999Sandisk CorporationFlash EEprom system with cell by cell programming verificationUS5995417Oct 20, 1998Nov 30, 1999Advanced Micro Devices, Inc.Scheme for page erase and erase verify in a non-volatile memory arrayUS6009014Jun 3, 1998Dec 28, 1999Advanced Micro Devices, Inc.Erase verify scheme for NAND flashUS6034891Dec 1, 1997Mar 7, 2000Micron Technology, Inc.Multi-state flash memory defect managementUS6040993Feb 23, 1998Mar 21, 2000Macronix International Co., Ltd.Method for programming an analog/multi-level flash EEPROMUS6041430Nov 3, 1997Mar 21, 2000Sun Microsystems, Inc.Error detection and correction code for data and check code fieldsUS6073204Apr 23, 1997Jun 6, 2000Micron Technology, Inc.Memory system having flexible architecture and methodUS6101614Oct 21, 1997Aug 8, 2000Intel CorporationMethod and apparatus for automatically scrubbing ECC errors in memory via hardwareUS6128237Dec 6, 1999Oct 3, 2000Micron Technology, Inc.Method and apparatus for enhancing the performance of semiconductor memory devicesUS6134140May 14, 1998Oct 17, 2000Kabushiki Kaisha ToshibaNonvolatile semiconductor memory device with soft-programming to adjust erased state of memory cellsUS6134143Nov 19, 1999Oct 17, 2000Micron Technology, Inc.Multi-state flash memory defect managementUS6134631Oct 31, 1996Oct 17, 2000Hyundai Electronics America, Inc.Non-volatile memory with embedded programmable controllerUS6141261Dec 31, 1999Oct 31, 2000Patti; RobertDRAM that stores multiple bits per storage cellUS6166962Jun 24, 1999Dec 26, 2000Amic Technology, Inc.Circuit and method for conditioning flash memory arrayUS6178466Jun 12, 1998Jan 23, 2001Unisys CorporationSystem for maximizing bandpass on an interface directly coupling two units where the interface has independently operative data and address interconnections, and computer sysem employing same.US6185134Dec 8, 1999Feb 6, 2001Kabushiki Kaisha ToshibaFlash memory control method, flash memory system using the control method and flash memory device using the control methodUS6209113Sep 1, 1998Mar 27, 2001Micron Technology, Inc.Method and apparatus for performing error correction on data read from a multistate memoryUS6212654Jul 22, 1997Apr 3, 2001Lucent Technologies Inc.Coded modulation for digital storage in analog memory devicesUS6219276Feb 25, 2000Apr 17, 2001Advanced Micro Devices, Inc.Multilevel cell programmingUS6219447Feb 20, 1998Apr 17, 2001Samsung Electronics Co., Ltd.Method and circuit for extracting histogram and cumulative distribution function for image enhancement apparatusUS6222762Aug 7, 1997Apr 24, 2001Sandisk CorporationMulti-state memoryUS6230233Sep 13, 1991May 8, 2001Sandisk CorporationWear leveling techniques for flash EEPROM systemsUS6240458Dec 22, 1998May 29, 2001Unisys CorporationSystem and method for programmably controlling data transfer request rates between data sources and destinations in a data processing systemUS6275419Oct 13, 2000Aug 14, 2001Sandisk CorporationMulti-state memoryUS6279069Dec 26, 1996Aug 21, 2001Intel CorporationInterface for flash EEPROM memory arraysUS6288944May 23, 2000Sep 11, 2001Fujitsu LimitedNAND type nonvolatile memory with improved erase-verify operationsUS6292394Jun 29, 2000Sep 18, 2001Saifun Semiconductors Ltd.Method for programming of a semiconductor memory cellUS6301151Aug 9, 2000Oct 9, 2001Information Storage Devices, Inc.Adaptive programming method and apparatus for flash memory analog storageUS6304486Dec 20, 1999Oct 16, 2001Fujitsu LimitedSensing time control device and methodUS6307776Oct 6, 2000Oct 23, 2001Sandisk CorporationMulti-bit-per-cell flash EEPROM memory with refreshUS6317363Oct 13, 2000Nov 13, 2001Sandisk CorporationMulti-state memoryUS6317364Oct 13, 2000Nov 13, 2001Sandisk CorporationMulti-state memoryUS6345004Dec 26, 2000Feb 5, 2002Mitsubishi Denki Kabushiki KaishaRepair analysis circuit for redundancy, redundant repairing method, and semiconductor deviceUS6360346Aug 26, 1998Mar 19, 2002Sony CorporationStorage unit, method of checking storage unit, reading and writing methodUS6363008Feb 17, 2000Mar 26, 2002Multi Level Memory TechnologyMulti-bit-cell non-volatile memory with maximized data capacityUS6363454Apr 18, 2000Mar 26, 2002Micron Technology, Inc.Memory system having flexible architecture and methodUS6366496Aug 2, 2000Apr 2, 2002Stmicroelectronics S.R.L.Method for programming multi-level non-volatile memories by controlling the gate voltageUS6396742Jul 28, 2000May 28, 2002Silicon Storage Technology, Inc.Testing of multilevel semiconductor memoryUS6397364Nov 10, 1998May 28, 2002Mordecai BarkanDigital data representation for multi-bit data storage and transmissionUS6405323Mar 30, 1999Jun 11, 2002Silicon Storage Technology, Inc.Defect management for interface to electrically-erasable programmable read-only memoryUS6418060Jan 3, 2002Jul 9, 2002Ememory Technology Inc.Method of programming and erasing non-volatile memory cellsUS6442585Nov 26, 1997Aug 27, 2002Compaq Computer CorporationMethod for scheduling contexts based on statistics of memory system interactions in a computer systemUS6456528Sep 17, 2001Sep 24, 2002Sandisk CorporationSelective operation of a multi-state non-volatile memory system in a binary modeUS6466476Jan 18, 2001Oct 15, 2002Multi Level Memory TechnologyData coding for multi-bit-per-cell memories having variable numbers of bits per memory cellUS6467062Nov 10, 1998Oct 15, 2002Mordecai BarkanDigital data (multi-bit) storage with discrete analog memory cellsUS6469931Jul 2, 2001Oct 22, 2002M-Systems Flash Disk Pioneers Ltd.Method for increasing information content in a computer memoryUS6522580Jun 27, 2001Feb 18, 2003Sandisk CorporationOperating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data statesUS6525952Apr 8, 2002Feb 25, 2003Sony CorporationRecording system, data recording apparatus, memory apparatus, and data recording methodUS6532556Jan 27, 2000Mar 11, 2003Multi Level Memory TechnologyData management for multi-bit-per-cell memoriesUS7039846 *May 28, 2003May 2, 2006Comtech Telecommunications Corp.Enhanced turbo product code decoder system utilizing a codeword organization method* Cited by examinerNon-Patent CitationsReference1"How to Resolve "Bad Super Block: Magic Number Wrong" in BSD", Free Online Articles Director Article Base, posted Sep. 5, 2009.2Agrell et al., "Closest Point Search in Lattices", IEEE Transactions on Information Theory, vol. 48, No. 8, pp. 2201-2214, Aug. 2002.3Bez et al., in "Introduction to Flash Memory," Proceedings of the IEEE, vol. 91, No. 4, Apr. 2003, pp. 489-502.4Blahut, R.E., "Theory and Practice of Error Control Codes," Addison-Wesley, May 1984, section 3.2, pp. 47-48.5Chang, L., "Hybrid Solid State Disks: Combining Heterogeneous NAND Flash in Large SSDs", ASPDAC, Jan. 2008.6Chinese Application # 200780026181.3 Official Action dated Apr. 8, 2011.7Cho et al., "Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution," IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, Feb. 5-7, 2001, pp. 28-29 and 424.8Compaq et al., "Universal Serial Bus Specification", revision 2.0, Apr. 27, 2000.9Databahn(TM), "Flash memory controller IP", Denali Software, Inc., 1994 https://www.denali.com/en/products/databahn-flash.jsp.10Databahn™, "Flash memory controller IP", Denali Software, Inc., 1994 https://www.denali.com/en/products/databahn—flash.jsp.11Datalight, Inc., "FlashFX Pro 3.1 High Performance Flash Manager for Rapid Development of Reliable Products", Nov. 16, 2006.12Duann, N., Silicon Motion Presentation "SLC & MLC Hybrid", Flash Memory Summit, Santa Clara, USA, Aug. 2008.13Eital et al., "Can NROM, a 2-bit, Trapping Storage NVM Cell, Give a Real Challenge to Floating Gate Cells?" Proceedings of the 1999 International Conference on Solid State Devices and Materials (SSDM), Tokyo, Japan, Sep. 21-24, 1999, pp. 522-524.14Eitan et al., "Multilevel Flash Cells and their Trade-Offs," Proceedings of the 1996 IEEE International Electron Devices Meeting (IEDM)5 New Yor, NY, pp. 169-172.15Engh et al., "A self adaptive programming method with 5 mV accuracy for multi-level storage in FLASH", pp. 115-118, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, May 12-15, 2002.16Engineering Windows 7, "Support and Q&A for Solid-State Drives", e7blog, May 5, 2009.17Goodman et al., "On-Chip ECC for Multi-Level Random Access Memories," Proceedings of the IEEE/CAM Information Theory Workshop, Ithaca, USA, Jun. 25-29, 1989.18Gotou, H., "An Experimental Confirmation of Automatic Threshold Voltage Convergence in a Flash Memory Using Alternating Word-Line Voltage Pulses", IEEE Electron Device Letters, vol. 18, No. 10, pp. 503-505, Oct. 1997.19Han et al., "An Intelligent Garbage Collection Algorithm for Flash Memory Storages", Computational Science and Its Applications-ICCSA 2006, vol. 3980/2006, pp. 1019-1027, Springer Berlin / Heidelberg, Germany, May 11, 2006.20Han et al., "CATA: A Garbage Collection Scheme for Flash Memory File Systems", Ubiquitous Intelligence and Computing, vol. 4159/2006, pp. 103-112, Springer Berlin / Heidelberg, Aug. 25, 2006.21Han et al., "An Intelligent Garbage Collection Algorithm for Flash Memory Storages", Computational Science and Its Applications—ICCSA 2006, vol. 3980/2006, pp. 1019-1027, Springer Berlin / Heidelberg, Germany, May 11, 2006.22Hong et al., "NAND Flash-based Disk Cache Using SLC/MLC Combined Flash Memory", 2010 International Workshop on Storage Network Architecture and Parallel I/Os, pp. 21-30, USA, May 3, 2010.23Horstein, "On the Design of Signals for Sequential and Nonsequential Detection Systems with Feedback," IEEE Transactions on Information Theory IT-12:4 (Oct. 1966), pp. 448-455.24Huffman, A., "Non-Volatile Memory Host Controller Interface (NVMHCI)", Specification 1.0, Apr. 14, 2008.25International Application PCT/IL2007/000575 Patentability report dated Mar. 26, 2009.26International Application PCT/IL2007/000575 Search Report dated May 30, 2008.27International Application PCT/IL2007/000576 Patentability Report dated Mar. 19, 2009.28International Application PCT/IL2007/000576 Search Report dated Jul. 7, 2008.29International Application PCT/IL2007/000579 Patentability report dated Mar. 10, 2009.30International Application PCT/IL2007/000579 Search report dated Jul. 3, 2008.31International Application PCT/IL2007/000580 Patentability Report dated Mar. 10, 2009.32International Application PCT/IL2007/000580 Search Report dated Sep. 11, 2008.33International Application PCT/IL2007/000581 Patentability Report dated Mar. 26, 2009.34International Application PCT/IL2007/000581 Search Report dated Aug. 25, 2008.35International Application PCT/IL2007/001059 Patentability report dated Apr. 19, 2009.36International Application PCT/IL2007/001059 Search report dated Aug. 7, 2008.37International Application PCT/IL2007/001315 Patentability Report dated May 5, 2009.38International Application PCT/IL2007/001315 search report dated Aug. 7, 2008.39International Application PCT/IL2007/001316 Patentability Report dated May 5, 2009.40International Application PCT/IL2007/001316 Search report dated Jul. 22, 2008.41International Application PCT/IL2007/001488 Search report dated Jun. 20, 2008.42International Application PCT/IL2008/000329 Search report dated Nov. 25, 2008.43International Application PCT/IL2008/000519 Search report dated Nov. 20, 2008.44International Application PCT/IL2008/001188 Search Report dated Jan. 28, 2009.45International Application PCT/IL2008/001356 Search Report dated Feb. 3, 2009.46International Application PCT/IL2008/001446 Search report dated Feb. 20, 2009.47Jedec Standard JESD84-C44, "Embedded MultiMediaCard (e.MMC) Mechanical Standard, with Optional Reset Signal", Jedec Solid State Technology Association, USA, Jul. 2009.48Jedec Standard JESD84-C44, "Embedded MultiMediaCard (e•MMC) Mechanical Standard, with Optional Reset Signal", Jedec Solid State Technology Association, USA, Jul. 2009.49Jedec, "UFS Specification", version 0.1, Nov. 11, 2009.50Jung, et al., in "A 117 mm 3.3V Only 128Mb Multilevel NAND Flash Memory for Mass Storage Applications," IEEE Journal of Solid State Circuits, (11:31), Nov. 1996, pp. 1575-1583.51Kang et al., "A Superblock-based Flash Translation Layer for NAND Flash Memory", Proceedings of the 6th ACM & IEEE International Conference on Embedded Software, pp. 161-170, Seoul, Korea, Oct. 22-26, 2006.52Kawaguchi et al. 1995. A flash-memory based file system. In Proceedings of the USENIX 1995 Technical Conference , New Orleans, Louisiana. 155-164.53Kim and Koh in "Future Memory Technology including Emerging New Memories," Proceedings of the 24 International Conference on Microelectronics (MIEL), Nis, Serbia and Montenegro, May 16-19, 2004, vol. 1, pp. 377-384.54Lee, et al., Effects of Floating Gate Interference on NAND Flash Memory Cell Operation, IEEE Electron Device Letters, (23:5), May 2002, pp. 264-266.55Maayan et al., in "A 512 Mb NROM Flash Data Storage Memory with 8 MB/s Data Rate", Proceedings of the 2002 IEEE International Solida-State Circuits Conference (ISSCC 2002), San Francisco, California, Feb. 3-7, 2002, pp. 100-101.56Micron Technology Inc., "Memory Management in NAND Flash Arrays", Technical Note, year 2005.57Mielke et al., "Recovery Effects in the Distributed Cycling of Flash Memories", IEEE 44th Annual International Reliability Physics Symposium, pp. 29-35, San Jose, USA, Mar. 2006.58Numonyx, "M25PE16: 16-Mbit, page-erasable serial flash memory with byte-alterability, 75 MHz SPI bus, standard pinout", Apr. 2008.59Onfi, "Open NAND Flash Interface Specification," revision 1.0, Dec. 28, 2006.60Panchbhai et al., "Improving Reliability of NAND Based Flash Memory Using Hybrid SLC/MLC Device", Project Proposal for CSci 8980-Advanced Storage Systems, University of Minnesota, USA, Spring 2009.61Panchbhai et al., "Improving Reliability of NAND Based Flash Memory Using Hybrid SLC/MLC Device", Project Proposal for CSci 8980—Advanced Storage Systems, University of Minnesota, USA, Spring 2009.62Park et al., "Sub-Grouped Superblock Management for High-Performance Flash Storages", IEICE Electronics Express, vol. 6, No. 6, pp. 297-303, Mar. 25, 2009.63Perlmutter et al., U.S. Appl. No. 12/388,528 "Programming of Analog Memory Cells Using a Single Programming Pulse per State Transition" filed on Feb. 19, 2009.64Perlmutter et al., U.S. Appl. No. 12/390,522 "Programming Analog Memory Cells for Reduced Variance After Retention" filed on Feb. 23, 2009.65Perlmutter et al., U.S. Appl. No. 12/397,368 "Efficient Readout from Analog Memory Cells Using Data Compression" filed on Mar. 4, 2009.66Perlmutter et al., U.S. Appl. No. 12/405,275 "Memory Device with Multiple-Accuracy Read Commands" filed on Mar. 17, 2009.67Phison Electronics Corporation, "PS8000 Controller Specification (for SD Card)", revision 1.2, Document No. S-07018, Mar. 28, 2007.68SD Group and SD Card Association, "SD Specifications Part 1 Physical Layer Specification", version 3.01, draft 1.00, Nov. 9, 2009.69Serial ATA International Organization, "Serial ATA Revision 3.0 Specification", Jun. 2, 2009.70Shalvi et al., U.S. Appl. No. 12/251,471 "Compensation for Voltage Drifts in Analog Memory Cells" filed on Oct. 15, 2008.71Shalvi et al., U.S. Appl. No. 12/822,207 "Adaptive Over-Provisioning in Memory Systems" filed on Jun. 24, 2010.72Shalvi, et al., "Signal Codes," Proceedings of the 2003 IEEE Information Theory Workshop (ITW'2003), Paris, France, Mar. 31-Apr. 4, 2003.73Shiozaki, A., "Adaptive Type-II Hybrid Broadcast ARQ System", IEEE Transactions on Communications, vol. 44, Issue 4, pp. 420-422, Apr. 1996.74Sommer, N., U.S. Appl. No. 12/171,797 "Memory Device with Non-Uniform Programming Levels" filed on Jul. 11, 2008.75Sommer, N., U.S. Appl. No. 12/364,531 "Parameter Estimation Based on Error Correction Code Parity Check Equations" filed on Feb. 3, 2009.76ST Microelectronics, "Bad Block Management in NAND Flash Memories", Application note AN-1819, Geneva, Switzerland, May 2004.77ST Microelectronics, "Wear Leveling in Single Level Cell NAND Flash Memories," Application note AN-1822 Geneva, Switzerland, Feb. 2007.78Suh et al., "A 3.3V 32Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme", IEEE Journal of Solid-State Circuits, vol. 30, No. 11, pp. 1149-1156, Nov. 1995.79Super User Forums, "SD Card Failure, can't read superblock", posted Aug. 8, 2010.80Takeuchi et al., "A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories", IEEE Journal of Solid State Circuits, vol. 33, No. 8, Aug. 1998.81Takeuchi et al., in "A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories," IEEE Journal of Solid-State Circuits, (33:8), Aug. 1998, pp. 1228-1238.82U.S. Appl. No. 11/945,575 Official Action dated Aug. 24, 2010.83U.S. Appl. No. 11/949,135 Official Action dated Oct. 2, 2009.84U.S. Appl. No. 11/957,970 Official Action dated May 20, 2010.85U.S. Appl. No. 11/995,801 Official Action dated Oct. 15, 2010.86U.S. Appl. No. 12/019,011 Official Action dated Nov. 20, 2009.87U.S. Appl. No. 12/045,520 Official Action dated Nov. 16, 2010.88U.S. Appl. No. 12/171,797 Official Action dated Aug. 25, 2010.89U.S. Appl. No. 12/251,471 Official Action dated Jan. 3, 2011.90U.S. Appl. No. 12/388,528 Official Action dated Nov. 29, 2010.91U.S. Appl. No. 12/497,707 Official Action dated Sep. 15, 2010.92U.S. Appl. No. 12/534,898 Official Action dated Mar. 23, 2011.93U.S. Appl. No. 12/880,101 "Reuse of Host Hibernation Storage Space by Memory Controller", filed on Sep. 12, 2010.94U.S. Appl. No. 12/890,724 "Error Correction Coding Over Multiple Memory Pages", filed on Sep. 27, 2010.95U.S. Appl. No. 12/963,649, filed Dec. 9, 2010.96U.S. Appl. No. 12/987,174, filed Jan. 10, 2011.97U.S. Appl. No. 12/987,175, filed Jan. 10, 2011.98U.S. Appl. No. 13/021,754, filed Feb. 6, 2011.99U.S. Appl. No. 13/047,822 filed Mar. 15, 2011.100U.S. Appl. No. 13/069,406 filed Mar. 23, 2011.101U.S. Appl. No. 13/088,361 filed Apr. 17, 2011.102U.S. Appl. No. 60/863,506 (Oct. 30, 2006).103U.S. Appl. No. 60/867,399 (Nov. 28, 2006).104U.S. Appl. No. 60/892,869 (Mar. 4, 2007).105U.S. Appl. No. 60/894,456 (Mar. 13, 2007).106U.S. Appl. No. 60/917,653 (May 12, 2007).107U.S. Appl. No. 60/950,884 (Jul. 20, 2007).108U.S. Appl. No. 60/951,215 (Jul. 22, 2007).109UBUNTU Forums, "Memory Stick Failed IO Superblock", posted Nov. 11, 2009.110US 7,161,836, 01/2007, Wan et al. (withdrawn)111Wu et al., "eNVy: A non-Volatile, Main Memory Storage System", Proceedings of the 6th International Conference on Architectural support for programming languages and operating systems, pp. 86-87, San Jose, USA, 1994.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8225181 *Nov 26, 2008Jul 17, 2012Apple Inc.Efficient re-read operations from memory devicesUS8259506 *Mar 22, 2010Sep 4, 2012Apple Inc.Database of memory read thresholdsUS8339873Apr 27, 2010Dec 25, 2012Bruce Lee MortonMemory device and method thereofUS8385117Sep 15, 2011Feb 26, 2013Kabushiki Kaisha ToshibaSemiconductor memory device and decoding methodUS8458536 *Jun 29, 2009Jun 4, 2013Marvell World Trade Ltd.Data recovery in solid state memory devicesUS8479083Dec 14, 2010Jul 2, 2013Samsung Electronics Co., Ltd.Flash memory devices having multi-bit memory cells therein with improved read reliabilityUS8516354 *May 6, 2010Aug 20, 2013Silicon Motion Inc.Method for reducing uncorrectable errors of a memory device regarding error correction code, and associated memory device and controller thereofUS8553469 *Apr 6, 2011Oct 8, 2013Dell Products L.P.Memory buffer for buffer-on-board applicationsUS8583113 *Dec 6, 2010Nov 12, 2013Ntt Docomo, Inc.Cell selection method and mobile stationUS8595591 *Jul 6, 2011Nov 26, 2013Apple Inc.Interference-aware assignment of programming levels in analog memory cellsUS8607124 *Dec 20, 2010Dec 10, 2013Densbits Technologies Ltd.System and method for setting a flash memory cell read thresholdUS8631310 *Jul 16, 2013Jan 14, 2014Silicon Motion Inc.Method for reducing uncorrectable errors of a memory device regarding error correction code, and associated memory device and controller thereofUS8694854 *Aug 2, 2011Apr 8, 2014Apple Inc.Read threshold setting based on soft readout statisticsUS8769381 *Jun 14, 2012Jul 1, 2014Apple Inc.Efficient re-read operations in analog memory cell arraysUS8773904Aug 27, 2012Jul 8, 2014Apple Inc.Optimized threshold search in analog memory cellsUS8782497 *Jun 14, 2012Jul 15, 2014Apple Inc.Efficient re-read operations in analog memory cell arraysUS8811074Apr 3, 2012Aug 19, 2014Seagate Technology LlcParametric tracking to manage read disturbed dataUS8839075 *Oct 28, 2013Sep 16, 2014Apple Inc.Interference-aware assignment of programming levels in analog memory cellsUS8892966 *Sep 30, 2009Nov 18, 2014Lsi CorporationMethods and apparatus for soft data generation for memory devices using decoder performance feedbackUS8943386 *Feb 11, 2013Jan 27, 2015Sk Hynix Memory Solutions Inc.Generating soft read values which optimize dynamic rangeUS8963938Jan 18, 2013Feb 24, 2015Apple Inc.Modified quality of service (QoS) thresholdsUS8990659 *Jul 14, 2014Mar 24, 2015Apple Inc.Efficient re-read operations in analog memory cell arraysUS8990665Mar 14, 2012Mar 24, 2015Densbits Technologies Ltd.System, method and computer program product for joint search of a read threshold and soft decodingUS9019291Feb 25, 2013Apr 28, 2015Apple Inc.Multiple quality of service (QoS) thresholds or clock gating thresholds based on memory stress levelUS9032263Jun 3, 2013May 12, 2015Marvell World Trade Ltd.Data recovery in solid state memory devicesUS9032269Dec 19, 2011May 12, 2015Sandisk Technologies Inc.Systems and methods of storing dataUS9047213 *Mar 14, 2014Jun 2, 2015Sk Hynix Memory Solutions Inc.Coding architecture for multi-level NAND flash memory with stuck cellsUS9058890Jun 25, 2013Jun 16, 2015Samsung Electronics Co., Ltd.Over-sampling read operation for a flash memory deviceUS9063878Oct 28, 2011Jun 23, 2015Densbits Technologies Ltd.Method, system and computer readable medium for copy backUS9064594 *Sep 30, 2009Jun 23, 2015Seagate Technology LlcMethods and apparatus for soft data generation for memory devices based on performance factor adjustmentUS9064595Nov 25, 2014Jun 23, 2015Sk Hynix Memory Solutions Inc.Storage of read thresholds for NAND flash storage using linear approximationUS9069659Jan 3, 2013Jun 30, 2015Densbits Technologies Ltd.Read threshold determination using reference read thresholdUS20090144600 *Nov 26, 2008Jun 4, 2009Anobit Technologies LtdEfficient re-read operations from memory devicesUS20100017684 *Jun 29, 2009Jan 21, 2010Xueshi YangData recovery in solid state memory devicesUS20110092204 *Dec 6, 2010Apr 21, 2011Ntt Docomo, Inc.Cell selection method and mobile stationUS20110138254 *Jun 9, 2011Tsung-Chieh YangMethod for reducing uncorrectable errors of a memory device regarding error correction code, and associated memory device and controller thereofUS20110161775 *Dec 20, 2010Jun 30, 2011Hanan WeingartenSystem and method for setting a flash memory cell read thresholdUS20110167305 *Sep 30, 2009Jul 7, 2011Haratsch Erich FMethods and Apparatus for Soft Data Generation for Memory Devices Based on Performance Factor AdjustmentUS20110225350 *Sep 30, 2009Sep 15, 2011Burger Jr Harley FMethods and Apparatus for Soft Data Generation for Memory Devices Based Using Reference CellsUS20110239089 *Sep 30, 2009Sep 29, 2011Haratsch Erich FMethods and Apparatus for Soft Data Generation for Memory Devices Using Decoder Performance FeedbackUS20120257459 *Apr 6, 2011Oct 11, 2012Dell Products L.P.Memory buffer for buffer-on-board applicationsUS20130024605 *Jan 24, 2013Sandisk Technologies Inc.Systems and methods of storing dataUS20140052897 *Aug 17, 2012Feb 20, 2014Seagate Technology LlcDynamic formation of garbage collection units in a memoryUS20140056064 *Oct 31, 2013Feb 27, 2014Samsung Electronics Co., Ltd.Memory system and operating method thereofUS20140281791 *Mar 14, 2014Sep 18, 2014Sk Hynix Memory Solutions Inc.Coding architecture for multi-level nand flash memory with stuck cellsUS20140325308 *Jul 14, 2014Oct 30, 2014Apple Inc.Efficient Re-read Operations in Analog Memory Cell ArraysUS20150074487 *Sep 12, 2013Mar 12, 2015Seagate Technology LlcMemory Device with Variable Code RateWO2013101363A1 *Nov 19, 2012Jul 4, 2013Apple Inc.Optimized threshold search in analog memory cellsWO2013112580A1 *Jan 23, 2013Aug 1, 2013Sk Hynix Memory Solutions Inc.Generating soft read values using multiple reads and/or bins* Cited by examinerClassifications U.S. Classification714/719, 714/733International ClassificationG11C29/42, G11C29/50Cooperative ClassificationG11C11/56, G11C27/005, G11C11/5642, G11C8/20, G06F11/1068European ClassificationG11C8/20, G06F11/10M8Legal EventsDateCodeEventDescriptionJan 16, 2008ASAssignmentOwner name: ANOBIT TECHNOLOGIES LTD.,ISRAELFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SOMMER, NAFTALI;SHALVI, OFIR;SOKOLOV, DOTAN;REEL/FRAME:020374/0071Effective date: 20080110Owner name: ANOBIT TECHNOLOGIES LTD., ISRAELFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SOMMER, NAFTALI;SHALVI, OFIR;SOKOLOV, DOTAN;REEL/FRAME:020374/0071Effective date: 20080110May 27, 2011ASAssignmentOwner name: ANOBIT TECHNOLOGIES LTD., ISRAELFree format text: CHANGE OF ADDRESS OF ASSIGNEE;ASSIGNOR:ANOBIT TECHNOLOGIES LTD;REEL/FRAME:026357/0113Effective date: 20081214Jun 19, 2012ASAssignmentOwner name: APPLE INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ANOBIT TECHNOLOGIES LTD.;REEL/FRAME:028399/0733Effective date: 20120601Dec 17, 2014FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services