Source: http://www.google.com/patents/US7551484?dq=5537618
Timestamp: 2016-10-24 13:17:09
Document Index: 669609709

Matched Legal Cases: ['Application No. 03824864', 'Application No. 05', 'Application No. 05', 'Application No. 03', 'Application No. 04', 'Application No. 2004', 'Application No. 2007', 'Application No. 2004', 'Application No. 92126361']

Patent US7551484 - Non-volatile memory and method with reduced source line bias errors - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsSource line bias is an error introduced by a non-zero resistance in the ground loop of the read/write circuits. During sensing the control gate voltage of a memory cell is erroneously biased by a voltage drop across the resistance. This error is minimized when the current flowing though the ground loop...http://www.google.com/patents/US7551484?utm_source=gb-gplus-sharePatent US7551484 - Non-volatile memory and method with reduced source line bias errorsAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS7551484 B2Publication typeGrantApplication numberUS 11/620,946Publication dateJun 23, 2009Filing dateJan 8, 2007Priority dateSep 24, 2002Fee statusPaidAlso published asCN101084556A, CN101084556B, CN101615428A, CN101615428B, DE60329924D1, EP1610335A2, EP1610335A3, EP1610335B1, US7023736, US7196931, US7428171, US20040057287, US20040109357, US20070109847, US20070109889Publication number11620946, 620946, US 7551484 B2, US 7551484B2, US-B2-7551484, US7551484 B2, US7551484B2InventorsRaul-Adrian Cernea, Yan LiOriginal AssigneeSandisk CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (101), Non-Patent Citations (31), Classifications (22), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetNon-volatile memory and method with reduced source line bias errors
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4357685Jul 14, 1980Nov 2, 1982Sgs-Ates Componenti Elettronici S.P.A.Method of programming an electrically alterable nonvolatile memoryUS4785427Jan 28, 1987Nov 15, 1988Cypress Semiconductor CorporationDifferential bit line clampUS5012447Nov 28, 1988Apr 30, 1991Mitsubishi Denki Kabushiki KaishaBit line structure for a dynamic type semiconductor memory deviceUS5021999Dec 9, 1988Jun 4, 1991Mitsubishi Denki Kabushiki KaishaNon-volatile semiconductor memory device with facility of storing tri-level dataUS5070032Mar 15, 1989Dec 3, 1991Sundisk CorporationMethod of making dense flash eeprom semiconductor memory structuresUS5093806Jun 13, 1989Mar 3, 1992Tran Hiep VSensing and decoding scheme for a bicmos read/write memoryUS5095344Jun 8, 1988Mar 10, 1992Eliyahou HarariHighly compact eprom and flash eeprom devicesUS5172338Apr 11, 1990Dec 15, 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS5241494Sep 26, 1990Aug 31, 1993Information Storage DevicesIntegrated circuit system for analog signal recording and playbackUS5245571Nov 27, 1991Sep 14, 1993Nec CorporationSense amplifier circuit implemented by bipolar transistor and improved in current consumptionUS5313421Jan 14, 1992May 17, 1994Sundisk CorporationEEPROM with split gate source side injectionUS5315541Jul 24, 1992May 24, 1994Sundisk CorporationSegmented column memory arrayUS5343063Dec 18, 1990Aug 30, 1994Sundisk CorporationDense vertical programmable read only memory cell structure and processes for making themUS5418752Oct 20, 1992May 23, 1995Sundisk CorporationFlash EEPROM system with erase sector selectUS5444656Jun 2, 1994Aug 22, 1995Intel CorporationApparatus for fast internal reference cell trimmingUS5537356Jun 5, 1995Jul 16, 1996Fujitsu LimitedNonvolatile semiconductor memoryUS5555203Dec 13, 1994Sep 10, 1996Kabushiki Kaisha ToshibaDynamic semiconductor memory deviceUS5570315Sep 21, 1994Oct 29, 1996Kabushiki Kaisha ToshibaMulti-state EEPROM having write-verify control circuitUS5595924Dec 19, 1994Jan 21, 1997Sandisk CorporationTechnique of forming over an irregular surface a polysilicon layer with a smooth surfaceUS5650970Sep 26, 1995Jul 22, 1997Kabushiki Kaisha Toshibasemiconductor memory device having a flash write functionUS5661053May 25, 1994Aug 26, 1997Sandisk CorporationMethod of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacersUS5768192Jul 23, 1996Jun 16, 1998Saifun Semiconductors, Ltd.Non-volatile semiconductor memory cell utilizing asymmetrical charge trappingUS5774397Sep 10, 1996Jun 30, 1998Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and method of programming a non-volatile memory cell to a predetermined stateUS5806082Aug 13, 1996Sep 8, 1998Intel CorporationWrap-around mechanism for memory split-wordline readUS5860082Mar 28, 1996Jan 12, 1999Datalight, Inc.Method and apparatus for allocating storage in a flash memoryUS5872739Apr 17, 1997Feb 16, 1999Radiant TechnologiesSense amplifier for low read-voltage memory cellsUS5886919Jan 7, 1998Mar 23, 1999Oki Electric Industry Co., Ltd.Multi-port semiconductor memory device with reduced coupling noiseUS5903495Mar 17, 1997May 11, 1999Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS5914903 *Jan 30, 1998Jun 22, 1999Fujitsu LimitedSemiconductor memory deviceUS5920502Nov 21, 1997Jul 6, 1999Sony CorporationNonvolatile semiconductor memory with fast data programming and erasing function using ECCUS5949720Oct 30, 1998Sep 7, 1999Stmicroelectronics, Inc.Voltage clamping method and apparatus for dynamic random access memory devicesUS5978271Mar 13, 1998Nov 2, 1999Hitachi, Ltd.Semiconductor nonvolatile memory device in which high capacitance bit lines are isolated from sense amplifier input/output nodes during amplifying operation of sense amplifierUS6011287Feb 27, 1998Jan 4, 2000Kabushiki Kaisha ToshibaNon-volatile semiconductor memory deviceUS6011725Feb 4, 1999Jan 4, 2000Saifun Semiconductors, Ltd.Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingUS6046935Jan 27, 1999Apr 4, 2000Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS6046940Apr 21, 1999Apr 4, 2000Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6061270Dec 28, 1998May 9, 2000Samsung Electronics Co., Ltd.Method for programming a non-volatile memory device with program disturb controlUS6062270Jul 10, 1998May 16, 2000Lindab AbDouble-walled structure in a ventilation duct systemUS6097638Feb 11, 1998Aug 1, 2000Kabushiki Kaisha ToshibaSemiconductor memory deviceUS6191975Dec 21, 1999Feb 20, 2001Kabushiki Kaisha ToshibaNon-volatile NAND type semiconductor memory device with stacked gate memory cells and a stacked gate select transistorUS6191977Mar 25, 1999Feb 20, 2001Hyundai Electronics Industries Co., Ltd.Sense circuit for a multi-level flash memory cellUS6222762Aug 7, 1997Apr 24, 2001Sandisk CorporationMulti-state memoryUS6252798Jun 25, 1998Jun 26, 2001Kabushiki Kaisha ToshibaNonvolatile semiconductor memory device capable of controlling mutual timing of write voltage pulse and transfer voltage pulseUS6260104Jun 30, 1998Jul 10, 2001Micron Technology, Inc.Multiplexing of trim outputs on a trim bus to reduce die sizeUS6301153Feb 23, 2000Oct 9, 2001Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6307783Feb 26, 2001Oct 23, 2001Advanced Micro Devices, Inc.Descending staircase read technique for a multilevel cell NAND flash memory deviceUS6373746Sep 22, 2000Apr 16, 2002Kabushiki Kaisha ToshibaNonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cellsUS6385110Aug 16, 2000May 7, 2002Nec CorporationMultilevel non-volatile semiconductor memory deviceUS6407953Feb 2, 2001Jun 18, 2002Matrix Semiconductor, Inc.Memory array organization and related test method particularly well suited for integrated circuits having write-once memory arraysUS6438038Dec 26, 2000Aug 20, 2002Kabushiki Kaisha ToshibaRead circuit of nonvolatile semiconductor memoryUS6490199May 30, 2001Dec 3, 2002Samsung Electronics Co., Ltd.Sense amplifier circuit for a flash memory deviceUS6504757Aug 3, 2001Jan 7, 2003Advanced Micro Devices, Inc.Double boosting scheme for NAND to improve program inhibit characteristicsUS6519180Aug 13, 2001Feb 11, 2003Silicon Storage Technology, Inc.Array architecture and operating methods for digital multilevel nonvolatile memory integrated circuit systemUS6522592Apr 19, 2001Feb 18, 2003Micron Technology, Inc.Sense amplifier for reduction of access device leakageUS6535434Apr 5, 2001Mar 18, 2003Saifun Semiconductors Ltd.Architecture and scheme for a non-strobed read sequenceUS6545917Dec 10, 2001Apr 8, 2003Hynix Semiconductor, Inc.Circuit for clamping word-line voltageUS6556508Jul 25, 2002Apr 29, 2003Integrated Memory Technologies, Inc.Integrated circuit memory device having interleaved read and program capabilities and methods of operating sameUS6650570Sep 17, 2001Nov 18, 2003Kabushiki Kaisha ToshibaNon-volatile semiconductor memoryUS6717851Jan 10, 2001Apr 6, 2004Sandisk CorporationMethod of reducing disturbs in non-volatile memoryUS6731539Apr 4, 2003May 4, 2004Sau Ching WongMemory with offset bank select cells at opposite ends of buried diffusion linesUS6744667Sep 27, 2002Jun 1, 2004Sharp Kabushiki KaishaBit line control decoder circuit, virtual ground type nonvolatile semiconductor storage device provided with the decoder circuit, and data read method of virtual ground type nonvolatile semiconductor storage deviceUS6747899Nov 8, 2001Jun 8, 2004Nexflash Technologies, Inc.Method and apparatus for multiple byte or page mode programming of a flash memory arrayUS6751129May 21, 2002Jun 15, 2004Sandisk CorporationEfficient read, write methods for multi-state memoryUS6807103May 15, 2003Oct 19, 2004Stmicroelectronics S.A.Page-erasable flash memoryUS6829185Nov 7, 2002Dec 7, 2004Infineon Technologies AgMethod for precharging memory cells of a dynamic semiconductor memory during power-up and semiconductor memoryUS6859394Mar 6, 2002Feb 22, 2005Kabushiki Kaisha ToshibaNAND type non-volatile semiconductor memory deviceUS6956770Sep 17, 2003Oct 18, 2005Sandisk CorporationNon-volatile memory and method with bit line compensation dependent on neighboring operating modesUS6983428Sep 24, 2002Jan 3, 2006Sandisk CorporationHighly compact non-volatile memory and method thereofUS6987693Sep 24, 2002Jan 17, 2006Sandisk CorporationNon-volatile memory and method with reduced neighboring field errorsUS7023736Sep 17, 2003Apr 4, 2006Sandisk CorporationNon-volatile memory and method with improved sensingUS7046568Dec 16, 2004May 16, 2006Sandisk CorporationMemory sensing circuit and method for low voltage operationUS7064980Sep 17, 2003Jun 20, 2006Sandisk CorporationNon-volatile memory and method with bit line coupled compensationUS7196931 *Sep 24, 2002Mar 27, 2007Sandisk CorporationNon-volatile memory and method with reduced source line bias errorsUS7212445Oct 2, 2003May 1, 2007Sandisk CorporationNon-volatile memory and method with improved sensingUS20010006479Dec 26, 2000Jul 5, 2001Tamio IkehashiRead circuit of nonvolatile semiconductor memoryUS20020036925Sep 17, 2001Mar 28, 2002Toru TanzawaNon-volatile semiconductor memoryUS20020039322Aug 13, 2001Apr 4, 2002Tran Hieu VanArray architecture and operating methods for digital multilevel nonvolatile memory integrated circuit systemUS20020118574Feb 26, 2001Aug 29, 2002Geoffrey GongwerNon-volatile memory with improved programming and method thereforUS20020126532Mar 6, 2002Sep 12, 2002Kabushiki Kaisha ToshibaNon-volatile semiconductor memory deviceUS20040057285Sep 24, 2002Mar 25, 2004Sandisk CorporationNon-volatile memory and method with reduced neighboring field errorsUS20040057287Sep 24, 2002Mar 25, 2004Sandisk CorporationNon-volatile memory and method with reduced source line bias errorsUS20040057318Sep 24, 2002Mar 25, 2004Sandisk CorporationNon-volatile memory and method with reduced bit line crosstalk errorsUS20040060031Sep 24, 2002Mar 25, 2004Sandisk CorporationHighly compact non-volatile memory and method thereofUS20040109357Sep 17, 2003Jun 10, 2004Raul-Adrian CerneaNon-volatile memory and method with improved sensingUS20050057965Sep 17, 2003Mar 17, 2005Raul-Adrian CerneaNon-volatile memory and method with bit line coupled compensationUS20050169082Dec 16, 2004Aug 4, 2005Raul-Adrian CerneaMemory sensing circuit and method for low voltage operationUS20060034121Oct 13, 2005Feb 16, 2006Shahzad KhalidNon-volatile memory and method with bit line compensation dependent on neighboring operating modesUS20060158935Dec 28, 2005Jul 20, 2006Chan Siu LMethod for compensated sensing in non-volatile memoryUS20060158947Dec 28, 2005Jul 20, 2006Chan Siu LReference sense amplifier for non-volatile memoryEP1134746A2Mar 8, 2001Sep 19, 2001Kabushiki Kaisha ToshibaNon-volatile semiconductor memoryEP1164595A1Feb 9, 2000Dec 19, 2001Hitachi, Ltd.Semiconductor deviceEP1248260A1Apr 3, 2002Oct 9, 2002Saifun Semiconductors LtdArchitecture and scheme for a non-strobed read sequenceEP1288964A2Mar 8, 2001Mar 5, 2003Kabushiki Kaisha ToshibaNon-volatile semiconductor memoryEP1467377A1Apr 10, 2003Oct 13, 2004SGS-THOMSON MICROELECTRONICS S.r.l.Method for reading a nonvolatile memory device and corresponding deviceGB2332766A Title not availableJP2001325796A Title not availableJPH1196783A Title not availableJPH11167800A Title not availableWO2002069340A1Feb 15, 2002Sep 6, 2002Thin Film Electronics AsaNon-destructive readoutWO2004029984A2Sep 23, 2003Apr 8, 2004Sandisk CorporationNon-volatile memory and its sensing methodWO2005029502A1Sep 8, 2004Mar 31, 2005Sandisk CorporationNon-volatile memory and method with bit line to bit line coupled compensation* Cited by examinerNon-Patent CitationsReference1"Communication Relating to the Results of the Partial International Search" in PCT/US03/29603, EPO International Searching Authority, Jul. 30, 2004, 2 pages.2China State Intellectual Property Office, "Office Action," corresponding Chinese Patent Application No. 03824864.6, mailed on Oct. 24, 2008, 9 pages (including translation.).3Eitan et al., "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.4EPO, "European Search Report," corresponding European Patent Application No. 05 07 7014, mailed on Jun. 27, 2008, 4 pages.5EPO, "European Search Report," corresponding European Patent Application No. 05 848 157.3, mailed on Aug. 20, 2008, 3 pages.6EPO/ISA, "Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration", mailed in corresponding PCT/US2006/062429 on Aug. 7, 2007, 14 pages.7EPO/ISA, "Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration", mailed in related PCT/US2004/029426 on Jan. 20, 2005, 12 pages.8EPO/ISA, "Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration," mailed in related PCT/US2005/042854 on Apr. 20, 2006, 9 pages.9EPO/ISA, "Notification of Transmittal of the International Search Report or the Declaration", mailed in PCT/US03/29045, Jul. 28, 2004, 6 pages.10EPO/ISA, "Notification of Transmittal of the International Search Report or the Declaration", mailed in PCT/US03/29603 Nov. 5, 2004, 7 pages.11European Patent Office, "Office Action," mailed in European Patent Application No. 03 754 785.8 on Jul. 2, 2007, 4 pages.12European Patent Office, "Office Action," mailed in European Patent Application No. 04 783 607.7 on Oct. 10, 2006, 1 page.13European Patent Office/International Searching Authority, "Notification of Transmittal of the International Preliminary Examination Report," mailed in related International Application No. PCT/US2004/029426 on Jun. 2, 2006, 8 pages.14International Search Report corresponding to PCT/US03/30133, International Searching Authority, European Patent Office, filed Feb. 16, 2004, 4 pages.15Japanese Patent Office, "Final Notification of Reasons for Refusal," corresponding Japanese Patent Application No. 2004-540129, mailed on Apr. 7, 2009, 4 pages (including translation.).16Japanese Patent Office, "Office Action," corresponding Japanese Patent Application No. 2007-546699, maile don Dec. 2, 2008, 5 pages (including translation.).17JPO, "Notification of Reasons for Refusal," corresponding in related Japanese Application No. 2004-540129, mailed on Apr. 8, 2008, 7 pages.18Taiwanese Patent Office, "Office Action and Taiwan IPO Search Report," corresponding Taiwanese Patent Application No. 92126361, mailed on Jan. 13, 2009, 4 pages (translation only.).19USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 10/667,222 on Dec. 30, 2005, 8 pages.20USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/015,199 on Dec. 20, 2005, 11 pages.21USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,681 on Jun. 29, 2007, 18 pages.22USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,681 on Sep. 6, 2007, 11 pages.23USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,953 on Jun. 14, 2007, 15 pages.24USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,953 on Sep. 6, 2007, 10 pages.25USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 12/020,449 on Nov. 3, 2008, 16 pages.26USPTO, "Office Action," mailed in related U.S. Appl. No. 10/254,898 on Apr. 14, 2006, 13 pages.27USPTO, "Office Action," mailed in related U.S. Appl. No. 10/678,918 on Jan. 11, 2006, 10 pages.28USPTO, "Office Action," mailed in related U.S. Appl. No. 11/235,985 on May 9, 2006, 10 pages.29USPTO, "Office Action," mailed in related U.S. Appl. No. 11/383,247 on Aug. 27, 2007, 14 pages.30USPTO, "Office Action," mailed in related U.S. Appl. No. 11/621,750 on Mar. 8, 2007, 10 pages.31USPTO, "Office Action," mailed in related U.S. Appl. No. 11/621,750 on Sep. 11, 2007, 8 pages.Classifications U.S. Classification365/185.21, 365/205, 365/203International ClassificationG11C16/28, G11C7/06, G11C29/02, G11C16/26, G11C16/06, G11C11/56Cooperative ClassificationG11C2207/065, G11C16/28, G11C16/26, G11C29/026, G11C7/06, G11C29/02, G11C11/5642European ClassificationG11C16/04N, G11C29/02F, G11C29/02, G11C16/28, G11C7/06, G11C11/56D4Legal EventsDateCodeEventDescriptionAug 4, 2009CCCertificate of correctionMay 20, 2011ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026317/0951Effective date: 20110404Oct 1, 2012FPAYFee paymentYear of fee payment: 4May 25, 2016ASAssignmentOwner name: SANDISK TECHNOLOGIES LLC, TEXASFree format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038809/0472Effective date: 20160516RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services