Source: http://www.google.com/patents/US6750676?dq=6076065
Timestamp: 2014-10-25 19:23:46
Document Index: 471453991

Matched Legal Cases: ['art 30', 'art 30', 'art 30', 'art 40', 'art 40', 'art 40', 'art 30', 'art 40', 'art 40', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 40', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 40', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 40', 'art 30', 'art 30', 'art 30', 'art 30', 'art 40', 'art 30', 'art 40', 'art 30', 'art 30', 'art 30', 'art 30', 'art 40', 'art 30', 'art 30', 'art 40', 'art 30', 'art 30', 'art 30', 'art 30', 'art 30', 'art 40', 'art 30']

Patent US6750676 - Driving circuit - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA driving circuit reduces fall delay time, and the output timing of a driving current can be controlled highly accurately while reducing ringing during a transition of output current. Because transistor QN4 diode-connected to node ND3 and resistor element R1 are connected in parallel at driver part 30,...http://www.google.com/patents/US6750676?utm_source=gb-gplus-sharePatent US6750676 - Driving circuitAdvanced Patent SearchPublication numberUS6750676 B1Publication typeGrantApplication numberUS 10/308,839Publication dateJun 15, 2004Filing dateDec 3, 2002Priority dateDec 19, 2001Fee statusPaidAlso published asUS20040104743Publication number10308839, 308839, US 6750676 B1, US 6750676B1, US-B1-6750676, US6750676 B1, US6750676B1InventorsNorifumi HondaOriginal AssigneeTexas Instruments IncorporatedExport CitationBiBTeX, EndNote, RefManPatent Citations (5), Referenced by (5), Classifications (13), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetDriving circuitUS 6750676 B1Abstract A driving circuit reduces fall delay time, and the output timing of a driving current can be controlled highly accurately while reducing ringing during a transition of output current. Because transistor QN4 diode-connected to node ND3 and resistor element R1 are connected in parallel at driver part 30, transistor QN4 becomes conductive first as voltage Vg of node ND3 falls according to input signal Sin, and in accordance with a time constant based on combined resistance including its on-resistance and the resistance value of resistor element R1 voltage Vg begins to drop suddenly, and when voltage Vg becomes lower than the threshold voltage of transistor QN4, transistor QN4 becomes disconnected, and voltage Vg starts to drop slowly in accordance with a time constant based on the resistance value of resistor element R1, therefore the transitional characteristic in the fall of output current IH of current output transistor QN0 can be improved according to voltage Vg, and the fall delay time can be reduced, so that the timing of current IH can be controlled easily.
a level conversion circuit which converts a first logical level signal into a second logical level signal having a higher logical amplitude than that of the said first logical level signal and a driver part which outputs a driving signal according to a signal output from the said level conversion circuit, wherein said driver part includes: a first MOS transistor connected between a first power source potential and an output terminal, a second MOS transistor connected between said output terminal and a second power source potential which becomes conductive to complement-said first MOS transistor, a first diode circuit connected between said output terminal and the said second MOS transistor, and a first resistor connected in parallel with said first diode circuit. 2. The power supply circuit described under claim 1, wherein,
said driver part has a second diode circuit connected between said first MOS transistor and said output terminal and a second resistor connected in parallel with said second diode circuit. 3. The power supply circuit described under claim 1, wherein,
said first diode circuit has a third diode-connected MOS transistor. 4. The power supply circuit described under claim 3, wherein,
said second diode circuit has a fourth diode-connected MOS transistor. 5. The power supply circuit described under claim 3, wherein,
said first MOS transistor is a PMOS transistor, and said second and the third MOS transistors are nMOS transistors. 6. The power supply circuit described under claim 1, wherein,
said first diode circuit has multiple diode-connected MOS transistors.
FIELD OF THE INVENTION The present invention pertains to a driving circuit, for example, a current output type driving circuit used in a bubble jet printer for supplying a driving current to heat a printer head part.
BACKGROUND OF THE INVENTION At a head part of a bubble jet printer, a current is supplied to a heater to generate heat, and bubbles of ink are created in the nozzle of the header part by the heat and sprayed onto a paper surface. Usually, a driver circuit is provided at the head part in order to supply the current to the heater. In the past, the driver circuit was configured using bipolar transistors.
FIG. 6 is an outlined diagram showing an example configuration of the driving circuit. As shown in the figure, the driver circuit is configured with input buffer 10, level conversion circuit 20, driver part 30, and current output part 40. In terms of normal operating speed, when the driving circuit shown in FIG. 6 is configured using CMOS transistors inferior to bipolar transistors, operating speed, in particular, specification of the output current characteristic at current output part 40, becomes important.
Ideally, it is desirable if the driving current supplied to the heater by the driving circuit can be controlled through the input of control signal Sin without any distortion. That is, the waveform of the driving current supplied to the heater needs to match roughly the waveform of control signal Sin. However, when the driving circuit is actually configured using CMOS transistors, the waveform of the driving current output may differ from the waveform of input signal Sin due to frequency characteristics and delay characteristics of the circuit.
FIG. 7 shows waveform diagrams showing example waveforms of input signal Sin and driving current IH output from the driving circuit. As shown in the figure, rising time tR, falling time tF, rise delay time tPLH, and fall delay time tPHL in the waveform of driving urrent IH are of important specifications.
Rising time tR refers to the time required for driving current IH to go from 10% to 90% of maximum current value IHmax, and falling time tF refers to the time required for driving current IH to fall from 90% to 10% of maximum current value IHmax. In addition, rise delay time tPLH refers to the time the rising edge of the driving current is delayed from the rising edge of input signal Sin, and fall delay time tPHL refers to the time the falling edge of the driving current is delayed from the falling edge of input signal Sin.
FIG. 8 shows drain-source voltage Vds and drain current Ids characteristics of current output MOS transistor QH used for output part 40. The resistance of a MOS transistor when it is conductive, or so-called on-resistance, is determined by its gate-source voltage Vg, and the on-resistance of the MOS transistor depends only on its gate-source voltage Vg, not drain-source voltage Vds, except in saturated regions. In addition, drain current Ids of the MOS transistor, that is, driving current IH supplied to load resistor R1, is determined based on source voltage VH, load resistance value r1, and on-resistance rON of the MOS transistor and is given by the following equation.
I H =V H/(r1+r ON) (1) The dotted line in FIG. 8 indicates the load characteristic of the heater connected to the drain of the MOS transistor. Here, assume that source voltage VH is 25V, and the resistance value of the heater is approximately 250Ω.
As shown in FIG. 8, driving current IH supplied to the heater changes from 0 mA to approximately 100 mA according to gate voltage Vg of the transistor.
The characteristics of gate voltage Vg of current output transistor QH and output current IH thereof with respect to input signal Sin can be obtained based on the output characteristic and load characteristic of the MOS transistor for current output.
FIG. 9 shows respective waveforms of input signal Sin, gate voltage Vg of current output transistor QH, and driving current IH. In addition, in FIG. 9, the relationship between rise delay time tPLH and fall delay time tPHL is also shown. As shown in FIG. 9, when the voltage is half the maximum value, for example, when the maximum value is the source voltage for input buffer 10, that is, Vdd=5V, at the rising edge of input signal Sin, rise delay time tPLH refers to the delay time from when it has reached half of said value, that is, 2.5V, until gate voltage Vg of current output transistor QH reaches 6V, for example. Furthermore, here, assume that the maximum value of gate voltage Vg of transistor QH is approximately equal to source voltage VH, for example, 25V.
In addition, fall delay time tPHL refers to the time from when the voltage has reached half of maximum value Vdd, that is, 2.5V, at the falling edge of input signal Sin until gate voltage Vg of transistor QH drops to 6V.
In addition, rise delay time tPLH is approximately equal to the delay time from when input signal Sin has reached half the maximum value until driving current IH reaches half the maximum value. On the other hand, fall delay time tPHL is approximately equal to the delay time from when input signal Sin has reached half the maximum value until driving current IH reaches half the maximum value.
As shown in the figure, the time required for gate voltage Vg of current output transistor QH to rise from 0V to 6V is less than the time required for gate voltage Vg to fall from the maximum value of 25V to 6V. That is, fall delay time tPHL>rise delay time tPLH.
Accordingly, when rising time tR and falling time tF of driving current IH to be output are made equal, fall delay time tPHL of driving current IH becomes longer than rise delay time tPLH with respect to input signal Sin. That is, the balance between the rise and the fall of driving current IH deteriorates, and pulse width TW-IH of driving current IH becomes greater than pulse width TW-IN of input signal Sin, so that driving current IH can no longer be controlled highly accurately.
The conventional driving circuit adopted a method that sets a short falling time in order to improve driving current controllability.
For example, as shown in FIG. 10, the times required for gate voltage Vg of current output transistor QH to start changing after input signal Sin becomes half the maximum value at the rising edge and the falling edge of input signal Sin are denoted as T11 and T21, respectively, and set as T11=T21=10 ns. Furthermore, rising time TR and falling time TF of driving current IH of transistor QH are set as TR=TF=20 ns.
As shown in FIG. 10, time T12 required for gate voltage Vg to rise to 6V is roughly � of rising time TR, and time T22 required for gate voltage Vg to fall from the maximum value of 25V to 6V is roughly � of falling time TF. That is, T12=5 ns, and T22=15 ns. Thus, rise delay time TPLH and fall delay time TPHL are obtained as follows, respectively. That is, TPLH=T11+T12=15 ns, and TPHL=T21+T22=25 ns. Accordingly, the difference between rise delay time TPLH and fall delay time TPHL is TPLH−TPHL=10 ns. For example, when pulse width Tw-in of input signal Sin is 100 ns, pulse width TW-IH of driving current IH becomes roughly 110 ns, creating a difference between the input and the output pulse widths, so that the timing of the driving current can not be controlled accurately.
Conventionally, a method for reducing falling time TF of driving current IH has been used in order to reduce fall delay time TPHL. However, said method is disadvantageous in that not only the symmetry between rising time TR and falling time TF is destroyed, but ringing also increases as undershoot increases at the falling edge of driving current IH when falling time TF is too short.
The present invention was developed in light of such a situation, and its objective is to present a driving circuit by which the fall delay time can be reduced while reducing the ringing during a transition period of the output current, and the output timing of the driving current can be controlled highly accurately.
SUMMARY OF THE INVENTION In order to achieve the aforementioned objective, the driving circuit of the present invention has a level conversion circuit which converts a first logical level signal into a second logical level signal having a higher logical amplitude than that of the aforementioned first logical level signal and a driver part which outputs a driving signal according to a signal output from the aforementioned level conversion circuit, wherein the aforementioned driver part has a first MOS transistor connected between a first power source potential and an output terminal, a second MOS transistor connected between the aforementioned output terminal and a second power source potential which becomes conductive to complement the aforementioned first MOS transistor, a first diode circuit connected between the aforementioned output terminal and the aforementioned second MOS transistor, and a first resistor connected in parallel with the aforementioned first diode circuit.
In addition, in the present invention, it is desirable when the aforementioned driver part has a second diode circuit connected between the aforementioned first MOS transistor and the aforementioned output terminal and a second resistor connected in parallel with the aforementioned second diode circuit.
In addition, it is desirable when the aforementioned first diode circuit has a third diode-connected MOS transistor, and when the aforementioned second diode circuit has a fourth diode-connected MOS transistor.
Furthermore, it is desirable when the aforementioned first MOS transistor is a PMOS transistor, and the aforementioned second and the third MOS transistors are nMOS transistors.
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a circuit diagram showing a first embodiment of the driving circuit pertaining to the present invention.
FIG. 2 is a circuit configuration showing a specific circuit configuration of the first embodiment of the driving circuit pertaining to the present invention.
FIG. 3 displays waveform diagrams showing operation of the first embodiment of the present invention.
FIG. 4 is a circuit diagram showing a second embodiment of the driving circuit pertaining to the present invention.
FIG. 5 is a circuit diagram showing a third embodiment of the driving circuit pertaining to the present invention.
FIG. 6 is a block diagram showing the configuration of the current driving circuit of a nozzle heater in a popular bubble jet printer.
FIG. 7 displays schematic diagrams showing specifications of the control signal and the driving signal of a driving circuit.
FIG. 8 is a diagram showing the output characteristic of a current output MOS transistor.
FIG. 9 displays diagrams showing the waveforms of voltage applied to the gate of a current output transistor and its output current.
FIG. 10 displays diagrams showing an example rise delay time and fall delay time of driving current with respect to the control signal.
FIG. 1 is a circuit diagram showing a first embodiment of the driving circuit pertaining to the present invention.
As shown in the figure, the driving circuit pertaining to the present invention is configured with input buffer 10, level conversion circuit 20, driver part 30, and current output part 40. Current output part 40 is provided with current output MOS transistor QN0, and load resistor R0 is connected to its drain.
The driving circuit of the present embodiment is provided at the head part of a bubble jet printer, for example, whereby heat is generated as a driving current is supplied to a heater to create bubbles at a nozzle of the printer in order to spray ink onto a paper surface. As shown in FIG. 1, driving current IH is supplied to the heater serving as a load by current output transistor QN0 when control signal Sin is at a high level, for example, according to control signal Sin input to input buffer 10.
The configurations of respective parts of the driving circuit of the present embodiment will be explained below in reference to FIG. 1.
Input buffer 10 is configured using an inverter, for example. Furthermore, in the driving circuit of the present embodiment, input buffer 10 operates at a low source voltage Vdd, for example, 5V, like a normal logic circuit part. On the other hand, because a high source voltage VH, for example, a source voltage of 20-30V, is supplied to driving part 30 and load resistor R0, level conversion circuit 20 for signal level conversion is provided between input buffer 10 and driver part 30.
As shown in the figure, level conversion circuit 20 is configured with pMOS transistors OP1 and QP2 and nMOS transistors QN1 and QN2. The sources of transistors QP1 and QP2 are both connected to source voltage VH, the gate of transistor QP1 is connected to the drain of transistor QP2, and the gate of transistor QP2 is connected to the drain of transistor QP1.
The drain of transistor QN1 is connected to the drain of transistor QP1, and the drain of transistor QN2 is connected to the drain of transistor QP2. The sources of transistors QN1 and QN2 are both grounded. In addition, a logically inverted signal of input signal Sin is applied to the gate of transistor QN1, and input signal Sin is applied to the gate of transistor QN2.
In level conversion circuit 20 having said configuration, a signal having amplitude VH is output according to input signal Sin having amplitude Vdd.
For example, when input signal Sin is at low level, transistor QN1 becomes conductive, and transistor QN2 becomes disconnected. At this time, because the junction of the drains of transistors QN1 and QP1, that is, node ND1, is held roughly at ground potential GND, transistor QP2 becomes conductive. As a result, the junction of the drains of transistors QN2 and QP2, that is, node ND2, is held roughly at the high level of source voltage VH.
When input signal Sin changes from low level to high level, transistor QN1 becomes disconnected, and transistor QN2 becomes conductive. Accordingly, because node ND2 is held at low level, and transistor QP1 becomes conductive, node ND1 is held at high level.
As described above, when input signal Sin is at low level, node ND2 of level conversion circuit 20 is held at a high level equal to source voltage VH. In contrast, when input signal Sin is at high level, node ND2 of level conversion circuit 20 is held at a low level approximately equal to ground potential GND. Assuming that the voltage of node ND2 is Va, signal Va having amplitude VH is obtained by level conversion circuit 20 according to input signal Sin having amplitude Vdd.
Next, the configuration of driver part 30 will be explained.
As shown in FIG. 1, driver part 30 is configured with pMOS transistor QP3, diode D1, resistor element R1, and nMOS transistor QN3. The source of transistor QP3 is connected to source voltage VH, and its drain is connected to node ND3 serving as the output terminal of driver part 30.
Diode D1 and resistor element R1 are connected in parallel between node ND3 and the drain of transistor QN3.
The source of transistor QN3 is grounded.
Output signal Va from node ND2 of level conversion circuit 20 is applied to the gates of transistors QN3 and QP3.
That is, driver part 30 has a configuration in which diode D1 and resistor element R1 are connected in parallel between the drains of a pMOS transistor and an nMOS transistor with respect to a normal CMOS inverter.
Output signal Vg from node ND3 serving as output terminal is controlled at driver part 30 according to input signal Va. For example, because transistor QN3 becomes conductive, and transistor QP3 becomes disconnected when input signal Va is at high level, output signal Vg is held at low level. On the other hand, because transistor QN3 becomes disconnected, and transistor QP3 becomes conductive when input signal Va is at low level, output signal Vg is held at high level. However, in the case of driver part 30 of the present embodiment, because diode D1 and resistor element R1 are connected in parallel between the drains of transistors QP3 and QN3, the rising and fall characteristics of output signal Vg are improved over the rising and fall characteristics of a normal CMOS inverter.
Operation of the driver part of the present embodiment will be explained in further detail below in reference to FIG. 2.
FIG. 2 shows the circuit configuration when a diode is configured with nMOS transistor QN4 at driver part 30. As shown in the figure, the gate and drain of transistor QN4 are both connected to node ND3, and its source is connected to the drain of transistor QN3. That is, transistor QN4 is connected as a diode.
When diode-connected transistor QN4 and resistor element R1 connected in parallel with it are provided at driver part 30, and output signal Vg of driver part 30 falls, its transition characteristics change. This point will be explained below in reference to FIG. 2.
First, assume that input signal Sin is at low level. At this time, as described above, output signal Va of level conversion circuit 20 is held at high level. Thus, because transistor QP3 becomes disconnected, and transistor QN3 becomes conductive at driver part 30, output signal Vg of driver part 30 is held at low level. At this time, transistor QN0 becomes disconnected at current output part 40, so that no driving current is output.
Next, when input signal Sin switches from low level to high level, output signal Va of level conversion circuit 20 switches from high level to low level. Accordingly, transistor QP3 becomes conductive, and transistor QN3 becomes disconnected at driver part 30. At this time, voltage Vg of node ND3 rises from ground potential GND according to a time constant determined based on the parasitic capacitance (including the gate capacitance of transistor QN0) of node D3 and the on-resistance of transistor QP3.
As voltage Vg reaches threshold voltage VthN of current output transistor QN0, transistor QN0 becomes conductive, and driving current IH begins to flow into load resistor R0. Here, assuming that source voltage VH is 25V, the time required for output voltage Va of driver part 30 to go from 2V to 10V constitutes rising time TR, and the time required from when input signal Sin becomes half of source voltage Vdd, for example, 2.5V, until output voltage Va of driver part 30 reaches 6V constitutes rise delay time TPLH.
Furthermore, if output voltage Va of driver part 30 exceeds 10V, current output transistor QN0 closely approaches its saturation region, so that the value of driving current IH hardly changes even when voltage Va rises further and is kept almost fixed. For example, assuming that the resistance value of load resistor R0 is 250Ω, driving current IH then is roughly 100 mA.
Next, as input signal Sin switches from high level to low level, output signal Va of level conversion circuit 20 switches from low level to high level accordingly. At driver part 30, transistor QP3 becomes disconnected, and transistor QN3 becomes conductive.
At this time, the gate-source voltage of transistor QN4 is determined based on output voltage Vg of driver part 30. Immediately after transistor QN3 becomes conductive, the gate-source voltage of transistor QN4 is approximately equal to source voltage VH, transistor QN4 becomes conductive, and its on-resistance decreases. At this time, voltage Vg of node ND3 drops in accordance with a time constant determined based on a combined resistance comprising the parasitic capacitance of node ND3, the on-resistance of transistor QN4, and resistor element R1. In addition, as voltage Vg drops, output current IH of current output transistor QN0 drops suddenly.
When potential Vg of node ND3 drops, the gate-source voltage of transistor QN4 also drops, and its on-resistance increases. Then, when voltage Vg becomes lower than the threshold voltage of transistor QN4, transistor QN4 becomes disconnected. At this time, voltage Vg of node ND3 drops in accordance with a time constant determined based on the resistance value of resistor element R1 connected in parallel with transistor QN4 and the parasitic capacitance of node ND3. Because the resistance value of resistor element R1 is usually set greater than the on-resistance of transistor QN4, the time constant becomes greater. Thus, potential Vg of node ND3 drops slowly after transistor QN4 is disconnected. Accordingly, output current IH of current output transistor QN0 also drops slowly, and falling time TF of current IH increases.
As described above, transistor QN4 diode-connected to driver part 30 and resistor element R1 connected in parallel with it are provided in the present embodiment, whereby as output voltage Vg of the driver part switches from high level to low level according to input signal Sin, transistor QN4 becomes conductive first, voltage Vg drops suddenly in accordance with a time constant determined based on a combined resistance comprising its low on-resistance and the resistance value of resistor element R1, and voltage Vg becomes lower than the threshold voltage of transistor QN4, transistor QN4 becomes disconnected, and its resistance increases, so that voltage Vg drops slowly in accordance with a time constant determined based roughly on the resistance value of resistor element R1. Accordingly, output current IH Of output transistor QN0 also drops suddenly, and current IH drops slowly after transistor QN4 is disconnected.
Thus, fall delay time TPHL of the driving current supplied to load resistor R0 becomes shorter than that in the past, so that driving current IH can be supplied to the load resistor using almost the same pulse width as that of input signal Sin. Furthermore, because driving current IH drops slowly until it reaches 0 during the latter half of the fall, occurrence of ringing can be prevented, and a stable driving current can be supplied to the load resistor.
FIG. 3 shows waveform diagrams showing the operation of the driving circuit of the present embodiment. FIGS. 3 (a), (b), and (c) show waveforms of input signal Sin, output signal Vg of driver part 30, and driving current IH, respectively. Furthermore, in FIGS. 3 (b) and (c), output signal Vg of the driver part and driving current IH of a conventional driving circuit are also shown for the sake of comparison (waveform B in FIG. 3 (b) and waveform D in FIG. 3 (c)). In FIGS. 3 (b) and (c), curves A and C indicated by solid lines shows respective waveforms of output voltage Vg of driver part 30 of the driving circuit and output current IH of current output part 40 of the present embodiment.
As shown in FIG. 3, output voltage Vg of driver part 30 also rises in response to the rise of input signal Sin, and driving current IH begins to be supplied by current output transistor QN0. When input signal Sin falls, output Vg of driver part 30 also drops accordingly. At this time, as shown in FIG. 3 (b), because transistor QN4 at driver part 30 becomes conductive, voltage Vg drops suddenly in accordance with a time constant based on a combined resistance comprising its on-resistance and the resistance value of resistor element R1. Then, when voltage Vg becomes lower than the threshold voltage of transistor QN4, transistor QN4 becomes disconnected, and its resistance increases, so that voltage Vg drops slowly in accordance with a time constant based on the resistance value of resistor element R1 connected in parallel with transistor QN4. As shown in FIG. 3 (c), output current IH of current output transistor QN0 drops suddenly first, and current IH drops slowly as transistor QN4 gets disconnected according to the condition of the change in output voltage Vg of driver part 30.
Thus, rise delay time TPHL of driving current IH supplied to the load resistor is shortened as compared to a conventional driving circuit, and driving current IH having almost the same pulse width as that of input signal Sin can be obtained, so that the timing of the driving current can be controlled easily.
As described above, in the driving circuit of the present embodiment, transistor QN4 diode-connected to output node ND3 at driver part 30 and resistor element R1 are connected in parallel, whereby when potential Vg of output node ND3 drops according to input signal Sin transistor QN4 becomes conductive first, and potential Vg of node ND3 drops suddenly in accordance with a time constant based on its low on-resistance. Then, when potential Vg becomes lower than the threshold voltage of transistor QN4, transistor QN4 becomes disconnected, and potential Vg drops slowly in accordance with a time constant based on the resistance value of resistor element R1. Because driving current IH supplied to the load resistor switches from a sudden drop to a slow drop accordingly as transistor QN4 becomes disconnected, the fall delay time can be reduced as compared to that of a conventional driving circuit, the difference in delay time between the rise and fall can be reduced, a stable driving current can be supplied to the load resistor, and the timing of the driving current can be controlled easily.
FIG. 4 is a partial circuit diagram showing a second embodiment of the driving circuit pertaining to the present invention, wherein the partial circuit diagram shows the configuration of driver part 30 a and current output part 40.
Furthermore, in the present embodiment, driver part 30 a is provided with PMOS transistor QP4 and resistor element R2 in addition to those in the aforementioned first application example.
As shown in FIG. 4, transistor QP4 is diode-connected. That is, the source of transistor QP4 is connected to the drain of transistor QP3, and its gate and the drain are both connected to node ND3 serving as output terminal for driver part 30 a. In addition, resistor element R2 is connected in parallel with transistor QP4.
Output signal Va from level conversion circuit 20 is applied to the gates of transistors QP3 and QN3. As described in the aforementioned first embodiment, when input signal Sin is at high level, low-level signal Va is output from level conversion circuit 20. In contrast, when input signal Sin is at low level, high-level signal Va is output from level conversion circuit 20.
In the driving circuit of the present embodiment, the output characteristic at the rising edge and the falling edge of output voltage Vg of node ND3 is controlled by adding transistor QN4 diode-connected at driver part 30 a, resistor element R1, and transistors QP4 and R2.
Operation of driver part 30 a and current output part 40 in the present embodiment will be explained in reference to FIG. 4.
Because transistor QP3 becomes disconnected, and transistor QN3 becomes conductive at driver part 30 a when output signal Va from level conversion circuit 20 is at high level, node ND3 is kept at low level. Furthermore, at this time, because transistor QN0 becomes disconnected at current output part 40, driving current IH is not output.
Next, as output signal Va of level conversion circuit 20 changes from high level to low level corresponding to input signal Sin, transistor QP3 becomes conductive, and transistor QN3 becomes disconnected accordingly at driver part 30 a. Because a voltage roughly equivalent to −VH is applied between the gate and the source of transistor QP4 first, transistor QP4 becomes conductive, and its on-resistance decreases. At this time, voltage Vg of node ND3 increases suddenly in accordance with a time constant determined based on a combined resistance comprising the on-resistance of transistor QP4 and the resistance value of resistor element R2 and the parasitic capacitance of node ND3.
Then, when differential voltage VH�Vg with respect to source voltage VH becomes lower than the absolute value of the threshold voltage of transistor QP4 as voltage Vg of node ND3 further increases, transistor QP4 becomes disconnected. Thus, the resistance of transistor QP4 increases. At this time, voltage Vg of node ND3 increases slowly in accordance with a time constant determined based on the resistance value of resistor element R2 and the parasitic capacitance of node ND3 and finally reaches source voltage VH level.
As described above, in the present embodiment, transistor QP4 diode-connected between output node ND3 of driver part 30 a and the drain of transistor QP3, and resistor element R2 connected in parallel with it are provided, whereby because transistor QP4 becomes conductive first as voltage Vg of node ND3 rises according to input signal Sin, voltage Vg increases suddenly in accordance with a time constant based on a combined resistance comprising its on-resistance and the resistance value of resistor element R2, transistor QP4 becomes disconnected as difference VH�Vg between source voltage VH and voltage Vg of node ND3 becomes lower than the absolute value of the threshold voltage transistor QP4 becomes disconnected, and voltage Vg rises slowly in accordance with a time constant based on the resistance value of resistor element R2. Accordingly, because output current IH increases suddenly and then increases slowly as transistor QP4 becomes disconnected at current output transistor QN0, the rise delay time of current IH can be reduced. In addition, because current IH increases slowly, the occurrence of ringing can be prevented, and the stability of driving current IH can be improved.
Next, as output signal Va of level conversion circuit 20 switches from low level to high level according to input signal Sin, transistor QP3 becomes disconnected, and transistor QN3 becomes conductive at driver part 30 a accordingly. Because voltage V roughly equivalent to source voltage VH is applied initially between the gate and the source of transistor QN4, transistor QN4 becomes conductive, and its on-resistance decreases. At this time, voltage Vg of node ND3 drops suddenly in accordance with a time constant determined based on a combined resistance comprising the on-resistance of transistor QN4 and the resistance value of resistor element R1 and the parasitic capacitance of node ND3.
Then, as voltage Vg of node ND3 drops to the threshold voltage of transistor QN4, transistor QN4 becomes disconnected. Thus, the resistance of transistor QP4 increases. At this time, voltage Vg of node ND3 drops slowly in accordance with a time constant determined based on the resistance value of resistor element R1 and the parasitic capacitance of node ND3 and finally reaches ground potential GND.
As described above, in the present embodiment, transistor QN4 diode-connected between node ND3 and the drain of transistor QN3, and resistor element R1 connected in parallel with it are provided in the same manner as described in the aforementioned first embodiment for driving part 30 a, whereby transistor QN4 becomes conductive first as voltage Vg of node ND3 falls according to input signal Sin and then voltage Vg drops suddenly in accordance with a time constant based on a combined resistance comprising its on-resistance and the resistance value of resistor element R1. Then, as voltage Vg drops below the threshold voltage of transistor QN4, transistor QN4 becomes disconnected, and voltage Vg drops slowly in accordance with a time constant based on the resistance value of resistor element R1. Because output current IH of current output transistor QN0 also drops suddenly accordingly in the beginning, and output current IH drops slowly as transistor QN4 becomes disconnected, occurrence of ringing can be prevented, and the fall delay time can be reduced.
As explained above, the rise delay time and the fall delay time of driving current IH output from current output part 40 can both be regulated through the provision of transistors QN4 and QP4 and resistor elements R1 and R2 at driver part 30 a of the driving circuit of the present embodiment. For example, the rise delay time of driving current IH can be controlled by setting the on-resistance of transistor QP4 appropriately. Similarly, the fall delay time of driving current IH can be controlled by setting the on-resistance of transistor QN4 appropriately. Accordingly, the timing of driving current IH output according to control signal Sin can be controlled highly accurately. In addition, because occurrence of ringing can be prevented at the rise and the fall, the stability of driving current IH can be improved.
FIG. 5 is a partial circuit diagram showing a third embodiment of the driving circuit pertaining to the present invention, wherein the circuit diagram shows the configuration of driver part 30 b and current output part 40.
As shown in the figure, in the present embodiment, transistors QN4 and QN5 are connected in series between node ND3 and the drain of transistor QN3 at driver part 30 b. In addition, resistor element R1 is connected in parallel with said series circuit.
As shown in FIG. 5, the gate and the drain of transistor QN4 are connected to node ND3, and the gate and the drain of transistor QN5 are connected to the source of transistor QN4. Resistor element R1 is connected between node ND3 and the source of transistor QN5.
In the present embodiment, because diode-connected transistors QN4 and QN5 are connected in series at driver part 30 b, when voltage Vg of node ND3 falls, the falling condition of voltage Vg can be regulated, so that the range of voltage controlled can be expanded. Operation associated with the fall of voltage Vg will be explained below.
As output signal Va of not-illustrated level conversion circuit 20 switches from the low-level to high level according to input signal Sin, output voltage Vg of driver part 30 b switches from high level to low level accordingly. At this time, because transistors QN4 and QN5 both become conductive first, voltage Vg of node ND3 drops suddenly in accordance with a time constant determined based on a combined resistance comprising the sum of the on-resistances of transistors QN4 and QN5 and the resistance value of resistor element R1, and the parasitic capacitance of node ND3.
Then, as voltage Vg reaches the total of the values of the threshold voltages of transistors QN4 and QN5, transistors QN4 and ON5 become disconnected. At this time, because the resistances of transistors QN4 and QN5 increase, voltage Vg of node ND3 begins to drop slowly in accordance with a time constant determined based on the resistance value of resistor element R1 and the parasitic capacitance of node 3.
As described above, as far as falling of output voltage Vg of driver part 30 b is concerned, the timing for voltage Vg to change from sudden dropping to slow dropping can be regulated by connecting diode-connected transistors QN4 and QN5 in series at driver part 30 b of the present embodiment. Because the same timing regulation is performed also at the fall of output current IH at current output part 40 accordingly, the fall delay time of driving current IH can be controlled more finely than the aforementioned first and the second embodiments.
Furthermore, although a circuit configuration involving two-stage transistors diode-connected between node ND3 and the drain of transistor QN3 at driver part 30 b was shown in the aforementioned third embodiment, the present invention is not limited to said configuration, and diode-connected transistors may also be connected in 2 or more stages in order to control the fall characteristic. Furthermore, two-stage diode-connected transistors may be connected in 2 or more stages between node ND3 and the drain of transistor QP3 in order to control the rise characteristic more finely.
As explained above, in the driving circuit of the present invention, because the diode-connected transistors and resistor elements are connected in parallel at the driver part which generates the gate voltage of the current output transistor, transitional characteristics of the driving current during the rise and fall can be improved, balance between the rise delay time and the fall delay time with respect to the control signal can be maintained, and the output timing of the driving current can be controlled easily.
In addition, with the present invention, occurrence of ringing during transition of the driving current can be prevented, and the stability of the driving current can be improved.
Furthermore, in the present invention, unlike a normal CMOS inverter, because a diode-connected transistor and resistor element are connected in parallel between a PMOS transistor and nMOS transistor at the driver part, the ON current can be controlled to be low when the output voltage switches, so that the power consumption can be reduced. In addition, unlike a normal CMOS inverter, because only diode-connected MOS transistors and resistor elements connected in parallel with them are added at the driver part of the present invention, advantageously the circuit configuration does not get complicated, and the layout is unlikely to be affected.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3916430 *Mar 14, 1973Oct 28, 1975Rca CorpSystem for eliminating substrate bias effect in field effect transistor circuitsUS4039862 *Jan 19, 1976Aug 2, 1977Rca CorporationLevel shift circuitUS6049228 *Dec 15, 1997Apr 11, 2000Samsung Electronics, Co., Ltd.Level shifter for a liquid crystal displayUS6285233 *Oct 28, 1999Sep 4, 2001Stmicroelectronics S.R.L.Low consumption electronic level shifter deviceUS6307398 *Dec 19, 2000Oct 23, 2001Micron Technology, Inc.Low power, high speed level shifter* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS7002392 *Apr 8, 2004Feb 21, 2006Fujitsu LimitedConverting signals from a low voltage domain to a high voltage domainUS7091751 *Jun 17, 2004Aug 15, 2006Samsung Electronics Co., Ltd.Low-power and low-noise comparator having inverter with decreased peak currentUS7496491 *Jul 6, 2005Feb 24, 2009Renesas Technology Corp.Delay calculation method capable of calculating delay time with small margin of errorUS20090237126 *Mar 24, 2008Sep 24, 2009Elite Semiconductor Memory Technology Inc.Gate driver for switching power mosfetUS20110175449 *Jan 18, 2011Jul 21, 2011Sanyo Electric Co., Ltd.Power supply circuit* Cited by examinerClassifications U.S. Classification326/81, 326/86, 326/63, 327/333International ClassificationH03K17/04, H03K17/687, B41J2/05, H03K17/0412, H03K17/16, H03K19/0185Cooperative ClassificationH03K17/163, H03K17/04123European ClassificationH03K17/0412BLegal EventsDateCodeEventDescriptionSep 23, 2011FPAYFee paymentYear of fee payment: 8Sep 14, 2007FPAYFee paymentYear of fee payment: 4Dec 3, 2002ASAssignmentOwner name: TEXAS INSTRUMENTS INCORPORATED, TEXASFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HONDA, NORIFUMI;REEL/FRAME:013551/0866Effective date: 20021121Owner name: TEXAS INSTRUMENTS INCORPORATED PO BOX 655474, M/SFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HONDA, NORIFUMI /AR;REEL/FRAME:013551/0866RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google