Source: http://www.google.com/patents/US5848001?dq=5,884,272
Timestamp: 2014-09-19 11:05:11
Document Index: 211744816

Matched Legal Cases: ['art 22', 'art 23', 'art 25', 'art 22', 'art 26', 'art 23', 'art 25', 'art 26', 'art 22', 'art 22', 'art 26', 'art 31', 'art 34', 'art 34', 'art 31', 'art 31', 'art 31', 'art 35', 'art 31', 'art 31', 'art 31']

Patent US5848001 - Semidirect sensing circuit having combined read and write data bus - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign in<nobr>Advanced Patent Search</nobr>PatentsA sensing circuit, in which a semidirect system is used for simplifying a circuit system, is disclosed. The sensing circuit includes: a data bus having a data line and a data bar line for reading operations and/or writing operations; a first transistor for controlling an indirect read operation; a second...http://www.google.com/patents/US5848001?utm_source=gb-gplus-sharePatent US5848001 - Semidirect sensing circuit having combined read and write data busAdvanced Patent SearchPublication numberUS5848001 APublication typeGrantApplication numberUS 08/874,854Publication dateDec 8, 1998Filing dateJun 13, 1997Priority dateApr 9, 1997Fee statusPaidAlso published asCN1110052C, CN1195865A, DE19751268A1, DE19751268B4Publication number08874854, 874854, US 5848001 A, US 5848001A, US-A-5848001, US5848001 A, US5848001AInventorsDong Gyeun KimOriginal AssigneeLg Semicon Co., Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (3), Referenced by (4), Classifications (11), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetSemidirect sensing circuit having combined read and write data busUS 5848001 AAbstract A sensing circuit, in which a semidirect system is used for simplifying a circuit system, is disclosed. The sensing circuit includes: a data bus having a data line and a data bar line for reading operations and/or writing operations; a first transistor for controlling an indirect read operation; a second and third transistor, connected to the data lines, respectively, each also being connected to the same end of said first transistor, for selectively connecting one of the data lines to the first transistor; and a fourth transistor and a fifth transistor for selectively connecting the data bus to the bit line and the bit bar line, respectively, to control a direct writing operation.
What is claimed is: 1. A semidirect sensing circuit in a DRAM comprising:a combined read and write data bus having plural data lines, each said data line being for both reading operations and writing operations; a reading operation circuit connected between a bit line and said data bus and between a bit bar line and said data bus, for performing an indirect reading operation; and a writing operation circuit, having components distinct from said reading operation circuit and connected between said bit line and said data bus and between said bit bar line and said data bus, for performing a direct writing operation. 2. A sensing circuit as claimed in claim 1, wherein said reading operation circuit includes:a first transistor for controlling whether said indirect read operation occurs; and a second and third transistor, connected to said data lines, respectively, and each connected to the same end of said first transistor, for selectively connecting one of said data lines to said first transistor. 3. A sensing circuit as claimed in claim 2, wherein said transistors are NMOS transistors.
4. A sensing circuit as claimed in claim 2, wherein said second transistor is connected to a first one of said data lines, said third transistor is connected to a second one of said data lines, the gates of said first and second transistors are connected to said bit and bit bar lines, respectively, and a second end of said first transistor is connected to Vss.
5. A sensing circuit as claimed in claim 4, wherein said gate of said first transistor is connected to a read column decoding signal such that said first transistor is switched ON/OFF thereby.
6. A sensing circuit as claimed in claim 1, wherein said writing operation circuit includes:a first single transistor for selectively connecting a first data line of said data bus to said bit line; and a second single transistor for selectively connecting a second line of said data bus to said bit bar line. 7. A sensing circuit as claimed in claim 6, wherein said transistors are NMOS transistors.
8. A sensing circuit as claimed in claim 6, wherein said gates of said first and second transistors are connected to a write column decoding signal, respectively, such that said first and second transistors are switched ON/OFF thereby.
9. A sensing circuit as claimed in claim 1, further comprising a sense amplifier connected to said bit line and said bit bar line for sensing said amplifying signals from said bit line and said bit bar line, respectively. data bus, for performing a direct writing operation.
10. A semidirect sensing circuit in a DRAM comprising:a combined read and write data bus having plural bus lines, each said bus line being used both in a reading operation as well as a writing operation; a first transistor for controlling said read operation; a second and third transistor, connected to said data lines, respectively, and each connected to the same end of said first transistor, for selectively connecting one of said data lines to said first transistor; a single fourth transistor for selectively connecting a first data line of said data bus to said bit bar line; and a single fifth transistor for selectively connecting a second data line of said data bus to said bit bar line. 11. A sensing circuit as claimed in claim 10, wherein said second transistor is connected to a first one of said data lines, said third transistor is connected to a second one of said data lines, the gates of said second and third transistors are connected to said bit and bit bar lines, respectively, and a second end of said first transistor is connected to Vss.
12. A sensing circuit as claimed in claim 11, wherein said transistors are included in a reading operation circuit.
13. A sensing circuit as claimed in claim 10, wherein the gates of said single fourth and single fifth transistors are connected to a write column decoding signal, respectively, such that said fourth and fifth transistors are switched ON/OFF thereby.
14. A sensing circuit as claimed in claim 13, wherein said single fourth and single fifth transistors are included in a writing operation circuit.
15. A sensing circuit as claimed in claim 10, further comprising a sense amplifier connected to said bit line and said bit bar line for sensing said amplifying signals from said bit line and said bit bar line, respectively.
16. A sensing circuit as claimed in claim 10, wherein said transistors are NMOS transistor.
17. A sensing circuit as claimed in claim 10, wherein said transistors are PMOS transistor.
18. A sensing circuit as claimed in claim 10, wherein each of said transistors is one of NMOS and PMOS transistor.
FIELD OF THE INVENTION The present invention relates to a sensing circuit, and more particularly to a semidirect sensing circuit having a reduced transistor count, thereby simplifying a circuit system.
BACKGROUND OF THE INVENTION A conventional sensing amplifier circuit for a 1-bit cell size DRAM will be explained with reference to the attached drawings. FIG. 1 illustrates a conventional direct sensing circuit. FIG. 2 illustrates a conventional indirect sensing circuit improvement upon FIG. 1.
In the conventional indirect sensing circuit of FIG. 1, the bit line (B/L) and the bit bar line (/B/L) are connected to a sense amplifier 10 and to transistors M11 and M12, respectively. The transistors M11 and M12 are connected to a data bus (DB) line and a data bus bar (/DB) line, respectively. The gates of the transistors M11 and M12 are commonly connected to a column switching (CD) signal line.
The data bus (DB) and data bus bar (/DB) lines are each precharged to 1/2(Vcc) prior to a read operation. A datum in a memory cell is represented by either Vcc (a logical one) or Vss (ground, or a logical zero). When the memory cell voltage is read out of the cell onto the data bus line, however, the much greater capacitance of the data bus lines (than the capacitance of the bit lines) cause the datum to make only a very small increase (indicating a logical one) or decrease (indicating a logical zero) in the magnitude of the signals on the data bus lines.
The sense amplifier of the conventional FIG. 1 had to be extremely sensitive in order to discriminate a logical one value from a logical zero value. Also, the response time of FIG. 1 was slow because the sense amplifier had to charge the bit lines and the data bus lines to their respective values after sensing the state of the cell.
The sensing circuit of conventional FIG. 2 improved upon the sensing circuit of the conventional FIG. 1a by splitting the data bus and data bus bar lines into a pair of read and read bar lines and a pair of write and write bar lines.
Referring to FIG. 2, the conventional indirect sensing circuit includes a sensing amplifier 21, a read data bus part 22, a write data bus part 23, a read out transistor part 25 for providing a data signal on the read data bus part 22 under the control of the bit line (B/L) and of the bit bar line (/B/L) during reading, and a write in transistor part 26 for providing a data signal from the write data bus part 23 under the control of the column switching signal (CD) 24 to a bit line or a bit bar line during writing. The read out transistor part 25 includes a first transistor M21, a second transistor M22 and a seventh transistor M27 for receiving a column switching signal 24. The write in transistor part 26 includes a third transistor M23 and a fifth transistor M25 both for being operative on reception of the column switching signal 24 and a fourth transistor M24 and a sixth transistor M26 for being operative on reception of a write signal WSK.
The operation of the conventional indirect sensing circuit will be explained.
In a reading operation, a datum written on the bit line or the bit bar line is amplified in the sense amplifier 21, and when a column decoding (switching) signal (Column Decoding: CD) transits from low to high, the seventh transistor M27 is turned on. Whichever of the first transistor M21 or the second transistor M22 that is connected to the high signal on the bit line or the bit bar line will be turned on and a current path from one of the lines of the read data bus part 22 to ground Vss will be formed. The turned on transistor (either M21 or M22), pulled down to the grounded terminal of the seventh transistor M27, induces a voltage difference on the read data bus part 22 by grounding the respective one of the two data bus lines that had been precharged to 1/2 Vcc. In this circumstance, the write in transistor part 26 is not operative because the write signal WSK is maintained at a low value.
In a writing operation in which a datum is written to the cell over the bit line or the bit bar line, the write signal WSK transitions from a low signal to a high signal to turn on the fourth transistor M24 and the sixth transistor M26. The column switching/decoding (CD) signal is also transitions from a low signal to a high signal to turn on both the third transistor M23 and the fifth transistor M25. Then, the data in the write data bus part is transferred to the bit line and the bit bar line through the turned on third, fourth, fifth and sixth transistors (M23, M24, M25 and M26). Thus, the conventional indirect sensing circuit uses a indirect sensing system, in which a data bus part is separated into the read data bus part and the write data bus part, in controlling a reading operation and a writing operation.
However, the conventional sensing amplifier circuit of FIG. 2 requires 5 additional transistors (versus FIG. 1). Consequently, the circuit of FIG. 2 suffers an increase of an area occupied by the sensing amplifier circuit in comparison to a indirect system of FIG. 1 because the data bus part of FIG. 2 is divided into the read data bus part and the write data bus part and the control connections of the reading and writing operations are separated.
SUMMARY OF THE INVENTION Accordingly, the present invention is directed to a sensing circuit that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
An object of the present invention is to provide a sensing circuit in which a semidirect sensing system having a reduced transistor count, which simplifies the sensing circuit system.
To achieve these and other advantages, the present invention provides a semidirect sensing circuit that comprises: a data bus having plural data lines for reading operations and writing operations, respectively; a reading operation circuit connected between a bit line and said data bus and between a bit bar line and said data bus, for performing an indirect reading operation; and a writing operation circuit connected between a bit line and said data bus and between a bit bar line and said data bus, for performing a direct writing operation.
BRIEF DESCRIPTION OF THE DRAWINGS The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate exemplary embodiments of the invention and But do not limit the invention.
FIG. 1 illustrates a conventional direct sensing circuit;
FIG. 2 illustrates a conventional semidirect sensing circuit; and
FIG. 3 illustrates a semidirect sensing circuit in accordance with a preferred embodiment of the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. FIG. 3 illustrates a semidirect sensing circuit in accordance with a preferred embodiment of the present invention.
The semidirect sensing circuit of the present invention mixes aspects of a direct sensing system and an indirect sensing system.
Referring to FIG. 3, the sensing circuit of the present invention has a bit line (B/L) and a bit bar line (/B/L) each of which is connected to a sensing amplifier 30. There are first and second transistors M31 and M32 for reading, each having a gate connected to the bit line and the bit bar line, respectively and one end connected to lines 31a and 31b, respectively, of a data bus part 31. The other terminals of the first and second transistors M31 and M32 are connected to a fifth transistor M35. The fifth transistor M35 receives a read column decoding (CDR) signal line 32 on its gate, which controls whether the transistors M31 and M32 are connected to ground, i.e., the other end of the fifth transistor M35 is connected to a ground terminal Vss.
The first transistor M31 and the second transistor M32 (connected to the bit line and the bit bar line, respectively) and the fifth transistor M35 are included in a reading operation part 34 of FIG. 3. The reading operation part 34 causes a voltage difference (i.e., one of the two 1/2 Vcc precharged data lines 31a and 31b is grounded) on the data bus part 31 for making a reading operation.
The third transistor M33 and a fourth transistor M34 of FIG. 3 have their gates commonly connected to a write column decoding (CDW) signal line 33 and their ends connected to the bit line and the bit bar line, respectively. The other end of the third transistor M33 is connected to the data bus line 31a of the data bus part 31 (to which is also connected the first transistor M31) and the other end of the fourth transistor M34 is connected to the data bus line 31b of the data bus part 31 (to which is also connected the second transistor M32). The third transistor M33 and the fourth transistor M34 are included in a writing operation part 35.
The operation of the sensing circuit in accordance with a preferred embodiment of the present invention will be explained with reference to the attached drawing.
The reading operation is carried out by an indirect sensing system, indirect in the sense that the data bus part is never directly connected to the bit lines. For example, upon application of a high datum to the bit line and a low datum to the bit bar line, the high and low data are amplified in the sensing amplifier 30. The read column decoding signal(CDR) transitions from a low signal to a high signal to turn on the fifth transistor M35. In this circumstance, the first transistor M31 (having the high signal applied thereto) is turned on to provide the low datum only to a bus line 31f data bus part 31 (bus line 31b remaining at 1/2 Vcc). This causes a voltage difference on the data bus part 31. In this circumstance, the write column decoding signal (CDW) 33 is maintained at a low value to keep both the third transistor M33 and the fourth transistor M34 at a turned off state, i.e., so that the data bus part 31 is not connected directly to the bit and bit bar lines through the third and fourth transistors M33 and M34.
The writing operation is carried out by a direct sensing system. The write column decoding signal (CDW) 33 transitions from a low signal to a high signal to turn on the third transistor M33 and the fourth transistor M34. The data on the data bus part is provided to the bit line and the bit bar line by the direct connection through the turned on third and fourth transistors, M33 and M34, respectively. During the writing operation, the read column decoding signal (CDR) is maintained low to maintain the fifth transistor M35 at a turned off state and so prevent a path to ground Vss therethrough.
During the write operation, a current conducting path could exist from the bit line, through the first transistor M31, through the second transistor M32, to the bit bar line. Such a path could only exist if both the bit line and the bit bar line transition to a high signal. As their names reflect, the bit bar line always carries a signal inverse to the signal on the bit line. Consequently, the bar and bit bar lines will never both apply a high signal, so the first transistor M31 and the second transistor M32 will never be turned on at the same time during the writing operation.
The five transistors M31 to M35 of exemplary FIG. 3 have been depicted as NMOS transistors. As an alternative, all of them could be PMOS transistors. As a further alternative, the semidirect sensing circuit could be implemented in CMOS technology. In other words, the present invention is not limited to a particular transistor technology. The changes necessary to adopt an alternative implementation are within the ordinary level of skill in the art.
The sensing circuit of the present invention has the following advantages.
In comparison to the conventional indirect sensing system, the semidirect sensing circuit of the present invention can reduce the number of data lines in the data bus part by a half because the data bus part need not be divided into a separate bus for reading and another bus for writing. Since the number of switches of the transistors can be reduced from the conventional 7 to 5, a device packing density can be made higher.
It will be apparent to those skilled in the art that various modifications and variations can be made in the sensing circuit of the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention as would be obvious to one of ordinary skill in the art, and it is intended that there modification and variation be included within the scope of the appended claims and their equivalents.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5625599 *Oct 26, 1995Apr 29, 1997Kabushiki Kaisha ToshibaSemiconductor memory having decoded sense amplifier drive linesUS5657275 *Feb 19, 1993Aug 12, 1997Sharp Kabushiki KaishaSemiconductor memory device including sense amplifier for high-speed write operationUS5703814 *Jul 16, 1996Dec 30, 1997Fujitsu LimitedSemiconductor memory device having dual boosting circuits to reduce energy required to supply boosting voltages* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS6084811 *Aug 6, 1999Jul 4, 2000Texas Instruments IncorporatedPhased sense amplifiersUS6191990 *Feb 22, 2000Feb 20, 2001Hitachi, Ltd.Semiconductor integrated circuit device having stabilizing capacitors connected between power lines of main amplifiersUS6697293Apr 12, 2002Feb 24, 2004International Business Machines CorporationLocalized direct sense architectureUS6711078Jul 1, 2002Mar 23, 2004International Business Machines CorporationWriteback and refresh circuitry for direct sensed DRAM macro* Cited by examinerClassifications U.S. Classification365/190, 365/208, 365/207International ClassificationG11C11/4096, G11C7/10, G11C11/409, G11C11/407Cooperative ClassificationG11C7/10, G11C11/4096European ClassificationG11C7/10, G11C11/4096Legal EventsDateCodeEventDescriptionMay 25, 2010FPAYFee paymentYear of fee payment: 12May 12, 2006FPAYFee paymentYear of fee payment: 8May 16, 2002FPAYFee paymentYear of fee payment: 4Jun 13, 1997ASAssignmentOwner name: LG SEMICON CO., LTD, KOREA, REPUBLIC OFFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DONG-GYEUN, KIM;REEL/FRAME:008640/0951Effective date: 19970527RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google