Source: http://www.google.com/patents/US7879677?dq=5,915,131
Timestamp: 2016-05-27 18:21:45
Document Index: 611148495

Matched Legal Cases: ['Application No. 10', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'art 3', 'arts 3', 'art 3', 'art 3', 'art 3']

Patent US7879677 - Methods of forming FinFETs and nonvolatile memory devices including FinFETs - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA FinFET includes a fin that is on a substrate and extends away from the substrate. A device isolation layer is disposed on the substrate on both sides of the fin. An insulating layer is between the fin and the substrate. The insulating layer is directly connected to the device isolation layer and has...http://www.google.com/patents/US7879677?utm_source=gb-gplus-sharePatent US7879677 - Methods of forming FinFETs and nonvolatile memory devices including FinFETsAdvanced Patent SearchPublication numberUS7879677 B2Publication typeGrantApplication numberUS 12/170,976Publication dateFeb 1, 2011Filing dateJul 10, 2008Priority dateJun 23, 2005Fee statusLapsedAlso published asUS7495285, US20060292781, US20080265308Publication number12170976, 170976, US 7879677 B2, US 7879677B2, US-B2-7879677, US7879677 B2, US7879677B2InventorsChang-Hyun LeeOriginal AssigneeSamsung Electronics Co., Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (30), Referenced by (17), Classifications (23), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetMethods of forming FinFETs and nonvolatile memory devices including FinFETs
US 7879677 B2Abstract
A FinFET includes a fin that is on a substrate and extends away from the substrate. A device isolation layer is disposed on the substrate on both sides of the fin. An insulating layer is between the fin and the substrate. The insulating layer is directly connected to the device isolation layer and has a different thickness than the device isolation layer. A gate electrode crosses over the fin. A gate insulating layer is between the gate electrode and the fin. Source and drain regions are on the fins and on opposite sides of the gate electrode. Related nonvolatile memory devices that include FinFETs and methods of making FinFETs and nonvolatile memory devices are also disclosed.
1. A method of forming a FinFET comprising:
forming a mask pattern that defines a fin region on a semiconductor substrate;
etching the semiconductor substrate using the mask pattern as an etch mask to form a fin that protrudes from the semiconductor substrate and a trench on both sides of the fin;
forming a device isolation layer in the trench on both sides of the fin;
forming an insulating layer under the fin, wherein the insulating layer is directly connected to the device isolation layer and has a different thickness than the device isolation layer;
forming a gate insulating layer on the fin; and
forming a gate electrode that crosses over the fin, wherein the gate insulating layer is between the gate electrode and the fin,
wherein forming the device isolation layer and forming the insulating layer comprise:
forming a spacer covering sidewalls of the fin;
performing an oxidation process to form the device isolation layer in the trench and, simultaneously, to form the insulating layer under the fin; and
removing the spacer,
wherein a central portion of the insulating layer between the fin and the substrate is thinner than outer portions of the insulating layer adjacent to edges of the fin.
forming a charge storage layer on the gate insulating layer; and
forming a blocking insulating layer on the charge storage layer, wherein the gate electrode is formed directly on the blocking insulating layer.
forming a first mask pattern that exposes portions of a semiconductor substrate;
etching the semiconductor substrate using the first mask pattern as an etch mask to form a plurality of fins that extend away from the substrate and are arranged as a pattern of lines, and to form a trench on both sides of each of the fins;
forming a device isolation layer in the trenches;
forming an insulating layer under the fin, wherein the insulating layer is directly connected to the device isolation layers and has a different thickness than the device isolation layers;
forming a tunnel insulating layer on the fins;
forming a charge storage layer on the tunnel insulating layer;
forming a blocking insulating layer on the charge storage layer;
forming a gate conductive layer on the blocking insulating layer; and
patterning the gate conductive layer to form a plurality of word lines that cross over the fins
wherein etching the semiconductor substrate using the first mask pattern as an etch mask to form a plurality of fins comprises forming a fin connection part having the same height as the fins,
forming a spacer covering sidewalls of the first mask pattern, the fins, and the fin connection part;
performing an oxidation process to form the device isolation layer in the trench and, simultaneously, to form the insulating layer under each of the fins and the fin connection part; and
wherein a central portion of the insulating layer between the fins and the substrate is thinner than outer portions of the insulating layer adjacent to edges of the fins.
4. The method of claim 3, wherein the fin connection part laterally extends to directly contact adjacent fins and is configured to conduct a voltage thereto.
5. The method of claim 3, further comprising forming a contact on the fin connection part that is configured to conduct a voltage thereto. Description
This application is a divisional of U.S. application Ser. No. 11/473,487, filed Jun. 23, 2006 now U.S. Pat. No. 7,495,285, and claims priority under 35 USC �119 to Korean Patent Application No. 10-2005-0054688 filed on Jun. 23, 2005, the content of both of which are incorporated herein by reference in their entirety.
The present invention relates to semiconductor devices and methods of forming the same, and more particularly, to fin field effect transistors (FinFETs) and nonvolatile memory devices using FinFETs, and methods of forming the same.
As device feature sizes and associated design rules continue to be driven smaller, transistors having a general horizontal channel structure are increasingly more difficult to manufacture. There appears to be some limitations to the ability to scale down horizontal channel structure transistors. One potentially serious limitation is a short channel effect and a drain induced barrier lower (DIBL) effect, which can occur more often as the channel length is shortened. When the channel length is reduced to 50 nm or less in some conventional transistors, the degree of dispersion of the device characteristics increases due to variability in the parameters of the fabrication process. Moreover, if the channel length is reduced to 30 nm or less, it is known to be more difficult for a transistor to exhibit desired operational characteristics because of strong short channel effects and DIBL effects.
In conventional transistors, a gate electrode may be formed over only the horizontal channel so that an electric field is applied asymmetrically to upper and lower portions of the channel. As a result, the gate electrode may not effectively control the transistor between ON/OFF states, and short channel effects due to the reduction of the channel length can become a serious problem.
A double gate transistor is a type of device that has been researched in an attempt to overcome problems associated with transistors having horizontal channel structures. The double gate transistor can have a structure in which the channel is formed to be 30 nm or less thick, and a gate encompasses the channel or is disposed on both sides of the channel. Because the gate electrode is formed on both sides of the thin channel in the double gate transistor, every region of the channel is influenced by the gate electrode. Therefore, because charge flow can be inhibited between a source and a drain when the transistor is turned off, it may be possible to reduce power consumption. Further, it may be possible to effectively control the transistor between ON/OFF states. In the double gate MOS transistor, the width of a silicon layer in which the channel is formed is small, so it is possible to increase the controllability of the gate with respect to the channel. Because the silicon layer can have a width that is in a range of nanometers to tens of nanometers, the double gate transistor is also called a fin field effect transistor (FinFET) due to its shape.
A floating trap type nonvolatile memory device with a FinFET structure will now be explained. Referring to FIG. 17, a plurality of fins 101 are arranged in the shape of lines which extend away from a semiconductor substrate 100, and a device isolation layer 102 is disposed between the fins 101. A plurality of word lines 110, which are parallel with one another, cross over the fins 101. Between the word lines 110 and the fins 101, there are interposed a tunnel insulating layer 104, a charge storage layer 106, and a blocking insulating layer 108 which are stacked in sequence.
When programming a first cell transistor TR1, a program voltage is applied to a corresponding word line 110 and a predetermined voltage, e.g., 0 V, is applied to a channel region of the first cell transistor TR1 so that charges are trapped in the charge storage layer 106 of the first cell transistor TR1 in response to a large voltage difference. At this time, a channel region of an adjacent second cell transistor TR2 is maintained to be a floating voltage higher than 0 V, for example. However, if the device isolation layer 102 is thin, a channel is also formed under the device isolation layer 102 and a leakage current flows in the direction of the illustrated arrow of FIG. 17. Resultingly, there may occur a program disturbance by which the second cell transistor TR2 is undesirably programmed.
In an attempt to avoid the undesirable programming of an adjacent non-selected cell transistor, the device isolation layer 102 may be formed thicker than a predetermined thickness. However, the thickness of the device isolation layer 102 is restricted by the height of the fin 101. Another approach may be to isolate the fin from adjacent fins by forming the fin 101 on a silicon-on-insulator (SOI) substrate. However, SOI substrate processes can be very expensive and a back bias may not be applied thereto.
Some embodiments of the present invention provide a fin field effect transistor (FET) and related nonvolatile memory devices which may be capable of reducing the occurrence of or preventing program disturbances.
Some other embodiments of the present invention provide a method of forming a nonvolatile memory device using a FinFET that may be capable of reducing the occurrence of or preventing program disturbances.
In accordance with some embodiments, the FinFETs include an insulating layer between their fins and a substrate to improve the isolation of the fins from one another.
In some embodiments, a FinFET includes a fin that is on a substrate and extends away from the substrate. A device isolation layer is disposed on the substrate on both sides of the fin. An insulating layer is between the fin and the substrate. The insulating layer is directly connected to the device isolation layer and has a different thickness than the device isolation layer. A gate electrode crosses over the fin. A gate insulating layer is between the gate electrode and the fin. Source and drain regions are on the fins and on opposite sides of the gate electrode.
The insulating layer may allow two adjacent fins to be sufficient isolated from one another so that they may operate independently, and may reduce the occurrence of or preventing program disturbances.
In some further embodiments, the FinFET further includes a charge storage layer between the gate insulating layer and the gate electrode, and a blocking insulating layer between the charge storage layer and the gate electrode. A central portion of the insulating layer between the fin and the substrate may be thinner than outer portions of the insulating layer adjacent to edges of the fin. The fin may include an upper fin and a lower fin aligned with one another on opposite sides of, and separated by, the insulating layer. The device isolation layer may cover sidewalls of the lower fin. The upper fin may have the same width as the lower fin. Alternatively, the upper fin may be narrower than the lower fin.
According to some other embodiments of the present invention, a nonvolatile memory device includes a plurality of fins on a semiconductor substrate and which extend away from the substrate and are arranged as a pattern of lines. A device isolation layer is disposed on the semiconductor substrate on both sides of each of the fins. A tunnel insulating layer is on the fins. A charge storage layer is on the tunnel insulating layer. A blocking insulating layer is on the charge storage layer. A plurality of word lines are on the blocking insulating layer and cross over the fins. A pair of impurity regions are on each of the fins and on opposite sides of each of the word lines. An insulating layer is between the fin and the substrate. The insulating layer is directly connected to the device isolation layer and has a different thickness than the device isolation layer.
In some further embodiments, a central portion of the insulating layer between each of the fins and the substrate may be thinner than outer portions of the insulating layer adjacent to edges of the fins. Each of the fins may include an upper fin and a lower fin aligned with one another on opposite sides of, and separated by, the insulating layer. The device isolation layer may cover sidewalls of the lower fin. The upper fin may have the same width as the lower fin. Alternatively, the upper fin may be narrower than the lower fin.
In some further embodiments, a fin connection part may extend from the semiconductor substrate and may have the same height as the fin. The device isolation layer adjacent to the fin connection part may have a top surface that is equal in height or higher than a top surface of the fin connection part. The insulating layer may not be disposed in the fin connection part. The fin connection part may laterally extend to directly contact adjacent fins. A contact or an interconnection may be on the fin connection part and configured to conduct a voltage thereto
In some further embodiments, the nonvolatile memory device further includes ground select lines and string select lines crossing over the fins and on opposite sides of the plurality of word lines. The ground select line, the string select line, and the word lines form one string, and the fin connection part is between an adjacent pair of the ground select lines.
Some other embodiments of the present invention are directed to methods of forming a FinFET in which an oxidation process is performed to form the insulating layer under the fin to isolate the fin from adjacent fins. The methods include forming a mask pattern that defines a fin region on a semiconductor substrate. The semiconductor substrate is etched using the mask pattern as an etch mask to form a fin that protrudes from the semiconductor substrate and a trench on both sides of the fin. A device isolation layer is formed in the trench on both sides of the fin. An insulating layer is formed in the fin. The insulating layer is directly connected to the device isolation layer and has a different thickness than the device isolation layer. A gate insulating layer is formed on the fin. A gate electrode is formed that crosses over the fin. The gate insulating layer is between the gate electrode and the fin.
The insulating layer and the device isolation layer may be easily formed without the use of a SOI substrate, which may reduce the cost of the fabrication process. In addition, because the respective fins are isolated by the insulating layer, it may be more easy to electrically isolate the devices when the thickness of the device isolation layer is very small. The FinFET may thereby be used in highly integrated semiconductor devices, such as those having device features of 50 nm or less.
In some further embodiments, a charge storage layer is formed on the gate insulating layer. A blocking insulating layer is formed on the charge storage layer, and the gate electrode is formed directly on the blocking insulating layer.
In some further embodiments, the device isolation layer and the insulating layer may be formed by: forming a spacer covering sidewalls of the fin; performing an oxidation process to form the device isolation layer in the trench and, simultaneously, to form the insulating layer under the fin; and removing the spacer. A central portion of the insulating layer between the fin and the substrate may be thinner than outer portions of the insulating layer adjacent to edges of the fin.
In some further embodiments, the device isolation layer and the insulating layer may be formed by: filling the trench with the device isolation layer; etching back the device isolation layer to partially expose sidewalls of the fin and to leave a portion of the device isolation layer in a lower portion of the trench; forming a spacer covering the exposed sidewalls of the fin; forming the insulating layer in the fin by performing a first oxidation process to separate the fin into an upper fin and a lower fin, wherein the insulating layer is directly connected to the device isolation layer; and removing the spacer to expose the sidewall of the fin. A central portion of the insulating layer between the fin and the substrate may be thinner than outer portions of the insulating layer adjacent to edges of the fin. The upper fin may have the same width as the lower fin. The mask pattern may be removed at the same time that the spacer is removed, and the method may further include, after removing the spacer: forming an oxide layer on a top surface and sidewalls of the fin by performing a second oxidation process that reduces the width of the fin; and removing the oxide layer.
In some further embodiments, the device isolation layer and the insulating layer may be formed by: filling the trench with the device isolation layer; etching back the device isolation layer to partially expose sidewalls of the fin and to leave a portion of the device isolation layer in a lower portion of the trench; forming an oxide layer on the sidewalls of the fin by performing a first oxidation process that reduces the width of the fin; forming a spacer covering the exposed sidewall of the fin; performing a second oxidation process to form the insulating layer in the fin; and removing the spacer and the oxide layer. A central portion of the insulating layer between the fin and the substrate may be thinner than outer portions of the insulating layer adjacent to edges of the fin, and the upper fin may be narrower than the lower fin.
According to some other embodiments of the present invention, a method of forming a nonvolatile memory device includes forming a first mask pattern that exposes portions of a semiconductor substrate. The semiconductor substrate is etched using the first mask pattern as an etch mask to form a plurality of fins that extend away from the substrate and are arranged as a pattern of lines, and to form a trench on both sides of each of the fins. A device isolation layer is formed in the trenches. An insulating layer is formed in the fin. The insulating layer is directly connected to the device isolation layers and has a different thickness than the device isolation layers. A tunnel insulating layer is formed on the fins. A charge storage layer is formed on the tunnel insulating layer. A blocking insulating layer is formed on the charge storage layer. A gate conductive layer is formed on the blocking insulating layer. The gate conductive layer is patterned to form a plurality of word lines that cross over the fins.
In some further embodiments, a central portion of the insulating layer between the fin and the substrate is thinner than outer portions of the insulating layer adjacent to edges of the fins, and the upper fin has the same width as the lower fin. The method may further include, after removing the first mask pattern, the second mask pattern, and the spacer: forming an oxide layer on a top surface and sidewalls of the fins by performing a second oxidation process that reduces the width of the fins; and removing the oxide layer.
In some further embodiments, the device isolation layer and the insulating layer may be formed by: filling the trench with the device isolation layer; forming a second mask pattern covering the fin connection part and a portion of the device isolation layer adjacent to the fin connection part; etching the device isolation layer, using the first and second mask patterns as an etch mask, to form a sidewall device isolation layer covering sidewalls of the fin connection part and, simultaneously, to partially expose sidewalls of the fins while a portion of the device isolation layer remains in a lower portion of the trench; removing the second mask pattern; performing a first oxidation process to form an oxide layer on the exposed sidewalls of the fins and, simultaneously, to reduce the width of the fins; forming a spacer covering the first mask pattern, sidewalls of the device isolation layer, and sidewalls of the oxide layer; forming an insulating layer in the fins by performing a second oxidation process to separate each of the fins into an upper fin and a lower fin; removing the first mask pattern and the spacer; and removing the oxide layer. A central portion of the insulating layer between the fin and the substrate may be thinner than outer portions of the insulating layer adjacent to edges of the fins, and the upper fin is narrower than the lower fin.
FIG. 1 is a plane view of a NAND type nonvolatile memory device according to an embodiment of the present invention;
FIG. 2A is a cross-sectional view taken along the line I-I′ of FIG. 1 according to an embodiment of the present invention;
FIG. 2B is a cross-sectional view taken along the line II-II′ of FIG. 1 according to an embodiment of the present invention;
FIG. 2C is an enlarged partial perspective view of the portion ‘B’ of FIG. 1 according to an embodiment of the present invention;
FIGS. 3A, 4A and 5A are cross-sectional views illustrating methods of forming the nonvolatile memory device of FIG. 2A according to some embodiments of the present invention;
FIGS. 3B, 4B and 5B are cross-sectional views illustrating methods of forming the nonvolatile memory device of FIG. 2B according to some embodiments of the present invention;
FIG. 3C is a perspective view illustrating methods of forming a fin and a fin connection part of the nonvolatile memory device of FIG. 1 according to some embodiments of the present invention;
FIG. 3D is a perspective view illustrating methods of forming a fin and a fin connection part of the nonvolatile memory device of FIGS. 15 and 16 according to some embodiments of the present invention;
FIG. 6A is a cross-sectional view taken along the line I-I′ of FIG. 1 according to another embodiment of the present invention;
FIG. 6B is a cross-sectional view taken along the line II-II′ of FIG. 1 according to another embodiment of the present invention;
FIGS. 7A, 8A and 9A are cross-sectional views illustrating methods of forming the nonvolatile memory device of FIG. 6A according to some embodiments of the present invention;
FIGS. 7B, 8B and 9B are cross-sectional views illustrating methods of forming the nonvolatile memory device of FIG. 6B according to some embodiments of the present invention;
FIG. 10A is a cross-sectional view taken along the line I-I′ of FIG. 1 according to another embodiment of the present invention;
FIG. 10B is a cross-sectional view taken along the line II-II′ of FIG. 1 according to another embodiment of the present invention;
FIG. 11A is a cross-sectional view illustrating methods of forming the nonvolatile memory device of FIG. 10A according to some embodiments of the present invention;
FIG. 11B is a cross-sectional view illustrating methods of forming the nonvolatile memory device of FIG. 10B according to some embodiments of the present invention;
FIGS. 12A, 13A and 14A are cross-sectional views illustrating methods of forming the nonvolatile memory device of FIG. 10A according to some embodiments of the present invention;
FIGS. 12B, 13B and 14B are cross-sectional views illustrating methods of forming the nonvolatile memory device of FIG. 10B according to some embodiments of the present invention;
FIGS. 15 and 16 are plane views of NAND type nonvolatile memory devices according to some other embodiments of the present invention; and
FIG. 17 is a cross-sectional view of a conventional nonvolatile memory device.
It will be understood that when an element or layer is referred to as being “on”, “connected to” or “coupled to” another element or layer, it can be directly on, connected or coupled to the other element or layer or intervening elements or layers may be present. In contrast, when an element is referred to as being “directly on,” “directly connected to” or “directly coupled to” another element or layer, there are no intervening elements or layers present. Like numbers refer to like elements throughout. As used herein, the term “and/or” and “/” includes any and all combinations of one or more of the associated listed items.
FIG. 1 is a plane view of a NAND type nonvolatile memory device according to an embodiment of the present invention. FIGS. 2A to 2C illustrate some embodiments of the present invention. FIG. 2A is a cross-sectional view taken along the line I-I′ of FIG. 1, and FIG. 2B is a cross-sectional view taken along the line II-II′ of FIG. 1. FIG. 2C is an enlarged partial perspective view of the portion ‘B’ of FIG. 1.
Referring to FIGS. 1, 2A, 2B and 2C, a plurality of fins 3 a arranged as lines parallel with one another extend upwardly away from a semiconductor substrate 1. In the central region of the plurality of fins 3 a, a fin connection part 3 b to which a voltage is directly applied is disposed. The fin connection part 3 b crosses over the plurality of fins 3 a and is connected to the fins 3 a. The fin 3 a can have the same height as the fin connection part 3 b and collectively form an active region. A device isolation layer 9 a is disposed on the semiconductor substrate 1 on both sides of each of the fin 3 a and the fin connection part 3 b. An insulating layer 9 b is disposed under the fin 3 a and it is connected to the device isolation layers 9 a on both sides thereof. The insulating layer 9 b isolates the respective fins 3 a. The insulating layer 9 b may be disposed under the fin connection part 3 b. The insulating layer 9 b is thinner than the device isolation layer 9 a. The insulating layer 9 b at the edges of the fin 3 a is thicker than the insulating layer 9 b at the center of the fin 3 a. The device isolation layer 9 a and the insulating layer 9 b can be formed of the same material, e.g., preferably, a silicon oxide layer.
A plurality of word lines WL are arranged such that they cross over the fins 3 a. On both sides of the word lines WL included in one string, a ground select line GSL and a string select line (not shown) are arranged. Herein, the string is symmetrically repeated. The word line WL is provided with a tunnel insulating layer 11 (also referred to as a gate insulating layer), a charge storage layer 13, a blocking insulating layer 15, and a gate conductive layer 17 (also referred to as a gate electrode) which are stacked in sequence. The ground select line GSL is provided with the tunnel insulating layer 11 and the gate conductive layer 17 stacked in sequence. It is preferable that the ground select line GSL and the string select line (not shown) do not have the charge storage layer 13. The fin connection part 3 b is disposed between the ground select line GSL and an adjacent ground select line or/and between a string select line and an adjacent string select line. An impurity region 22 is disposed on the fin 3 a and the fin connection part 3 b on both sides of the respective lines WL and GSL, and which forms source and drain regions on the fins on both sides of the gate conductive layer 17. Each line WL and GSL, the fins 3 a and the fin connection part 3 b are embedded with an interlayer insulating layer 21. A common source contact 23 penetrates through the interlayer insulting layer 21 to be connected with the upper portion of the fin connection part 3 b. Since the insulating layer 9 b is disposed under the fins 3 a in the nonvolatile memory device so that each fin 3 a is isolated from adjacent fins 3 a, it is possible to substantially inhibit or prevent a leakage current from flowing under the device isolation layer. Thus, erroneous programming of a non-selected adjacent transistor, referred to as a program disturbance, may be prevented during a device programming or other operation.
A method of forming the nonvolatile memory device of FIGS. 2A to 2C will now be explained with reference to FIGS. 3A, 3B, 3C, 4A, 4B, 5A and 5B. FIGS. 3A, 4A and 5A are cross-sectional views illustrating methods of forming the nonvolatile memory device of FIG. 2A. FIGS. 3B, 4B and 5B are cross-sectional views illustrating methods of forming the nonvolatile memory device of FIG. 2B. FIG. 3C is a perspective view illustrating a method of forming the fin and the fin connection part of the nonvolatile memory device of FIG. 1.
Referring to FIGS. 3A to 3C, a first mask pattern 5 is formed on the semiconductor substrate 1, wherein the first mask pattern 5 defines the fin 3 a and the fin connection part 3 b. The first mask pattern 5 may be formed of a material having an etch selectivity with respect to the semiconductor substrate 1. For example, the first mask pattern 5 may be formed of a single layer having a silicon nitride layer or a bi-layer having a silicon oxide layer and a silicon nitride layer. The semiconductor substrate 1 is etched using the first mask pattern 5 as an etch mask, to thereby form a trench 4. As a result, a plurality of fins 3 a arranged as parallel lines are formed along with the fin connection part 3 b which connects the fins 3 a. Referring to FIGS. 4A and 4B, a spacer layer (not shown) is formed on the entire surface of the semiconductor substrate 1, and is anisotropically etched so as to form a spacer 7 which covers the first mask pattern 5, the fins 3 a and the fin connection part 3 b. It may be preferable for the spacer layer to be formed of a layer which can prevent the penetration of oxygen, e.g., a silicon nitride layer.
Referring to FIGS. 5A and 5B, a first oxidation process is performed over the semiconductor substrate 1 in oxygen ambient. Therefore, the semiconductor substrate 1 on both sides of each of the fins 3 a and fin connection part 3 b is oxidized so that the thick device isolation layer 9 a is formed and, simultaneously, the insulating layer 9 b is formed under each of the fins 3 a and the fin connection part 3 b because oxygen penetrates under the spacer 7 nearby the substrate 1. The device isolation layer 9 a and the insulating layer 9 b are formed of a silicon oxide layer, and they are formed in the shape of a bird's beak because the layers 9 a and 9 b are formed through a local oxidation of silicon (LOCOS) process. During the first oxidation process, the upper portion and sidewalls of each of the fin 3 a and the fin connection part 3 b are protected by the first mask pattern 5 and the spacer 7, respectively, so that these regions are not oxidized.
Through subsequent operations, referring back to FIGS. 2A to 2C, the first mask pattern 5 and the spacer 5 are removed. Thereafter, the tunnel insulating layer 11, the charge storage layer 13, and the blocking insulting layer 15 are formed in sequence. For example, the tunnel insulating layer 11 and the blocking insulating layer 15 may be formed of a silicon oxide layer. The charge storage layer 13 may be formed of a dielectric layer of which the dielectric constant is higher than that of the silicon oxide layer. For instance, the charge storage layer 13 may be formed from at least one layer selected from the group consisting of a silicon layer, a silicon nitride layer, an aluminum oxide layer, a silicon germanium dot, a silicon dot, and a metal dot.
In the region where the ground select line GSL and the string select line will be formed, the blocking insulating layer 15 and the charge storage layer 13 are removed. Afterwards, a gate conductive layer 17 is entirely formed and patterned, to thereby form the respective lines. Thereafter, an ion implantation is performed so as to form the impurity region 22 on the fins 3 a and the fin connection part 3 b on both sides of the respective lines. Then, the interlayer insulating layer 21 is formed and patterned so as to form a contact hole exposing the fin connection part 3 b. Subsequently, the contact hole is filled with a conductive material to thereby form the common source contact 23. Although it is not shown in the drawings, an etch stop layer may be conformally formed before the formation of the interlayer insulating layer 21. Through the aforementioned method, the floating trap type nonvolatile memory device illustrated in FIGS. 2A to 2C may be formed.
According to some methods of forming the floating trap type nonvolatile memory device as described above, since the device isolation layer 9 a and the insulating layer 9 b may be more easily formed and without necessitating the use of a SOI substrate, the associated processes may be simplified and may be carried out more economically.
Another nonvolatile memory device will now be explained with reference to FIGS. 6A and 6B. Although this nonvolatile memory device has the same layout scheme illustrated in FIG. 1, it has a different cross-sectional structure than those of FIGS. 2A and 2B. FIGS. 6A and 6B are cross-sectional views of the nonvolatile memory device according to another embodiment of the present invention. Herein, FIG. 6A is a cross-sectional view taken along the line I-I′ of FIG. 1 and FIG. 6B is a cross-sectional view taken along the line II-II′ of FIG. 1.
Referring to FIGS. 1, 6A and 6B, an insulating layer 8 is connected to an upper portion of a device isolation layer 6 a. The insulating layer 8 is formed inside the fin 3 a so that the fin 3 a is separated into an upper fin 30 b and a lower fin 30 a. Herein, the upper fin 30 b can have the same width as the lower fin 30 a. In this embodiment, the insulating layer 8 is not disposed under a fin connection part 3 b. In this case, it is easy for a common source contact to be electrically connected to a well region (not shown) of a semiconductor substrate 1 through the fin connection part 3 b. Sidewalls of the fin connection part 3 b are covered with a sidewall device isolation layer 6 b, wherein the sidewall device isolation layer 6 b extends further away from the substrate 1 to provide a top surface which is higher (further away from the substrate 1) than the fin connection part 3 b. The sidewall device isolation layer 6 b may play a role in protecting the sidewall of the fin connection part 3 b from being damaged during the etching process. Therefore, it is possible to enhance a junction characteristic for the ground connection of the well region. The sidewall device isolation layer 6 b is positioned within a T zone of FIG. 1, which is an area adjacent to the fin connection part 3 b. Methods of forming the nonvolatile memory device are illustrated in FIGS. 6A and 6B and are explained with reference to FIGS. 7A, 7B, 8A, 8B, 9A and 9B. FIGS. 7A, 8A and 9A are cross-sectional views illustrating methods of forming the nonvolatile memory device of FIG. 6A. FIGS. 7B, 8B and 9B are cross-sectional views illustrating methods of forming the nonvolatile memory device of FIG. 6B.
After preparing the semiconductor substrate 1 having the cross-sectional structure as illustrated in FIGS. 3A and 3B, the device isolation layer 6 is formed to fill the trench 4. A planarization process is performed over the device isolation layer 6 using the first mask pattern 5 as a planarization stop layer, to thereby form the device isolation layer 6 in the trench 4. The device isolation layer 6 may be formed from at least one material selected from the group consisting of materials contained in the tunnel insulating layer 11, the charge storage layer 13, and the blocking insulating layer 15. For example, the device isolation layer 6 may be formed of a thermal oxide layer, a silicon nitride layer and/or a chemical vapor deposition (CVD) oxide layer.
Subsequently, referring to FIGS. 1, 8A and 8B, a second mask pattern 2 is formed to cover the fin connection part 3 b and the T zone adjacent to the fin connection part 3 b. Afterwards, an etch back process is performed over the device isolation layer 6 using the first and second mask patterns 5 and 2 as an etch mask so that the device isolation layer 6 a with a predetermined thickness remains under the trench 4 and, simultaneously, the sidewall device isolation layer 6 b is be formed to cover the sidewall of the fin connection part 3 b. Referring to FIGS. 9A and 9B, a spacer layer (not shown) is formed on the entire surface of the semiconductor substrate 1 and anisotropically etched, to thereby form the spacer 7. Thereafter, a first oxidation process is performed in an oxygen ambient such that the oxygen penetrates under the spacer 7 nearby by the substrate 1 so that the insulating layer 8 is formed under the fin 3 a. By means of the insulating layer 8, the fin 3 a is separated into the upper fin 30 b and the lower fin 30 a. Because the sidewall of the fin connection part 3 b is covered with the thick sidewall device isolation layer 6 b and the spacer 7, and thick device isolation layer 6 a is disposed on the substrate 1 on both sides of the fin connection part 3 b, it is difficult for the oxygen to penetrate therethrough so that the insulating layer 8 is not formed under the fin connection part 3 b. The mask patterns 5 and 2 and the spacer 7 are then removed. The second mask pattern 2 may be removed before forming the spacer 7. Thereafter, there are formed a word line WL, a ground select line GSL, a string select line (not shown), an impurity region 22, an interlayer insulating layer 21, and a common source contact 23, through the same operations as illustrated in the previous embodiments, whereby the nonvolatile memory device is completed. In the nonvolatile memory device, according to another embodiment, the device isolation layer 6 a is formed through deposition, etch-back, or the like so that it is easy to control the thickness of the device isolation layer 6 a. A nonvolatile memory device according to another embodiment of the present invention will now be explained. The nonvolatile memory device has the same layout scheme of FIG. 1 but its cross-sectional structure is different from those of FIGS. 2A and 2B, or FIGS. 6A and 6B. FIGS. 10A and 10B are cross-sectional views of the nonvolatile memory device according to another embodiment of the present invention. FIG. 10A is a cross-sectional view taken along the line I-I′ of FIG. 1 and FIG. 10B is a cross-sectional view taken along the line II-II′ of FIG. 1.
Referring to FIGS. 1, 10A and 10B, a fin 3 a is separated into an upper fin 30 c and a lower fin 30 a by an insulating layer 8 a. The nonvolatile memory device of FIGS. 10A and 10B is identical in constitution to the memory device of FIGS. 6A and 6B except that the upper fin 30 c has a narrower width than the lower fin 30 a. Since the memory device according to this embodiment has the narrower upper fin 30 c in comparing with the nonvolatile memory device in FIGS. 6A and 6B, it may be possible to increase the controllability of the gate with respect to the channel.
Methods of forming the nonvolatile memory device of FIGS. 10A and 10B will be explained with reference to FIGS. 11A and 11B. FIG. 11A is a cross-sectional view illustrating methods of forming the nonvolatile memory device of FIG. 10A according to some embodiments. FIG. 11B is a cross-sectional view illustrating methods of forming the nonvolatile memory device of FIG. 10B according to some embodiments.
Referring to FIGS. 11A and 11B, the semiconductor substrate 1 is prepared to provide a cross-sectional structure in which that the first mask pattern 5 and the spacer 7 are not included, as illustrated by the cross-sectional views of FIGS. 9A and 9B. That is, the sidewall and upper portion of the upper fin 30 b and the upper portion of the fin connection part 3 b are exposed unlike in FIGS. 9A and 9B. Thereafter, a second oxidation process is performed in oxygen ambient so as to form an oxide layer 10 on the sidewall and upper portion of the upper fin 30 b and the upper portion of the fin connection part 3 b. Accordingly, the width and height of the upper fin 30 b are reduced. In this manner, it may be possible to form the width of the fin 3 a to be much less than a critical dimension of the associated photolithography.
Thereafter, the oxide layer 10 is removed by wet etching. As illustrated in these embodiments, a word line WL, a ground select line GSL, a string select line (not shown), an impurity region 22, an interlayer insulating layer 21, and a common source contact 23 are formed to provide the nonvolatile memory device of FIGS. 10A and 10B.
Alternatively, the nonvolatile memory device of FIGS. 10A and 10B may be formed by another method, such as by those illustrated by FIGS. 12A, 12B, 13A, 13B, 14A and 14B. FIGS. 12A, 13A and 14A are cross-sectional views illustrating methods of forming the nonvolatile memory device of FIG. 10A according to another embodiment. FIGS. 12B, 13B and 14B are cross-sectional views illustrating methods of forming the nonvolatile memory device of FIG. 10B according to another embodiment.
Referring to FIGS. 12A and 12B, after preparing the semiconductor substrate 1 having the cross-sectional structure of FIGS. 8A and 8B, a first oxidation process is performed such that the insulating layer is not formed inside the fin 3 a but an oxide layer 12 is formed on the sidewall of the fin 3 a, by controlling the oxidation process time.
Referring to FIGS. 13A and 13B, a spacer layer is formed over the entire surface of the semiconductor substrate 1 and is anisotropically etched, to thereby form the spacer 7. At this time, the sidewall of the oxide layer 12 is also covered with the spacer 7.
Referring to FIGS. 14A and 14B, a second oxidation process is performed to form an insulating layer 8 a under the fin 3 a which separates the fin 3 a into the upper fin 30 c and the lower fin 30 a. Although the upper fin 30 c becomes narrow by the oxide layer 12, the top surface is not oxidized by the first mask pattern 5. Therefore, there is no change in height. Afterwards, the first mask pattern 5, the spacer 7, and the oxide layer 12 are removed. Subsequently, as illustrated in the previous embodiments, a word line WL, a ground select line GSL, a string select line (not shown), an impurity region 22, an interlayer insulating layer 21, and a common source contact 23 are formed to provide the nonvolatile memory device of FIGS. 10A and 10B.
FIGS. 15 and 16 are plane views of NAND type nonvolatile memory devices according to other embodiments of the present invention. FIG. 3D is a perspective view illustrating a procedure of forming a fin and a fin connection part of the nonvolatile memory device of FIGS. 15 and 16.
Referring to FIGS. 3D, 15 and 16, active regions are formed in a different manner than that shown in FIG. 1. That is, the fins 3 a are formed to have the pattern of a plurality of lines, but the fin connection parts 3 b are not formed so as to cross over the fins 3 a and connect to the fins 3 a. The fin connection part 3 b is positioned within the T zone. This fin connection part 3 b may be formed by patterning the semiconductor substrate 1 using the first mask pattern 5 as an etch mask, where the first mask pattern 5 is formed in the shape of a plurality of lines. In this case, the common source contact/interconnection 23 may be formed over each fin connection part 3 b as illustrated in FIG. 15, or may be formed with the shape of a line parallel to the word line WL as illustrated in FIG. 16. Although it is not illustrated in the embodiment, the insulating layer and the device isolation layer may have various shapes, such as those illustrated in the previous embodiments.
Because each of the fins are isolated by the insulating layer, adjacent FinFET device may be operated independently of one another and program disturbances may thereby be avoided. Moreover, the FinFET may be fabricated without the use of SOI, which may allow the fabrication process to be carried out more economically. The FinFET devices may be more easily electrically isolated using a very thin device isolation layer, which may allow use of these devices in highly integrated semiconductor devices having feature sized of 50 nm or less. Accordingly, these FinFET devices may be used in a nonvolatile memory device, such as a NAND type nonvolatile memory device, to reduce/avoid at least some erroneous operation conditions, such as program disturbances.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS6960804Aug 4, 2003Nov 1, 2005Hussman CorporationSemiconductor device having a gate structure surrounding a finUS6962843Nov 5, 2003Nov 8, 2005International Business Machines CorporationMethod of fabricating a finfetUS6965142 *Jul 9, 2002Nov 15, 2005Impinj, Inc.Floating-gate semiconductor structuresUS7052958Sep 30, 2003May 30, 2006International Business Machines CorporationFinFET CMOS with NVRAM capabilityUS7087950 *Apr 30, 2004Aug 8, 2006Infineon Technologies AgFlash memory cell, flash memory device and manufacturing method thereofUS7087952Nov 1, 2004Aug 8, 2006International Business Machines CorporationDual function FinFET, finmemory and method of manufactureUS7091551Apr 13, 2005Aug 15, 2006International Business Machines CorporationFour-bit FinFET NVRAM memory deviceUS7176067Jun 16, 2004Feb 13, 2007Samsung Electronics Co., Ltd.Methods of fabricating fin field effect transistorsUS7183159Jan 14, 2005Feb 27, 2007Freescale Semiconductor, Inc.Method of forming an integrated circuit having nanocluster devices and non-nanocluster devicesUS7323375Mar 28, 2005Jan 29, 2008Samsung Electronics Co., Ltd.Fin field effect transistor device and method of fabricating the sameUS7348246Nov 7, 2005Mar 25, 2008Samsung Electronics Co., Ltd.Methods of fabricating non-volatile memory devices including divided charge storage structuresUS7352018Jul 22, 2005Apr 1, 2008Infineon Technologies AgNon-volatile memory cells and methods for fabricating non-volatile memory cellsUS7352037Mar 31, 2006Apr 1, 2008Samsung Electronics Co., Ltd.Semiconductor device and random access memory having single gate electrode corresponding to a pair of channel regionsUS20030197221Mar 14, 2003Oct 23, 2003Fujitsu LimitedNon-volatile semiconductor memory and method of manufacturing the sameUS20040235300May 22, 2003Nov 25, 2004Leo MathewTransistor with independent gate structuresUS20050110087Nov 26, 2003May 26, 2005International Business Machines Corporation ("Ibm")Structure and method to fabricate finfet devicesUS20050124099Dec 9, 2003Jun 9, 2005International Business Machines CorporationSelfaligned source/drain finfet process flowUS20050186742Feb 24, 2005Aug 25, 2005Chang-Woo OhVertical channel fin field-effect transistors having increased source/drain contact area and methods for fabricating the sameUS20050233565Apr 15, 2004Oct 20, 2005International Business Machines CorporationMethods for manufacturing a finfet using a conventional wafer and apparatus manufactured therefromUS20050285186Feb 15, 2005Dec 29, 2005Kabushiki Kaisha ToshibaSemiconductor device and method of fabricating the sameUS20060046355Aug 24, 2004Mar 2, 2006Parekh Kunal RMethods of forming semiconductor constructionsUS20060097310Nov 7, 2005May 11, 2006Samsung Electronics Co., Ltd.Non-volatile memory devices including divided charge storage structures and methods of fabricating the sameUS20060270164May 31, 2005Nov 30, 2006Philip LiMethod of making planar double gate silicon-on-insulator structuresUS20060286724Jun 21, 2005Dec 21, 2006International Business Machines CorporationSubstrate backgate for trigate fetUS20060292781Jun 23, 2006Dec 28, 2006Samsung Electronics Co., Ltd.Finfets, nonvolatile memory devices including finfets, and methods of forming the sameUS20070085134Dec 8, 2003Apr 19, 2007International Business Machines CorporationSemiconductor memory device with increased node capacitanceJP2004327812A Title not availableKR20030065864A Title not availableKR20030082390A Title not availableKR20040005331A Title not available* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS8263462 *Sep 11, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Dielectric punch-through stoppers for forming FinFETs having dual fin heightsUS8293616Nov 13, 2009Oct 23, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Methods of fabrication of semiconductor devices with low capacitanceUS8766363Nov 7, 2012Jul 1, 2014International Business Machines CorporationMethod and structure for forming a localized SOI finFETUS8951850 *Aug 21, 2013Feb 10, 2015International Business Machines CorporationFinFET formed over dielectricUS8957477Oct 13, 2011Feb 17, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Germanium FinFETs having dielectric punch-through stoppersUS8962411 *Aug 9, 2012Feb 24, 2015Nanya Technology Corp.Circuit pattern with high aspect ratio and method of manufacturing the sameUS8987823Feb 20, 2013Mar 24, 2015International Business Machines CorporationMethod and structure for forming a localized SOI finFETUS9041094 *Sep 24, 2013May 26, 2015International Business Machines CorporationFinfet formed over dielectricUS9048259Jul 31, 2012Jun 2, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Dielectric punch-through stoppers for forming FinFETs having dual fin heightsUS9171952May 30, 2013Oct 27, 2015Globalfoundries U.S. 2 LlcLow gate-to-drain capacitance fully merged finFETUS9230959Dec 8, 2011Jan 5, 2016Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs having dielectric punch-through stoppersUS9276087Apr 28, 2014Mar 1, 2016Samsung Electronics Co., Ltd.Methods of manufacturing FINFET semiconductor devices using sacrificial gate patterns and selective oxidization of a finUS9305930Dec 11, 2013Apr 5, 2016Globalfoundries Inc.Finfet crosspoint flash memoryUS20100163971 *Dec 31, 2008Jul 1, 2010Shih-Ting HungDielectric Punch-Through Stoppers for Forming FinFETs Having Dual Fin HeightsUS20100213548 *Nov 13, 2009Aug 26, 2010Cheng-Hung ChangSemiconductor Devices with Low Junction Capacitances and Methods of Fabrication ThereofUS20140041900 *Aug 9, 2012Feb 13, 2014Chien-An YuCircuit Pattern with high aspect ratio and Method of Manufacturing the SameWO2014074192A1 *Aug 15, 2013May 15, 2014International Business Machines CorporationMethod and structure for forming a localized soi finfet* Cited by examinerClassifications U.S. Classification438/283, 257/E27.084, 257/204, 438/257International ClassificationH01L21/336Cooperative ClassificationH01L29/66795, H01L29/7881, H01L27/11568, H01L29/785, H01L29/42332, H01L29/66833, H01L21/28282, H01L27/115, H01L29/792European ClassificationH01L27/115G4, H01L29/78S, H01L27/115, H01L29/792, H01L21/28G, H01L29/788B, H01L29/423D2B2C, H01L29/66M6T6F16F, H01L29/66M6T6F18Legal EventsDateCodeEventDescriptionSep 12, 2014REMIMaintenance fee reminder mailedFeb 1, 2015LAPSLapse for failure to pay maintenance feesMar 24, 2015FPExpired due to failure to pay maintenance feeEffective date: 20150201RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services