Source: http://www.google.com/patents/US7773414?dq=7,546,338
Timestamp: 2017-03-25 01:08:43
Document Index: 245846316

Matched Legal Cases: ['Application No. 200580008885', 'Application No. 05711788', 'Application No. 05711788', 'Application No. 05711788', 'Application No. 094103221', 'Application No. 095149578', 'Application No. 094103221', 'Application No. 094103221', 'Application No. 095149578']

Patent US7773414 - Self-boosting system for flash memory cells - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA low voltage of the order of or one to three volts instead of an intermediate VPASS voltage (e.g. of the order of five to ten volts) is applied to word line zero immediately adjacent to the source or drain side select gate of a NAND flash device to reduce or prevent the shifting of threshold voltage...http://www.google.com/patents/US7773414?utm_source=gb-gplus-sharePatent US7773414 - Self-boosting system for flash memory cellsAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS7773414 B2Publication typeGrantApplication numberUS 12/276,186Publication dateAug 10, 2010Filing dateNov 21, 2008Priority dateFeb 6, 2004Fee statusPaidAlso published asCN1934653A, CN100555453C, DE602005027810D1, EP1714291A2, EP1714291B1, EP2341506A2, EP2341506A3, US7161833, US7471566, US20050174852, US20070081384, US20090073761, WO2005078733A2, WO2005078733A3Publication number12276186, 276186, US 7773414 B2, US 7773414B2, US-B2-7773414, US7773414 B2, US7773414B2InventorsGerrit Jan HeminkOriginal AssigneeSandisk CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (85), Non-Patent Citations (35), Referenced by (5), Classifications (10), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetSelf-boosting system for flash memory cells
US 7773414 B2Abstract
A low voltage of the order of or one to three volts instead of an intermediate VPASS voltage (e.g. of the order of five to ten volts) is applied to word line zero immediately adjacent to the source or drain side select gate of a NAND flash device to reduce or prevent the shifting of threshold voltage of the memory cells coupled to word line zero during the programming cycles of the different cells of the NAND strings. This may be implemented in any one of a variety of different self boosting schemes including erased areas self boosting and local self boosting schemes. In a modified erased area self boosting scheme, low voltages are applied to two or more word lines on the source side of the selected word line to reduce band-to-band tunneling and to improve the isolation between two boosted channel regions. In a modified local self boosting scheme, zero volt or low voltages are applied to two or more word lines on the source side and to two or more word lines on the drain side of the selected word line to reduce band-to-band tunneling and to improve the isolation of the channel areas coupled to the selected word line.
1. A method for programming a memory system, said system comprising strings of charge storage transistors for storing different charge states, each of said strings including two select transistors, each of said strings connected between one of a plurality of bit lines and a source line, said strings controlled by a common set of word lines, wherein at least a first transistor in a first string of the strings and adjacent to one of the two select transistors in the first string is in a desired charge storage state, said method comprising:
applying a program voltage level though one of the word lines to a control gate that is capacitively coupled with a second transistor in a second string of the strings different from the first string to program the second transistor, said second transistor separated from the source line by three or more charge storage transistors in said second string when charge storage transistors closer to the source line than the bit line connected to the second string are programmed or separated from the bit line that is connected to the second string by thee or more charge storage transistors in said second string when charge storage transistors closer to such bit line than the source line are programmed; and
boosting though some of the word lines electrical potential(s) of channel regions of the first string of transistors by coupling voltage levels to at least some of the transistors in the first string to reduce program disturb, wherein the electrical potential(s) of the channel regions of some of the transistors in the first string are/is boosted so that breakdown at the drain or source side of the one select transistor in the first string is reduced to such an extent that it does not result in a change of the first transistor's desired charge storage state to a different charge state.
2. The method of claim 1, wherein said coupling couples a first voltage to the first transistor and a second voltage to at least some of the remaining transistors in the first string, the second voltage being higher than the first voltage.
3. The method of claim 2, the second voltage being higher than the first voltage by at least 50% of the first voltage.
4. The method of claim 1, wherein the electrical potential(s) of the channel regions of some of the transistors in the first string are/is boosted so that band-to-band tunneling at the drain or source side of the one select transistor is reduced to such an extent that it does not result in a change of the first transistor's desired charge storage state to a different charge state.
5. The method of claim 4, wherein decrease of channel potential(s) at boosted channel regions of transistors in the first string caused by said band-to-band tunneling at the drain or source side of the one select transistor is reduced.
6. The method of claim 4, wherein decrease of channel potential(s) at boosted channel regions of the first transistor and other transistors in the first string caused by said band-to-band tunneling at the drain or source side of the one select transistor is reduced.
7. The method of claim 4, wherein said band-to-band tunneling at the drain side of the source select transistor is suppressed.
8. The method of claim 2, wherein said first voltage is in a range of about 1 to 3 volts.
9. The method of claim 2, wherein said second voltage is in a range of about 5 to 10 volts.
10. The method of claim 2, further comprising coupling a third voltage to the one select transistor in the first string to cause it to be electrically non-conducting, and wherein the first voltage is higher than the third voltage.
11. The method of claim 1, wherein the control gate also controls a third charge storage transistor in the first string, said method further comprising turning off at least a fourth charge storage transistor in the first string between the source line and the Third transistor, in order to electrically isolate the channel area of the third transistor from the channel area of transistors in the first string between the source line and the fourth transistor.
12. The method of claim 11, further comprising turning off at least a fifth charge storage transistor in the first string between the bit line connected to the first string and the third transistor, in order to electrically isolate the channel area of the third transistor from the channel area of transistors in the first string between such bit line and the fifth transistor.
13. The method of claim 12, wherein each of the fourth and fifth transistors are separated from the third transistor by at least one transistor in the first string.
14. The method of claim 11, wherein the fourth transistor is separated from the third transistor by at least one transistor in the first string.
15. A method for programming a memory system, said system comprising strings of charge storage transistors for storing different charge states, each of said strings including two select transistors, said strings controlled by a common set of word lines and connected between a plurality of bit lines and a source line, wherein a first transistor in a first string of the strings and adjacent to one of the two select transistors is in a desired charge storage state of more than two possible charge storage states, said method comprising:
applying through one of the word lines a program voltage level to a control gate that is capacitively coupled with a second transistor in a second string of the strings to program the second transistor, said second transistor separated from the source line by three or more charge storage transistors in said second string when charge storage transistors closer to the source line than the bit line connected to the second string are programmed or separated from the bit line that is connected to the second string by three or more charge storage transistors in said second string when charge storage transistors closer to such bit line than the source line are programmed; and
boosting through some of the word lines electrical potential(s) of channel regions of the first string of transistors by coupling voltage levels to at least some of the transistors in the first string to reduce program disturb, wherein the electrical potential(s) of the channel regions of some of the transistors in the first string are/is boosted so that such boosting does not result in a change of the first transistor's desired charge storage state to a different one of the more than two possible charge states.
16. A method for programming a memory system, said system comprising strings of charge storage transistors for storing different charge states, said strings including a first string, each of the strings including two select transistors, said strings controlled by a common set of word lines and connected between a plurality of bit lines and a source line, wherein a first charge storage transistor in the first string and adjacent to one of the two select transistors is in a desired charge storage state, said method comprising:
applying a program voltage level to a first control gate that is capacitively coupled with a second charge storage transistor, and subsequently applying a program voltage level to a second control gate that is capacitively coupled with a third charge storage transistor different from the second transistor to program the second and third transistors, each of said second and third transistors being in a second string of the strings different from the first string and being separated from the source line by two or more charge storage transistors in said second string when charge storage transistors closer to the source line than the bit line connected to the second string are programmed or separated from the bit line that is connected to the second string by two or more charge storage transistors in said second string when charge storage transistors closer to such bit line than the source line are programmed; and
boosting electrical potential(s) of channel regions of the first string of transistors by coupling boosting voltage levels to at least some of the transistors and a voltage level to the first transistor in the first string to reduce program disturb, wherein the voltage level coupled to the first transistor is different from that/those coupled to other transistors in the first string when a program voltage level is applied to the control gates coupled to the second and third transistors.
17. The method of claim 16, said method comprising a plurality of programming time intervals to program all the transistors in the second string, wherein during each of said plurality of programming time intervals a program voltage level is coupled to one of the transistors in said second string to program such transistor, and the voltage level coupled to the first transistor is different from that/those coupled to other transistors in the first string during two or more of said plurality of programming time intervals.
18. The method of claim 16, wherein the electrical potential(s) of the channel regions of the first string are/is boosted so that breakdown at the drain or source side of the one select transistor is reduced to such an extent That it does not result in a change of the first transistors desired charge storage state to a different charge state.
19. The method of claim 18, wherein decrease of channel potential(s) at boosted channel regions of transistors in the first string caused by breakdown at the drain or source side of the one select transistor is reduced.
20. The method of claim 18, wherein decrease of channel potential(s) at boosted channel regions of the first transistor and other transistors in the first string caused by breakdown at the drain or source side of the one select transistor is reduced.
21. The method of claim 18, wherein the electrical potential(s) of the channel regions of the first string are/is boosted so that breakdown at the drain or source side of the one select transistor is suppressed.
22. The method of claim 18, wherein the desired charge storage state is one of more than two possible charge storage states of the first transistor, and said coupling the voltage level to the first transistor does not result in a change of the first transistor's desired charge storage state to a different one of the more than two possible charge states.
23. The method of claim 16, wherein said coupling couples a first voltage to the first transistor and a second voltage to at least some of the remaining transistors in the first string, the second voltage being higher than the first voltage.
24. The method of claim 23, the second voltage being higher than the first voltage by at least 50% of the first voltage.
25. The method of claim 23, wherein said first voltage is in a range of about 1 to 3 volts.
26. The method of claim 23, wherein said second voltage is in a range of about 5 to 10 volts.
27. The method of claim 23, further comprising coupling a third voltage to the one select transistor in the first string to cause it to be electrically non-conducting, and wherein the first voltage is higher than the third voltage.
28. The method of claim 16, wherein the first or second control gate also controls a fourth charge storage transistor in the first string, said method further comprising turning off at least a fifth charge storage transistor in the first string between
the source line and the fourth transistor, in order to electrically isolate the fourth transistor from charge storage transistors in the first string between the source line and the fifth transistor.
29. The method of claim 28, wherein the fifth transistor is separated from the fourth transistor by at least one transistor in the first string.
30. The method of claim 28, further comprising turning off at least a sixth charge storage transistor in the first string between the bit line connected to the first string and the fourth transistor, in order to electrically isolate the fourth transistor from charge storage transistors in the first string between such bit line and the sixth transistor.
31. The method of claim 30, wherein each of the fifth and sixth transistors are separated from the fourth transistor by at least one charge storage transistor in the first string.
32. A memory system comprising:
a plurality of strings of charge storage transistors for storing different charge states, each of said strings including two select transistors, each of said strings connected between one of a plurality of bit lines and a source line, said strings controlled by a common set of word lines, wherein at least a first transistor in a first string of the strings and adjacent to one of the two select transistors in the first string is in a desired charge storage state;
a circuit applying a program voltage level through one of the word lines to a control gate that is capacitively coupled with a second transistor in a second string of the strings different from the first string to program the second transistor, said second transistor separated from the source line by three or more charge storage transistors in said second string when charge storage transistors closer to the source line than the bit line connected to the second string are programmed or separated from the bit line that is connected to the second string by three or more charge storage transistors in said second string when charge storage transistors closer to such bit line than the source line are programmed; and
said circuit coupling voltage levels to at least some of the transistors in the first string through some of the word lines to boost at least one electrical potential of channel regions of the first string of transistors and to reduce program disturb, wherein the at least one electrical potential of the channel regions of transistors in the first string is boosted so that breakdown at the drain or source side of the one select transistor in the first string is reduced to such an extent that it does not result in a change of the first transistor's desired charge storage state to a different charge state;
wherein decrease of channel potential(s) at boosted channel regions of transistors in the first string caused by said breakdown at the drain or source side of the one select transistor is reduced.
33. The system of claim 32, wherein said circuit couples a first voltage to the first transistor and a second voltage to at least some of the remaining transistors in the first string when the program voltage level is applied, the second voltage being higher than the first voltage.
34. The system of claim 33, the second voltage being higher than the first voltage by at least 50% of the first voltage.
35. The system of claim 32, wherein the at least one electrical potential of the channel regions of the transistors in the first string is boosted so that band-to-band tunneling at the drain or source side of the one select transistor is reduced to such an extent that it does not result in a change of the first transistor's desired charge storage state to a different charge state.
36. The system of claim 35, wherein decrease of channel potential(s) at boosted channel regions of transistors in the first string caused by said band-to-band tunneling at the drain or source side of the one select transistor is reduced.
37. The system of claim 35, wherein decrease of channel potential(s) at boosted channel regions of the first transistor and other transistors in the first string caused by said band-to-band tunneling at the drain or source side of the one select transistor is reduced.
38. The system of claim 35, wherein said band-to-band tunneling at the drain side of the source select transistor is suppressed.
39. The system of claim 33, wherein said first voltage is in a range of about 1 to 3 volts.
40. The system of claim 33, wherein said second voltage is in a range of about 5 to 10 volts.
41. The system of claim 33, wherein said circuit couples a third voltage to the one select transistor in the first string to cause it to be electrically non-conducting, and wherein the first voltage is higher than the third voltage.
42. The system of claim 32, wherein the control gate also controls a third charge storage transistor in the first string, said system further comprising turning off at least a fourth charge storage transistor in the first string between the source line and the third transistor, in order to electrically isolate the channel area of the third transistor from the channel area of transistors in the first string between the source line and the fourth transistor.
43. The system of claim 42, wherein said circuit couples a voltage level to at least a fifth charge storage transistor in the first string adjacent to said fourth charge storage transistor to suppress or prevent breakdown at said fourth charge storage transistor.
44. The system of claim 43, wherein said voltage level coupled to the at least fifth charge storage transistor is in a range of about 1-3 volts.
45. The system of claim 42, wherein said circuit couples voltage level(s) to a fifth charge storage transistor and a sixth charge storage transistor in the first string on opposite sides of said fourth charge storage transistor to suppress or prevent breakdown at said fourth charge storage transistor.
46. The system of claim 45, wherein said voltage level(s) coupled to the fifth charge storage transistor and sixth charge storage transistor is or are in a range of about 1-3 volts.
47. The system of claim 42, wherein at least a fifth charge storage transistor in the first string between the bit line connected to the first string and the third transistor is turned off in order to electrically isolate the channel area of the third transistor from the channel area of transistors in the first string between such bit line and the fifth transistor.
48. The system of claim 47, wherein each of the fourth and fifth transistors are separated from the third transistor by at least one transistor in the first string.
49. The system of claim 42, wherein the fourth transistor is separated from the third transistor by at least one transistor in the first string.
a plurality of strings of charge storage transistors for storing different charge states, said strings including a first string, each of the strings including two select transistors, said strings controlled by a common set of word lines and connected between a plurality of bit lines and a source line, wherein a first charge storage transistor in the first string and adjacent to one of the two select transistors is in a desired charge storage state; and
a circuit applying a program voltage level to a first control gate that is capacitively coupled with a second charge storage transistor, and subsequently applying a program voltage level to a second control gate that is capacitively coupled with a third charge storage transistor different from the second transistor to program the second and third transistors, each of said second and third transistors being in a second string of the strings different from the first string and being separated from the source line by two or more charge storage transistors in said second string when charge storage transistors closer to the source line than the bit line connected to the second string are programmed or separated from the bit line that is connected to the second string by two or more charge storage transistors in said second string when charge storage transistors closer to such bit line than the source line are programmed;
wherein the circuit couples voltage levels to at least some of the transistors and a voltage level to the first transistor in the first string to boost at least one electrical potential of channel regions of the first string of transistors and to reduce program disturb, and wherein the voltage level coupled to the first transistor is different from those coupled to other transistors in the first string when a program voltage level is applied to the control gates coupled to the second and third transistors;
wherein the at least one electrical potential of the channel regions of the first string is boosted so that breakdown at the drain or source side of the one select transistor is reduced and wherein decrease of channel potential(s. at boosted channel regions in the first string caused by breakdown at the drain or source side of the one select transistor is reduced.
51. The system of claim 50, said circuit applying said program voltage level in a plurality of programming time intervals to program all the transistors in the second string, wherein during each of said plurality of programming time intervals the circuit couples a program voltage level to one of the transistors in said second string to program such transistor, wherein the voltage level coupled to the first transistor is different from those coupled to other transistors in the first string during two or more of said plurality of programming time intervals.
52. The system of claim 50, wherein the boosting of the at least one electrical potential of the channel regions of the first string is to such an extent that it does not result in a change of the first transistors desired charge storage state to a different charge state.
53. The system of claim 52, wherein decrease of channel potential(s) at boosted channel regions of the first transistor and other transistors in the first string caused by said breakdown at the drain or source side of the one select transistor is reduced.
54. The system of claim 52, wherein the at least one electrical potential of the channel regions of the first string is boosted so that said breakdown at the drain or source side of the one select transistor is suppressed.
55. The system of claim 52, wherein the desired charge storage state is one of more than two possible charge storage states of the first transistor, and said coupling the voltage level to the first transistor does not result in a change of the first transistor's desired charge storage state to a different one of the more than two possible charge states.
56. The system of claim 50, wherein said coupling couples a first voltage to the first transistor and a second voltage to at least some of the remaining transistors in the first string when the program voltage level is applied, the second voltage being higher than the first voltage.
57. The system of claim 56, the second voltage being higher than the first voltage by at least 50% of the first voltage.
58. The system of claim 56, wherein said first voltage is in a range of about 1 to 3 volts.
59. The system of claim 56, wherein said second voltage is in a range of about 5 to 10 volts.
60. The system of claim 56, the circuit coupling a third voltage to the one select transistor in the first string to cause it to be electrically non-conducting, and wherein the first voltage is higher than the third voltage.
61. The method of claim 11, wherein said coupling couples a voltage level to at least a fifth charge storage transistor in the first string adjacent to said fourth charge storage transistor to suppress or prevent breakdown at said fourth charge storage transistor.
62. The method of claim 61, wherein said voltage level coupled to the at least fifth charge storage transistor is in a range of about 1-3 volts.
63. The method of claim 11, wherein said coupling couples voltage level(s) to a fifth charge storage transistor and a sixth charge storage transistor in the first string on opposite sides of said fourth charge storage transistor to suppress or prevent breakdown at said fourth charge storage transistor.
64. The system of claim 63, wherein said voltage level(s) coupled to the fifth charge storage transistor and sixth charge storage transistor is or are in a range of about 1-3 volts. Description
This application is a continuation of U.S. Non-provisional application Ser. No. 11/609,688 (Issued U.S. Pat. No. 7,471,566) entitled: “Self-Boosting System for Flash Memory Cells,” by Gerrit J. Hemink, filed Dec. 12, 2006 which is a continuation of U.S. Non-Provisional application Ser. No. 10/774,014 (Issued U.S. Pat. No. 7,161,833), entitled: “Self-Boosting System for Flash Memory Cells,” by Gerrit J. Hemink, filed Feb. 6, 2004 which the aforementioned applications are incorporated herein in their entirety by this reference.
One popular flash EEPROM architecture utilizes a NAND array, wherein a large number of strings of memory cells are connected through one or more select transistors between individual bit lines and a reference potential. A portion of such an array is shown in plan view in FIG. 2A. BL0-BL4 (of which BL1-BL3 are also labeled 12-16) represent diffused bit line connections to global vertical metal bit lines (not shown). Although four floating gate memory cells are shown in each string, the individual strings typically include 16, 32 or more memory cell charge storage elements, such as floating gates, in a column. Control gate (word) lines labeled WL0-WL3 (labeled P2 in FIG. 2B, a cross-sectional along line A-A of FIG. 2A) and string selection lines SGD and SGS extend across multiple strings over rows of floating gates, often in polysilicon (labeled P1 in FIG. 2B). However, for transistors 40 and 50, the control gate and floating gate may be electrically connected (not shown). The control gate lines are typically formed over the floating gates as a self-aligned stack, and are capacitively coupled with each other through an intermediate dielectric layer 19, as shown in FIG. 2B. The top and bottom of the string connect to the bit line and a common source line respectively, commonly through a transistor using the floating gate material (P1) as its active gate electrically driven from the periphery. This capacitive coupling between the floating gate and the control gate allows the voltage of the floating gate to be raised by increasing the voltage on the control gate coupled thereto. An individual cell within a column is read and verified during programming by causing the remaining cells in the string to be turned on by placing a relatively high voltage on their respective word lines and by placing a relatively lower voltage on the one selected word line so that the current flowing through each string is primarily dependent only upon the level of charge stored in the addressed cell below the selected word line. That current typically is sensed for a large number of strings in parallel, thereby to read charge level states along a row of floating gates in parallel.
The charge storage elements of current flash EEPROM arrays are most commonly electrically conductive floating gates, typically formed from doped polysilicon material. However, other materials with charge storing capabilities, that are not necessarily electrically conductive, can be used as well. An example of such an alternative material is silicon nitride. Such a cell is described in an article by Takaaki Nozaki et al., “A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application” IEEE Journal of Solid-State Circuits, Vol. 26, No. 4, April 1991, pp. 497-501.
Each memory cell can store data (analog or digital). When storing one bit of digital data (binary memory cell), the range of possible threshold voltages of the memory cell is divided into two ranges which are assigned logical data “1” and “0”. In one example of a NAND type flash memory, the voltage threshold is negative after the memory cell is erased, and defined as logic “1.” The threshold voltage after a program operation is positive and defined as logic “0.” When the threshold voltage is negative and a read is attempted with 0 volt applied to its control gate, the memory cell will conduct current to indicate logic one is being stored. When the threshold voltage is positive and a read operation is attempted, the memory cell will not turn on, which indicates that logic zero is stored. A memory cell can also store multiple levels of information, for example, multiple bits of digital data. In the case of storing multiple levels of data, the range of possible threshold voltages is divided into the number of levels of data. For example, if four levels of information are stored, there will be four threshold voltage ranges, each range assigned to one data value. Memories storing data by differentiation between multiple (i.e. more than two) ranges of threshold voltage are known as multiple state memories. In one example of a NAND type memory, the threshold voltage after an erase operation is negative and defined as “11”. Positive threshold voltages are used for the states of “10”, “01”, and “00.”
When programming a NAND flash memory cell, a program voltage is applied to the control gate and the channel area of the NAND string that is selected for programming is grounded (0V). Electrons from the channel area under the NAND string are injected into the floating gate. When electrons accumulate in the floating gate, the floating gate becomes negatively charged and the threshold voltage of the cell is raised. To ground the channel area of the selected NAND string, the corresponding bitline is grounded (0 volt), while the SGD is connected to a sufficiently high voltage (typically Vdd at for example 3.3 volts) that is higher than the threshold voltage of the select transistors. To apply the program voltage to the control gate of the cell being programmed, that program voltage is applied on the appropriate word line. As discussed above, that word line is also connected to one cell in each of the other NAND strings that utilize the same word line. For example, when programming cell 24 of FIG. 3A, the program voltage will also be applied to the control gate of cell 44 because both cells share the same word line. A problem arises when it is desired to program one cell on a word line without programming other cells connected to the same word line, for example, when it is desired to program cell 24 and not cell 44. Because the program voltage is applied to all cells connected to a word line, an unselected cell (a cell that is not to be programmed) on the word line may become inadvertently programmed. For example, cell 44 is adjacent to cell 24. When programming cell 24, there is a concern that cell 44 might unintentionally be programmed. The unintentional programming of the unselected cell on the selected word line is referred to as “program disturb.” More generally speaking, “program disturb” is used to describe any unwanted threshold voltage shift, either in the positive or negative direction, which can occur during a programming operation and is not necessarily limited to the selected word line.
Several techniques can be employed to prevent program disturb. One method known as “self boosting” (“SB”) is proposed by K. D. Suh et al. in “A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme,” Journal of Solid-State Circuits, Vol 30, No. 11, November 1995, pp. 1149-55. During programming using the SB scheme, the channel areas of the unselected NAND strings are electrically isolated from their corresponding bit lines. Subsequently an intermediate pass voltage (e.g. 10 volts) is applied to the unselected word lines while a high program voltage (e.g. 18 volts) is applied to the selected word line. In this application, the terms “isolate” and “electrically isolate” are used interchangeably, and the terms “writing voltage,” “program voltage” and “programming voltage” are used interchangeably. The channel areas of the unselected NAND strings are capacitively coupled to the unselected word lines, causing a voltage (e.g. six volts, assuming a coupling ratio of 0.6) to exist in the channel areas of the unselected NAND strings. This so called “Self Boosting” reduces the potential difference between the channel areas of the unselected NAND strings and the program voltage that is applied to the selected word line. As a result, for the memory cells in the unselected NAND strings and especially for the memory cells in such strings on the selected word line, the voltage across the tunnel oxide and hence the program disturb are significantly reduced.
Referring to FIG. 3A, when a self boosting program technique is applied to the memory array in FIG. 3A to program one of the cells on bit line 12, for example, zero volt is applied to the bit line 12 and voltage Vdd (e.g. 3.3 volts) is applied to the bit line 14. The voltage Vdd is applied to the drain select line SGD to turn on the transistors 20 and 40 and zero volt is applied to the source select line SGS to turn off transistors 30 and 50. Assuming that all of the memory cells in the array 42-48 are in the normally on states (e.g. erased or negative threshold voltage state), the channel potential of all the cells in the NAND string between transistors 40 and 50 is given by the difference between Vdd applied to SGD and the threshold voltage of the select transistor 40. For example, if Vdd is 3.3 volts and the threshold voltage of transistor 40 is 1.3 volts, then the channel potential of all the cells 42-48 is charged to 2 volts. The above operation can be referred to as “pre-charging” since the channel potential is pre-charged to a predefined potential of about 2V in this case. Since transistor 50 is turned off and transistor 40 will turn off automatically after the channel potential of the NAND string has reached a sufficiently high value (2V in this case) the channel potential of memory cells 42-48 becomes floating. Therefore, when the high program voltage Vpgm (e.g. 18 volts) is applied to the word line WL2, and an intermediate voltage Vpass (e.g. 10 volts) is applied to the remaining word lines, the channel potential of memory cells 42-48 is bootstrapped or boosted from 2 volts, the initial pre-charged level, to a value such as 8 volts, due to capacitive coupling, assuming a coupling ratio of about 0.6. Therefore, even though a high voltage such as 18 volts is applied to the control gate of memory cell 44, the potential difference between such high voltage and the channel potential is not adequate to cause electron tunneling through the oxide to the floating gate of memory cell 44, thereby preventing program disturb.
In view of the above problem, as an improvement, T. S. Jung et al. proposed a local self boosting (“LSB”) technique in “A 3.3V 128 Mb Multi-Level NAND Flash Memory for Mass Storage Applications”, ISSCC96, Session 2, Flash Memory, Paper TP 2.1, IEEE, pp. 32.
Another technique proposed as an alternative to local self boosting is described in U.S. Pat. No. 6,525,964 to Tanaka et al. and is known as erased area self boosting (“EASB”). EASB differs from LSB in that, instead of turning off both memory cells on either side of the unselected cell to prevent program disturb of the cell as in LSB, EASB turns off only the memory cell on the source side of the unselected cell. For example, where memory cell 24 is being programmed, only memory cell 46 is being turned off without turning off memory cell 42, in order to prevent program disturb at cell 44.
While LSB and EASB maybe advantageous for many applications, certain problems are still encountered when these schemes are used in their current form, especially when the memory cell dimensions of future generation devices are continually reduced or scaled down. It is therefore desirable to provide improved self boosting schemes where such problems are alleviated.
In reference to FIGS. 2B and 3, the N+ diffused region 49 serves as the drain of source select transistor 50 and the source of the neighboring memory cell or transistor 48. The terms “memory cell”, “charge storage transistor” and “transistor” are used interchangeably herein when referring to elements in the strings of the flash memory, such as those shown in FIGS. 2B and 3. During programming in any one of the above-described self boosting schemes of any one of the transistors 22, 24 or 26, zero volt is applied to the gate of transistor 50, and in most instances an intermediate voltage Vpass (e.g. 10 volts) is applied to the control gate of transistor 48. Thus, the channel region of transistor 48 may be boosted to a value such as 8 volts, assuming a coupling ratio of 0.6 (assuming that the channel regions are pre-charged to 2 volts before boosting). This boosted channel voltage of transistor 48 can cause breakdown, possibly due to band-to-band tunneling, of the drain area 49 of transistor 50. This breakdown can cause the boosted channel area of transistor 48 and of the channel area of the other memory cells in the same NAND string to discharge so that the channel potential will decrease and program disturb may occur. Another mechanism that may occur is that the electrons generated by the breakdown are being accelerated towards the boosted channel area under transistor 48; this may cause so called hot electrons that may subsequently be injected in the floating gate of transistor 48, causing a threshold voltage shift. This threshold voltage shift may cause the transistor 48 to change from one charge state to another, such as from one programmed state to a different programmed state, which is undesirable. Such change of state can be prevented by using appropriate biasing conditions that aim to prevent the breakdown of the drain area 49 of transistor 50.
The undesirable change of charge state can be prevented in multi-level threshold voltage type memories as well as binary-level threshold voltage memories by using appropriate biasing conditions. The application of appropriate biasing conditions may have the effect of causing breakdown mechanism(s) such as band-to-band tunneling at the drain side of the source select transistor to be reduced to such an extent that it does not result in a change of the desired charge storage state of the transistor next to the source select transistor to a different charge state; in some cases, such mechanism(s) may be suppressed completely.
In one embodiment, source select transistor breakdown at the drain area is prevented by reducing the voltage applied to the transistor (target transistor) in a string next to the source select transistor to a value lower than that normally used for boosting the channel voltage in a self boosting scheme to reduce or prevent program disturb. In one implementation of such embodiment, the voltage applied to the target transistor may be in the range of one to three volts. In another implementation, the boosting voltage coupled to some of the transistors other than the target transistor to prevent program disturb may be higher that that coupled to the target transistor by at least 50%.
The above-described breakdown can also occur at the drain area of the transistor in a string next to the drain select transistor, such as transistor area 51 of drain select transistor 40 in FIG. 2B, even though the drain side select gate typically has a higher gate voltage, such as in the range of 1.5-2.5V during boosting, than the source side select gate which is typically at a 0V gate voltage during boosting. Drain select transistor breakdown at the source area is prevented by reducing the voltage applied to the transistor (target transistor) in a string next to the drain select transistor to a value lower than that normally used for boosting the channel voltage in a self boosting scheme to reduce or prevent program disturb. In one implementation of such embodiment, the voltage applied to the target transistor may be in the range of one to three volts. In another implementation, the boosting voltage coupled to some of the transistors other than the target transistor to prevent program disturb may be higher that that coupled to the target transistor by at least 50%.
The above described source select transistor drain area breakdown and drain select transistor source area breakdown may occur during the writing or programming of any of the transistors in a string of charge storage transistors. Therefore, to reduce the program disturb, the above scheme may be applied during the sequential programming or writing of two or more transistors in the string, or indeed during the sequential programming or writing of all of the transistors in the string except during the programming of the transistor immediately adjacent to the source or drain select transistor.
In the same vein, the above-described scheme may be applied, if desired, in conjunction with other self boosting schemes, such as with any one or more of the self boosting and the pre-charging schemes described herein and with pre-charging schemes other than the one described herein.
When the memory cell dimensions of future generation devices become smaller, the channel length of the memory cells in an EASB scheme may become too short to be able to isolate electrically the two separately boosted channel areas on the drain and source sides of each of the transistors coupled to the selected word line. As a result, the boosted channel voltage may be lowered resulting in program disturb. Applicant proposes to improve the isolation between the two boosted areas by biasing two or more word lines or control gates, preferably ones adjacent to one another, on the source side of and next to the transistors coupled to the selected word line to increase effectively the channel length of the isolation memory cells or transistors to thereby reduce leakage between the two boosted areas. Preferably, the biasing conditions are such that band-to-band tunneling is also reduced along with leakage reduction at the same time.
In the above-described improved EASB scheme, since the isolation occurs only on the source side of the transistors coupled to the selected word line, there may be no need at least in some embodiments to similarly reduce the boosting voltage coupled to the cells or transistors on the drain side of such transistors, so that the voltage level(s) coupled to the two or more word lines or control gates are lower than that/those coupled to the cells or transistors on the drain side of such transistors. As noted above, the above-described improved EASB scheme is particularly useful for memory arrays with cell dimensions that are small, such as with cell dimensions below 130 or 100 nanometers.
When the memory cell dimensions of future generation devices become smaller, the channel length of the memory cells in a LSB scheme may also become too short to be able to isolate electrically the channel areas of unselected transistors coupled to the selected word line and the boosted channel areas on the drain and source sides of such transistors. As a result, the boosted channel voltage may be lowered resulting in program disturb. Applicant proposes to reduce the leakage caused by the short channel length of the memory cells by biasing two or more word lines or control gates, preferably ones adjacent to one another, both on the source side and on the drain side of and next to the transistors coupled to the selected word line to increase effectively the channel length of the isolation memory cells or transistors. In other words, voltage level(s) are coupled to two sets of transistors to isolate electrically the channel area of at least one unselected transistor coupled to the selected word line from the neighboring channel areas in the same string as the unselected transistor, where each set includes at least two transistors, and where the two sets are located on opposite sides of the unselected transistor coupled to the selected word line. Preferably, the voltage level(s) is/are such that a transistor with one of the possible charged states with a lower voltage threshold (e.g. one with a negative threshold voltage, such as that of an unprogrammed transistor) in a selected string coupled to at least one of the voltage level(s) will be turned on but a transistor with one of the possible charged states at a higher voltage threshold (e.g. one with a positive threshold voltage, such as that of a programmed transistor) in a selected string coupled to the at least one of the voltage level(s) will be turned off. Preferably, the voltage levels are such that both the leakage due to the short channel length of the memory cells and band-to-band tunneling induced breakdown are reduced at the same time.
For some applications and designs, complete electrical isolation on the drain side of the selected word line in a LSB scheme may not be necessary or desirable. In such event, a modified LSB scheme may be implemented, where the boosting voltage coupled to the cells or transistors on the drain side of the selected word line are of a value that does not cause these transistors to be completely turned off, but where some electrical isolation is provided on the drain side of the selected word line.
The reduction of the leakage between the two boosted areas is especially critical for low values of Vpass and when the threshold voltage of the memory cells that act as the isolation transistors are in the erased state. To be able to turn-off the isolation transistors in the case where these transistors are in the erased state, a certain positive boosted voltage at the source side is needed. This positive voltage is built up at the start of the boosting process when the Vpass voltage is ramped up from a low value (say 0V) to a high value (say in the range of 5-10V). At low values of Vpass, the channel areas are boosted to a less high voltage; as a result, the isolation transistors will turn off later, thus allowing more charge to be transferred from the higher boosted drain area thereby lowering the drain side area boosted voltage. Having two or more memory cells acting as isolation transistors will effectively increase the channel length and thereby the isolation properties of those isolation transistors. Furthermore, when two or more memory cells are used as isolation transistors, the probability that two or more of those memory cells are in the erased state is less than that of only one memory cell acting as an isolation transistor. In the case of an MLC memory cell in which four levels are stored, the probability that both isolation memory cells are in the erased state is only 6.25% while in the case of only one isolation memory cell, that probability is 25%.
Another mechanism that can cause program disturb occurs especially at relatively high values of Vpass. In such a case, the drain side area is boosted to a high voltage which can cause breakdown at the drain side of the isolation transistor that is located next to the selected wordline. A possible mechanism of that breakdown is band-to-band tunneling at or close to the edge of the drain area of the isolation memory cell. Other breakdown mechanisms may occur as well. Due to the breakdown, electrons are generated that may become so called “hot electrons” since these electrons can be accelerated by the strong electric field that is present in the neighborhood of the selected wordline. These hot electrons may be injected in the floating gate of the memory cell on the selected wordline or in floating gates of neighboring memory cells, thus changing the threshold voltage of those memory cells and possibly causing a change in the charge storage state of the memory cell. By choosing appropriate biasing voltages for the isolation memory cells, the breakdown at the drain side area of the isolation transistor can be prevented or at least suppressed significantly. Another possible side effect of the breakdown is that the drain side boosted area is partly discharged by the breakdown. Since the breakdown generates hole/electron pairs, electrons flowing to the drain side boosted channel area will lower the boosted potential of that area thereby possibly causing increased program disturb.
FIG. 1 is the block diagram of a type of memory system in which the memory cell array and operational improvement of the present invention may be implemented.
FIGS. 4A-4D are cross-sectional views of a NAND string to illustrate the bias voltages in the string during four consecutive time intervals to illustrate a conventional self-boosting programming method of respective cells in the string.
FIGS. 5A-5D are cross-sectional views of a NAND string showing the bias voltages in the string during four consecutive time intervals in an improved self-boosting programming scheme to illustrate one embodiment of the invention.
FIGS. 6A-6E are cross-sectional views of a NAND string showing the bias voltages in the string during five consecutive time intervals to illustrate a conventional erased area self-boosting programming scheme of respective cells in the string.
FIGS. 7A-7E are cross-sectional views of a NAND string showing the bias voltages in the string during five consecutive time intervals in a modified EASB programming scheme to illustrate another embodiment of the invention.
FIGS. 8A-8E are cross-sectional views of a NAND string showing the bias voltages in the string during five consecutive time intervals in a modified EASB programming scheme to illustrate yet another embodiment of the invention.
FIGS. 9A-9E are cross-sectional views of a NAND string showing the bias voltages in the string during five consecutive time intervals in a modified LSB programming scheme to illustrate yet another embodiment of the invention.
The controller 9 is connected or connectable with a host system such as a personal computer, a digital camera, or a personal digital assistant. It is the host that initiates commands, such as to store or read data to or from the memory array 1, and provides or receives such data, respectively. The controller converts such commands into command signals that can be interpreted and executed by the command circuits 7. The controller also typically contains buffer memory for the user data being written to or read from the memory array. A typical memory system includes one integrated circuit chip 11A that includes the controller 9, and one or more integrated circuit chips 11B that each contain a memory array and associated control, input/output and state machine circuits. It is possible to integrate the memory array and controller circuits of a system together on one or more integrated circuit chips.
FIGS. 4A-4D are cross-sectional views of a NAND string 100 showing the bias voltages in the string during four different consecutive time intervals in a conventional self-boosting programming scheme useful for illustrating an aspect of the invention. As noted above, a NAND string is typically programmed sequentially from the source side to the drain side, so from WL0 to WL4 in FIGS. 4A-4D, the first cell to be programmed is memory cell 122, the next one is memory cell 124 and so on up to memory cell or transistor 130. NAND string 100 may contain many more cells than the five cells 122-130 shown in FIG. 4A; typically 16 or 32 memory cells are connected in series in one NAND string. The NAND string 100 may be implemented in the form illustrated above in reference to FIG. 2B, although other implementations are also possible. NAND string 100 may be controlled and operated in the manner described above.
FIG. 4A illustrates the biasing voltages applied to the NAND string 100 when the cell 122 of the string is being programmed. As shown in FIG. 4A, zero volt is applied to SGS, the gate of source select transistor 120. Furthermore, Vs which can be zero volt or a somewhat higher voltage is applied to the source line. Applying a voltage larger than zero volt to the source line during programming improves the isolation characteristics of the select transistor 120. A high programming voltage VPGM is applied to the word line WL0 and an intermediate voltage VPASS is applied to the remaining word lines as shown in FIG. 4A. The high VPGM causes electrons from the channel to tunnel through the oxide to the floating gate FG0 in transistor 122. As noted above, the intermediate voltage VPASS is applied to reduce or prevent program disturb in unselected cells or transistors that are addressed by the word line WL0 by boosting the channel electrical potentials of such unselected transistors. This is the conventional self boosting scheme. The programming voltage VPGM may be applied in increasing increments, each increase followed by a read cycle to test the threshold voltage of transistor 122. These steps are performed by the memory system of FIG. 1. After the programming causes the threshold voltage of transistor 122 to reach the target threshold, the memory system then moves on to program transistor 124 in the next programming time interval as illustrated in FIG. 4B. Thus, as shown in FIG. 4B, the high writing voltage is applied to the word line WL1 instead and the intermediate voltage VPASS is applied to the remaining word lines to program transistor 124 in the same manner described above for programming transistor 122. After transistor 124 has been programmed, the memory system then proceeds during the next programming time interval to program transistor 126 as illustrated in FIG. 4C where the high writing voltage is applied to word line WL2 and the intermediate voltage applied to the remaining word lines. After this is completed, the system proceeds to program transistor 128 as illustrated in FIG. 4D in the next programming time interval, and then to program transistor 130 during the following programming time interval. This process begins with the transistor closest to the source select transistor, and is then repeated sequentially and serially in the same order as the transistors are laid out between the source select transistor (e.g. transistor 50 in FIG. 3A) and the drain select transistor (e.g. transistor 40 in FIG. 3A), until all of the transistors in the string 100 have been programmed.
As discussed above in reference to FIG. 2B, the boosted channel voltage in transistor 122 may cause breakdown of the drain area of the source select transistor 120 during three of the four programming time intervals illustrated in FIGS. 4B-4D, so that hot electrons may be generated that are injected into the floating gate FG0, after the floating gate FG0 has already been programmed. This electron injection will cause the threshold voltage of FG0 to shift, which may result in switching FG0 from a desired charge storage state to a different erroneous charge storage state. The same can be said for other strings in the memory array. As discussed above in reference to FIG. 2B, the boosted channel voltage in transistor 122 may cause breakdown of the drain area of the source select transistor 120 during the four programming time intervals illustrated in FIGS. 4A-4D. As a result, program disturb may occur because of a reduced boosting potential in the channel area of the NAND string. This type of program disturb can occur on any of the word lines when the word line is being selected for programming, such as when VPGM is applied to that word line. Another possibility for program disturb, mentioned above as well, is due to hot electrons that may be generated in the vicinity of the drain of the source select transistor 120 or in the channel area of memory cell 122 and subsequently injected into the floating gate FG0. The latter mechanism will likely only affect the memory cells on WL0 since the hot electrons are localized and limited to a small area in the vicinity of the drain of the source select gate 120 or in the channel area of memory cell 122. This hot electron injection will cause the threshold voltage of FG0 to shift, which may result in switching FG0 from a desired charge storage state to a different erroneous charge storage state. The same can be said for other strings in the memory array.
Since the above-described breakdown phenomena persists when all of the cells are programmed, it is found that as successive word lines are being programmed, the threshold voltage distribution of cell 122 gradually worsens. After all word lines have been programmed, it is discovered that the threshold distribution has shifted up and has widened significantly. In some flash memories, the window of the charge level voltage range is divided into four states, where the raised state “11” has a negative threshold voltage range and the remaining three states “10”, “00”, and “01” have positive threshold voltage distributions in the ascending order. Where the conventional self boosting scheme is applied, after all of the memory cells have been programmed, where each cell can store any one of the four states, it is found that the “10” threshold voltage distribution has shifted to higher values and has widened significantly so that “10” can be read as a “00”. The “00” threshold voltage distribution is also found to have been affected somewhat as well. By reducing the voltage applied to WL0, it is expected that the upshifting and broadening of the “10” charge state will be much reduced or eliminated all together.
One aspect of the invention is thus based on the recognition that such breakdown of the drain area of the source side select transistor can be alleviated or prevented altogether by applying electrical potentials to the word lines so that the above described program disturb mechanisms are suppressed, so that the boosting does not alter the charge state at FG0. In one implementation, this can be achieved by reducing the voltage that is supplied to WL0 to a value below VPASS, such as a voltage in the range of one to three volts instead of the five to ten volt intermediate voltage for VPASS normally applied during conventional self boosting. This is illustrated in FIGS. 5A-5D.
FIGS. 5A-5D are cross-sectional views of the NAND string 100 with biased voltages different from those applied during conventional self boosting to illustrate one aspect of the invention. When cell 122 is being programmed, the bias voltages applied are the same as those employed in the conventional self boosting scheme. However, during the subsequent programming time intervals where cells 124, 126 and 128 are programmed, instead of applying the traditional VPASS to word line WL0 in the typical eight to ten volt range, a lower voltage VLOW is applied instead to the word line WL0. As noted above, in one implementation, VLOW may be in the range of or one to three volts. Such low voltage will be applied to the word line WL0 during at least some and preferably all of the programming time intervals for programming all of the cells in the memory array, except during the programming time interval for cells under the word line WL0. By applying a low voltage to WL0, the boosted channel potential under WL1, WL2 and so forth cannot be fully transferred to the drain of the source select transistor. As a result, the drain voltage of the source select transistor is lower and the breakdown can be prevented or reduced in severity. For example, in the case of FIG. 5B, assume that all memory cells 122-130 are in the erased state with an erased threshold voltage of about −2V, the channel area under the memory cells 124-130 will be boosted to for example 8V (depending on the VPASS value). Assume furthermore that a voltage VLOW of 1.5V is applied to WL0, in combination with the −2V threshold voltage of memory cell 122, this means that the memory cell 122 is in the conducting state. As a result, a part of the boosted charge in the channel area of memory cell 124-130 will be transferred to the source side of memory cell 122; as a result, the potential on the source side will rise. However, the rise will stop after the source side potential of memory cell 122 has reached a value of about 3.5V (gate voltage threshold voltage). As a result, the drain potential of the source side select transistor is only boosted up to a value of 3.5V while in the conventional case it would have been boosted to 8V. It is obvious that the very significant reduction in drain voltage will prevent or at least strongly reduce the breakdown at the select transistor drain. Band-to band tunneling is reduced by such scheme to an extent so that the charge state of cell 122 will not change by the self boosting voltages applied to the channel regions of transistors 122-130.
The above-described breakdown can also occur at the source area of the transistor in a string next to the drain select transistor, such as transistor area 51 of drain select transistor 40 in FIG. 2B, even though the drain side select gate typically has a higher gate voltage, such as in the range of 1.5-2.5V during boosting, than the source side select gate which is typically at a 0V gate voltage during boosting. Drain select transistor breakdown at the source area is prevented by reducing the voltage applied to the transistor in a string next to the drain select transistor to a value lower than that normally used for boosting the channel voltage in a self boosting scheme to reduce or prevent program disturb. Thus, FIGS. 5A-5D need only be modified slightly to illustrate this. Instead of being the source select transistor, transistor 120 is instead the drain select transistor which has a higher gate voltage, such as in the range of 1.5-2.5V during boosting, than the source select transistor. The interpretation of the labeling of the word lines would also be revised so that WL0 is the word line closest to drain select transistor 120. The programming sequence then proceeds beginning with the transistor closest to the source select transistor towards the drain side of the strings, until the transistor (122) closest to the drain select transistor (120) is reached. Thus, FIG. 5D to FIG. 5A, in such order, illustrate the last few cycles of such programming sequence. Instead of applying zero volts to the word line WL0 coupled to transistor 122 (transistor next to the drain select transistor), a low positive voltage VLOW is applied. In one implementation, the voltage VLOW applied to the transistor 122 may be in the range of one to three volts. In another implementation, the boosting voltage coupled to some of the transistors other than the transistor 122 to prevent program disturb may be higher than that (VLOW) coupled to the transistor 122 by at least 50%. The above-described features related to source and/or drain area breakdown of transistor(s) next to the drain and/or source select transistor(s) can be used in conjunction with any self boosting scheme, including but not limited to any form of SB, LSB and EASB.
The process illustrated in FIGS. 5A-5D preferably begins with the transistor closest to the source select transistor, and is then repeated sequentially and serially in the same order as the transistors are laid out between the source select transistor (e.g. transistor 50 in FIG. 3A) and the drain select transistor (e.g. transistor 40 in FIG. 3A), until all of the transistors in the string 100 have been programmed.
FIGS. 6A-6E are cross-sectional views of the NAND string 100 to illustrate a conventional EASB programming of respective cells in the string. As noted above, the EASB system applies zero volts to the word line on the source side of the selected word line during programming so that the two boosted channel areas of the lower word lines and upper word lines are isolated by the memory cell with zero volt on the word line. This causes such memory cell to be turned off, thereby isolating the two boosted channel areas. A result of separating the two channel areas is that the boosting efficiency of the drain side is improved. The channel area of the source side is boosted less because some of the memory cells on the source side can be in the programmed states and therefore have higher threshold voltages. The channel area of the drain side of the selected word line is (almost) fully pre-charged through the bit line and more efficiently boosted since all cells on the drain side are still in the erased states with negative threshold voltages. In reference to FIG. 6B, for example, when cell 124 is being programmed, zero volt is applied to WL0. When cell 126 is being programmed as illustrated as in FIG. 6C, zero volt is applied to WL1. When cell 128 is being programmed, zero volt is applied to WL2 and when cell 130 is being programmed, zero volt is applied to WL3 of string 100.
A disadvantage of conventional EASB is that leakage (and/or band-to-band tunneling) related breakdown may occur at the drain areas of the cells under the grounded word line. This breakdown may cause indirectly the injection of hot electrons into the floating gates of cells on the selected word line or a reduction of the boosted channel potential, similar to that described for the SB mechanism, thereby possibly causing program disturb. Furthermore, when memory cell dimensions of future generation devices become smaller, the channel length of the turned off memory cells may become too short to be able to isolate electrically the two separately boosted channel areas at the drain and source sides of the selected word line. Thus, another aspect of the invention is based on the recognition that by appropriately biasing two or more word lines (preferably ones adjacent to one another) or control gates on the source side of the selected transistor or word line to increase effectively the channel length of the isolation memory cells, hand-to-band tunneling and/or leakage between the two boosted areas can be reduced simultaneously. Since the isolation in the improved EASB scheme occurs only on the source side of the selected memory cell or word line, there is typically no need to similarly reduce the voltage coupled to the cells on the drain side of the selected transistor. This aspect of the invention is illustrated in FIGS. 7A-7E. Although five floating gate memory cells are shown in each string in FIGS. 7A-7E, the individual strings typically include 16, 32 or more memory cell charge storage elements.
FIGS. 7A-7E are cross-sectional views of NAND string 100 showing the bias voltages applied to the string in a modified EASB scheme to illustrate this aspect of the invention. The modified scheme of FIG. 7A-7E differs from that of FIGS. 6A-6E in that two word lines (preferably ones adjacent to each other) on the source side of the selected word line are grounded instead of only one word line as in the conventional EASB scheme. Thus, in FIGS. 7C-7E, for example, when the cells 126, 128, and 130 are being programmed in sequential programming time intervals, the two source side word lines immediately adjacent to the selected word line are grounded. Thus, in FIG. 7C when cell 126 is being programmed, zero volt is being applied to WL0 and WL1. In FIG. 7D, when the word line WL3 is selected for programming cell 128, zero volt is applied to WL1 and WL2. In FIG. 7E, when cell 130 is being programmed and WL4 is selected, zero volt is applied to WL2 and WL3.
Applying zero volt to two source side adjacent word lines has the effect of increasing the channel length of the isolation region. By increasing the channel length of the isolation region to that spanned by two adjacent cells, boosting of the drain side channel areas of the selected cell is improved, thereby also reducing program disturb. If desired, 0 volt may be applied to more than two adjacent word lines to further increase the length of the isolation region between the boosted channel areas. If desired, the grounded word line(s) can be separated from the selected word line by one or more word lines. Another advantage of biasing two or more word lines to 0V is that the worst case situation for leakage between the source and drain boosted channel regions is less likely to occur. The worst case situation occurs when the cell under the 0V word line is in the erased negative threshold voltage state; in that situation, some of the boosted drain side channel charge may still leak away since the memory cell is conducting (because of the negative threshold voltage) during a part of the boosting operation. When two word lines are connected to 0V, the probability that under both word lines a memory cell in the erased state is present is smaller than when only one word line is biased to 0V.
As in the process of FIGS. 4A-4D, the process in FIGS. 7A-7E preferably begins with the transistor closest to the source select transistor, and is then repeated sequentially and serially in the same order as the transistors are laid out between the source select transistor (e.g. transistor 50 in FIG. 3A) and the drain select transistor (e.g. transistor 40 in FIG. 3A), until all of the transistors in the string 100 have been programmed.
Breakdown due to leakage and/or band-to-band tunneling may still occur between the grounded cells and the cells being programmed, and between grounded cells and the cells to which an intermediate voltage VPASS has been applied. This is the case especially for memory cells with small channel lengths. Thus, breakdown can occur in the drain junction or in the vicinity of the drain junction between cells 126 and 128 in FIG. 7D and between cells 122 and 124 in the same figure. To reduce such breakdown, instead of grounding the two word lines on the source side of the selected word line, a low positive voltage may be applied instead. This has the effect of reducing the potential difference between the junction areas (memory cell drain and source) of the isolation cells 124 and 126 and the floating gate potential of memory cells 122 and 128 in FIG. 7D. A reduced potential difference between the floating gate and its corresponding highly boosted drain or source region reduces the likelihood that breakdown can occur. A small bias voltage in the order of one to three volts applied to the word lines WL1 and WL2 in FIG. 7D is likely sufficient to suppress the breakdown mechanism(s) such as leakage and/or band-to-band tunneling while adequate to isolate the two boosted regions in the EASB scheme. Such modified scheme is illustrated in FIGS. 8A-8E. From a comparison of the two sets of figures (FIG. 7A-7E; 8A-8E), it is noted that instead of grounding the two word lines immediately adjacent to and on the source side of the selected word line, as in FIGS. 7A-7E, low voltages VLOW1 and VLOW2 are applied instead as shown in FIGS. 8A-8E.
The embodiment of FIGS. 8A-8E also incorporates the aspect of the invention described above in reference to FIGS. 5A-5D. Instead of applying the intermediate voltage VPASS to WL0 as in FIGS. 7B-7E, a low voltage VLOW3 is applied instead, as illustrated in FIGS. 8D and 8E. This will reduce or prevent the drain side breakdown of the source select transistor 120 that may affect the threshold voltage of FG0 under word line WL0. In the same vein, this aspect of the invention (applying a low voltage to WL0) may be combined with a LSB scheme. For such purpose, FIGS. 8A-8E may be modified slightly to apply a voltage (e.g. 0 volts) to the word line on the drain side of the selected word line as well to also isolate the unselected cells coupled to the selected word line from the channel regions of their neighboring cells on the drain side.
Set forth below is a table summarizing an overview of possible SB and EASB biasing schemes referring to FIGS. 8A-8E. It should be noted that the voltages V1, V2, and V3 in the table below do not necessarily have to be different. Typical values for these three voltages could be around or one to three volts. While different variations are possible, a preferred configuration is where VLOW1 and VLOW3 are equal to Vdd which is in a range of 1 to 3 volts and preferably of the order of 1.8 volts and the voltage VLOW2 is around zero volts. Such configuration of voltages will suppress or prevent breakdown at both the select gate and the isolation word line and will isolate the two boosted channel areas efficiently since one of the two isolation word lines is grounded, thereby turning off the transistors coupled to the grounded word line. At such values, it is noted from FIG. 8E that the selected transistor (e.g. 130) is separated from the transistor (e.g. 126) coupled to the word line to which 0 volt is applied by at least another transistor (e.g. 128) in the same string of transistors where a low positive voltage rather than 0 volt is applied to such transistor (e.g. 128).
VLOW1 VLOW2 VLOW3 Comments
VPASS VPASS VPASS Conventional SB
VPASS VPASS Conventional EASB (FIGS. 6A-6E)
Modified SB
VPASS VPASS V3 Reduces breakdown at source side select gate
(FIGS. 5A-5D)
Modified EASB
VPASS Improves isolation between the two boosted
areas (FIGS. 7A-7E)
V1 VPASS VPASS Reduces breakdown at the wordline next to the
V1 V2 VPASS Reduces breakdown at the wordline next to the
selected wordline and improves isolation of the
two boosted areas
V1 VPASS V3 Reduces breakdown at the wordline next to the
selected wordline and at the select gate
V1 V2 V3 Reduces breakdown at the wordline next to the
selected wordline, at the select gate and
improves the isolation of the two boosted areas.
(FIGS. 8A-8E)
V1 and V3, are preferably in a range of about 1-3 V, V2 is preferred to be about 0 V.
To illustrate yet another embodiment, the string 100 includes another cell or transistor (not shown) in the string on the drain side of transistor 130, where such transistor is coupled to another word line WL5 (not shown) on the drain side of WL4. In this embodiment, a programming voltage Vpgm is applied to the word line WL5, and voltages are applied to the remaining word lines so that they are at the following voltages: WL4=V1=1.5V, WL3=V2=0V, WL2=V1=1.5V, WL1=Vpass, WL0=V3=1.5V. This would prevent breakdown at both sides of the word line WL3 to which 0 volt is applied. In more general terms, low voltages may be applied to three adjacent word lines, where the voltage (such as 0 volt) applied to the center one of the three word lines causes a programmed transistor coupled to it to be turned off.
A scheme analogous to the above EASB scheme can also be used for LSB. A disadvantage of conventional LSB is that breakdown may occur between the channel areas coupled to the selected word line and the drain and source areas of the cells under the grounded word line on the source side of the selected word line. This breakdown may cause indirectly the injection of hot electrons into the floating gates of cells on the selected word line and/or a reduction of the boosted channel potential, thereby possibly altering the threshold voltages of such cells which is undesirable. In the case when memory cell dimensions of future generation devices become smaller, the channel length of the turned off memory cells may become too short to be able to isolate electrically the channel area coupled to the selected word line from the channel areas at the drain and source sides of the selected word line; as a result, boosted charge can leak away and the boosted potential will be reduced, possibly resulting in program disturb. Thus, another aspect of the invention is based on the recognition that, by appropriately biasing two or more word lines (preferably ones adjacent to one another) on the source side and appropriately biasing two or more word lines (preferably ones adjacent to one another) on the drain side of the selected transistor or word line to increase effectively the channel length of the isolation memory cells, both band-to-band tunneling and leakage between the three boosted areas is thereby reduced simultaneously. This aspect of the invention is illustrated in FIGS. 9A-9E.
FIGS. 9A-9E are cross-sectional views of NAND string 100 showing the bias voltages applied to the string in a modified LSB scheme to illustrate this aspect of the invention. The modified scheme of FIG. 9A-9E differs from that of FIGS. 8A-8E in that zero or low positive voltage levels VLOW4, VLOW5 are applied to the two word lines (preferably ones adjacent to each other) on the drain side of the selected word line in addition to those on the source side of the selected word line. Thus, in FIGS. 9A-9C, for example, when the cells 122, 124, and 126 are being programmed in sequential programming time intervals, zero or low positive voltage levels are applied to the two drain side word lines immediately adjacent to the selected word line. Thus, in FIG. 9A when cell 122 is being programmed, zero volt or low positive voltage levels VLOW4, VLOW5 are applied to WL1 and WL2. In FIG. 9B, when the word line WL1 is selected for programming cell 124, zero volt or low positive voltage levels VLOW4, VLOW5 are applied to WL2 and WL3. In FIG. 9C, when cell 126 is being programmed and WL2 is selected, zero volt or low positive voltage levels VLOW4, VLOW5 are applied to WL3 and WL4.
Applying zero volt to two source side adjacent word lines has the effect of increasing the channel length of the isolation region. By increasing the channel length of the isolation region to that spanned by two or more adjacent cells on each side of the selected word line, boosting of the channel areas of the unselected cells coupled to the selected word line is improved, thereby also reducing program disturb. If desired, zero volt or low positive voltage levels may be applied to more than two adjacent word lines to further increase the length of the isolation region between the boosted channel areas. If desired, the grounded word line(s) can be separated from the selected word line by one or more word lines.
As in the process of FIGS. 4A-4D, the programming process in FIGS. 9A-9E preferably begins with the transistor closest to the source select transistor, and is then repeated sequentially and serially in the same order as the transistors are laid out between the source select transistor (e.g. transistor 50 in FIG. 3A) and the drain select transistor (e.g. transistor 40 in FIG. 3A), until all of the transistors in the string 100 have been programmed. Under such programming scheme, zero volt applied to the word line (e.g. WL1 or WL2 in FIG. 9A) on the drain side adjacent to the selected word line (e.g. WL0 in FIG. 9A) will not turn off the transistor (e.g. 124 or 126 in FIG. 9A) in the same string as the selected transistor (e.g. 122 in FIG. 9A) and coupled to such word line (e.g. WL1 or WL2 in FIG. 9A), since such transistor is still in the erased state and has a negative threshold voltage. As a result, complete isolation is not possible but is expected to be better than with only one transistor biased at 0V. For the same reason, the preferred voltage for VLOW4 and VLOW5 is 0V since that will optimize the isolation while there is no danger of band-to-band tunneling in the case of cells that are in the erased state since the potential difference between the floating gate and the boosted drain/source areas is less for erased cells than for programmed cells. A coupling voltage of zero volt, however, will turn off completely a programmed transistor with a positive threshold voltage in the same string as the selected transistor.
Breakdown may still occur at the drain or source side of the grounded cells directly next to the selected word line that is connected to VPGM, and at the drain or source side of the grounded cells and the cells to which an intermediate voltage VPASS has been applied. Thus, breakdown can occur at the source side of cell 124 in FIG. 9A and at the drain side of cell 126 in the same figure. To reduce such breakdown, instead of grounding the two word lines on the drain side of the selected word line, a low positive voltage may be applied instead. This has the effect of reducing the potential difference between the floating gate of memory cell 124 and its highly boosted source side and reducing the potential difference between the floating gate of memory cell 126 and its boosted drain side that is boosted by WL3, WL4 and so forth with a voltage VPASS in FIG. 9A. However, as in general with the LSB method, the cells at the drain side of the selected cell are still in the erased state (negative threshold voltage), so it is not necessary to apply a low positive voltage to reduce band-to-band tunneling since band-to-band tunneling mainly occurs at the drain or source side of memory cells that are in the highest programmed state (threshold voltage of about 2.5-3V).
While different variations are possible in FIGS. 9A-9E, a preferred configuration is where VLOW1 and VLOW3 are all equal to Vdd which is in a range of 1 to 3 volts and preferably of the order of 1.8 volts and the voltages VLOW2, VLOW4, and VLOW5 are around zero volts. Such configuration of voltages will suppress or prevent breakdown at both the select gate and the isolation word lines and will isolate the channel areas coupled to the selected word line efficiently since one of the two isolation word lines on the source side and at least one and in the preferred case both of the two isolation word lines on the drain side are grounded, thereby turning off the transistors coupled to the grounded word lines. At such values, it is noted from FIG. 9C that the selected transistor (e.g. 126) is separated from the transistors (e.g. 122 and 130) coupled to the word lines to which 0 volt is applied by at least another transistor (e.g. 124 and 128) in the same string of transistors, and small positive voltage(s) is/are applied to such separation transistors (e.g. 124 and 128), although it would be preferable to apply 0 volt to memory cell 128.
In some situations, it may be desirable to be able to raise slightly the voltage of the channel region of the selected transistor during the programming process. One example of the situations where such capability is desirable is described in U.S. patent application US 2003/0147278, which is incorporated herein by reference. To make this possible, it may be desirable to allow a low positive voltage (e.g. 0.5 volt) on the bit line for the selected string to be communicated to the channel region of the selected transistor through the channel regions of the cells on the drain side of the selected word line. The LSB scheme described above in reference to FIGS. 9A-9E may be modified slightly for such purpose. Instead of setting VLOW4 and VLOW5 to about 0 volts, preferably they may be set to low positive voltages such as those in a range of 1 to 3 volts and preferably of the order of 1.8 volts. Another possibility is to set only one of them to about 0 volts, with the remaining one at a low positive voltage such as one in a range of 1 to 3 volts and preferably of the order of 1.8 volts. In such event, in order to reduce or avoid breakdown, preferably VLOW4 is set to such low positive voltage, and VLOW5 is set to about 0 volts. Alternatively, VLOW4 is set to such low positive voltage, and VLOW5 is a higher voltage, such as VPASS, which is typically of the order of five to ten volts.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5043940Jul 17, 1989Aug 27, 1991Eliyahou HarariFlash EEPROM memory systems having multistate storage cellsUS5172338Apr 11, 1990Dec 15, 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS5570315Sep 21, 1994Oct 29, 1996Kabushiki Kaisha ToshibaMulti-state EEPROM having write-verify control circuitUS5621684Mar 29, 1996Apr 15, 1997Samsung Electronics Co., Ltd.Nonvolatile semiconductor member with different pass potential applied to the first two adjacent wordUS5677873Sep 19, 1996Oct 14, 1997Samsung Electronics Co., Ltd.Methods of programming flash EEPROM integrated circuit memory devices to prevent inadvertent programming of nondesignated NAND memory cells thereinUS5715194Jul 24, 1996Feb 3, 1998Advanced Micro Devices, Inc.Bias scheme of program inhibit for random programming in a nand flash memoryUS5745412Sep 29, 1995Apr 28, 1998Lg Semicon Co., Ltd.Programmable nonvolatile memory and method of programming the sameUS5774397Sep 10, 1996Jun 30, 1998Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and method of programming a non-volatile memory cell to a predetermined stateUS5793677Jun 18, 1996Aug 11, 1998Hu; Chung-YouUsing floating gate devices as select gate devices for NAND flash memory and its bias schemeUS5887145Jan 9, 1997Mar 23, 1999Sandisk CorporationRemovable mother/daughter peripheral cardUS5969985Mar 18, 1997Oct 19, 1999Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS5991202Sep 24, 1998Nov 23, 1999Advanced Micro Devices, Inc.Method for reducing program disturb during self-boosting in a NAND flash memoryUS6044013May 19, 1999Mar 28, 2000Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6046935Jan 27, 1999Apr 4, 2000Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS6061270Dec 28, 1998May 9, 2000Samsung Electronics Co., Ltd.Method for programming a non-volatile memory device with program disturb controlUS6107658Dec 22, 1999Aug 22, 2000Kabushiki Kaisha ToshibaNon-volatile semiconductor memory deviceUS6154391Sep 15, 1998Nov 28, 2000Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6191975Dec 21, 1999Feb 20, 2001Kabushiki Kaisha ToshibaNon-volatile NAND type semiconductor memory device with stacked gate memory cells and a stacked gate select transistorUS6282117Mar 21, 2000Aug 28, 2001Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6295227Nov 24, 1999Sep 25, 2001Kabushiki Kaisha ToshibaNon-volatile semiconductor memory deviceUS6363010Jul 6, 2001Mar 26, 2002Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6455889Jan 10, 2001Sep 24, 2002Kabushiki Kaisha ToshibaSemiconductor memory device having memory cells each having a conductive body of booster plate and a method for manufacturing the sameUS6456528Sep 17, 2001Sep 24, 2002Sandisk CorporationSelective operation of a multi-state non-volatile memory system in a binary modeUS6493265Apr 2, 2002Dec 10, 2002Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6512262Jun 1, 1998Jan 28, 2003Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and method of manufacturing the sameUS6522580Jun 27, 2001Feb 18, 2003Sandisk CorporationOperating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data statesUS6525964Dec 21, 2001Feb 25, 2003Kabushiki Kaisha ToshibaSemiconductor memory deviceUS6535424Jul 25, 2001Mar 18, 2003Advanced Micro Devices, Inc.Voltage boost circuit using supply voltage detection to compensate for supply voltage variations in read mode voltageUS6545909Mar 11, 2002Apr 8, 2003Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6614688Nov 20, 2001Sep 2, 2003Samsung Electronic Co. Ltd.Method of programming non-volatile semiconductor memory deviceUS6643188Jan 22, 2002Nov 4, 2003Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cellUS6700815Apr 8, 2002Mar 2, 2004Advanced Micro Devices, Inc.Refresh scheme for dynamic page programmingUS6717838Jul 31, 2002Apr 6, 2004Sharp Kabushiki KaishaSemiconductor storage device with ferroelectric capacitor and read transistor having gate communicating with bit lineUS6717861Dec 4, 2001Apr 6, 2004Samsung Electronics Co., Ltd.Non-volatile semiconductor memory device capable of preventing program disturb due to noise voltage induced at a string select line and program method thereofUS6804150Sep 6, 2002Oct 12, 2004Samsung Electronics Co., Ltd.Non-volatile semiconductor memory device with improved program inhibition characteristics and method of programming the sameUS6859394Mar 6, 2002Feb 22, 2005Kabushiki Kaisha ToshibaNAND type non-volatile semiconductor memory deviceUS6859395Apr 3, 2003Feb 22, 2005Kabushiki Kaisha ToshibaNAND type flash EEPROM in which sequential programming process is performed by using different intermediate voltagesUS6859397Mar 5, 2003Feb 22, 2005Sandisk CorporationSource side self boosting technique for non-volatile memoryUS6882577Sep 10, 2003Apr 19, 2005Elan Microelectronics CorporationOn-system programmable and off-system programmable chipUS6898126Dec 15, 2003May 24, 2005Powerchip Semiconductor Corp.Method of programming a flash memory through boosting a voltage level of a source lineUS6930921Nov 17, 2004Aug 16, 2005Kabushiki Kaisha ToshibaNAND type flash EEPROM in which sequential programming process is performed by using different intermediate voltagesUS6975018Dec 27, 2001Dec 13, 2005Tadahiro OhmiSemiconductor deviceUS6987694Aug 13, 2003Jan 17, 2006Samsung Electronics Co., Ltd.Methods of programming non-volatile semiconductor memory devices including coupling voltages and related devicesUS7088621Aug 18, 2005Aug 8, 2006Sandisk CorporationBitline governed approach for coarse/fine programmingUS7092294Jan 12, 2006Aug 15, 2006Kabushiki Kaisha ToshibaNonvolatile semiconductor memoryUS7149124 *Dec 21, 2004Dec 12, 2006Micron Technology, Inc.Boosted substrate/tub programming for flash memoriesUS7161833 *Feb 6, 2004Jan 9, 2007Sandisk CorporationSelf-boosting system for flash memory cellsUS7170973Apr 29, 2003Jan 30, 2007Koninklijke Philips Electronics, N.V.Apparatus and method for reducing image artifactsUS7184308 *Oct 14, 2004Feb 27, 2007Samsung Electronics Co., Ltd.Flash memory devices and methods for programming the sameUS7355889Dec 19, 2005Apr 8, 2008Sandisk CorporationMethod for programming non-volatile memory with reduced program disturb using modified pass voltagesUS7471566 *Dec 12, 2006Dec 30, 2008Sandisk CorporationSelf-boosting system for flash memory cellsUS20010001491Jan 10, 2001May 24, 2001Koji SakuiSemiconductor memory device having memory cells each having a conductive body of booster plate and a method for manufacturing the sameUS20010045585Jun 1, 1998Nov 29, 2001Toshiharu WatanabeNon-volatile semiconductor memory device and method of manufacturing the sameUS20020110019Apr 2, 2002Aug 15, 2002Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS20020118569Nov 20, 2001Aug 29, 2002Samsung Electronics Co., Ltd.Method of programming non-volatile semiconductor memory deviceUS20030147278Jan 22, 2002Aug 7, 2003Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cellUS20040080980Aug 13, 2003Apr 29, 2004Chang-Hyun LeeMethods of programming non-volatile semiconductor memory devices including coupling voltages and related devicesUS20050047210Oct 18, 2004Mar 3, 2005Kabushiki Kaisha ToshibaNon-volatile semiconductor memory deviceUS20050056869Aug 2, 2004Mar 17, 2005Kabushiki Kaisha ToshibaNonvolatile semiconductor memory cell matrix, a mehtod for operating the same, monolithic integrated circuits and systemsUS20050157549Jan 21, 2004Jul 21, 2005Nima MokhlesiNon-volatile memory cell using high-k material and inter-gate programmingUS20050174852Feb 6, 2004Aug 11, 2005Hemink Gerrit J.Self-boosting system for flash memory cellsUS20050226055Apr 13, 2004Oct 13, 2005Guterman Daniel CProgramming inhibit for non-volatile memoryUS20060028868Aug 8, 2005Feb 9, 2006Tsutomu OkazakiSemiconductor deviceUS20060092703Aug 16, 2005May 4, 2006Dong-Hyuk ChaeFlash memory device and method of programming the sameUS20060133149Dec 6, 2005Jun 22, 2006Samsung Electronics Co., Ltd.Methods and circuits for generating a high voltage and related semiconductor memory devicesUS20060198195Dec 28, 2005Sep 7, 2006Hemink Gerrit JSelf-boosting method for flash memory cellsUS20060227613Nov 30, 2005Oct 12, 2006Hynix Semiconductor Inc.Non-volatile memory device and method of preventing hot electron program disturb phenomenonUS20070019474Jun 30, 2006Jan 25, 2007Jin-Kook KimMethods/circuits for programming flash memory devices using overlapping bit line setup and word line enable intervalsUS20070047314Aug 31, 2005Mar 1, 2007Micron Technology, Inc.Programming method for NAND EEPROMUS20070081384Dec 12, 2006Apr 12, 2007Hemink Gerrit JSelf-Boosting System for Flash Memory CellsUS20070236992Mar 30, 2006Oct 11, 2007Ken OowadaSelf-boosting method with suppression of high lateral electric fieldsUS20070236993Mar 30, 2006Oct 11, 2007Ken OowadaSelf-boosting system with suppression of high lateral electric fieldsDE102005057553A1Nov 30, 2005Oct 12, 2006Hynix Semiconductor Inc., IcheonNicht volatiles Speicherbauelement und Verfahren zur Verhinderung eines Heisse-Elektronen-Programmier-StörungsphänomensEP0701259A2Sep 8, 1995Mar 13, 1996Samsung Electronics Co., Ltd.Auto-program circuit for a non-volatile memory deviceJPH0982922A Title not availableTW520507B Title not availableTW563136B Title not availableTW569221B Title not availableTW200306585A Title not availableWO1997049089A1Mar 28, 1997Dec 24, 1997Advanced Micro Devices, Inc.Nand flash memory using floating gate transistors as select gate devices and its bias schemeWO2005078733A2Jan 20, 2005Aug 25, 2005Sandisk CorporationSelf-boosting system for flash memory cellsWO2006124525A1May 11, 2006Nov 23, 2006Sandisk CorporationSelective application of program inhibit schemes in non-volatile memoryWO2007078793A1Dec 13, 2006Jul 12, 2007Sandisk CorporationMethod for programming non-volatile memory with reduced program disturb using modified pass voltagesWO2007089370A2Dec 19, 2006Aug 9, 2007Sandisk CorporationSelf-boosting method for flash memory cellsWO2007117869A2Mar 16, 2007Oct 18, 2007Sandisk CorporationSelf-boosting system with suppression of high lateral electric fields* Cited by examinerNon-Patent CitationsReference1Aritome, S., et al., "Reliability Issues of Flash Memory Cells", Proceedings of the IEEE, New York, vol. 81, No. 5, May 1, 1993, pp. 776-788.2Brown et al., Editors, "Nonvolatile Semiconductor Memory Technology, A Comprehensive Guide to Understanding and Using NVSM Devices", IEEE Press Series on Microelectronic Systems, (1998), 57 pages.3China State Intellectual Property Office, "Office Action," corresponding Chinese Patent Application No. 200580008885.9, mailed on Jun. 27, 2008, 7 pages (including translation).4Cho et al., "A Dual Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes", IEEE Journal of Solid-State Circuits, vol. 36, No. 11, Nov. 2001, 9 pages.5Choi et al., "A Novel Booster Plate Technology in High Density NAND Flash Memories for Voltage Scaling Down and Zero Program Disturbance", 1996 Symposium on VLSI Technology Digest of Technical Papers, 0-7803-3342-X/96/IEEE, 4 pages.6EPO, "Office Action," corresponding European Patent Application No. 05711788.9 dated Nov. 10, 2009, 11 pages (including a list of pending claims.).7EPO, "Office Action," corresponding European Patent Application No. 05711788.9, mailed on Mar. 20, 2008, 5 pages.8EPO/ISA, "Invitation to Pay Additional Fees," mailed in related PCT Application No. PCT/US2006/062338 on Aug. 16, 2007, 7 pages.9EPO/ISA, "Notification of Transmittal of the International Search Report and Written Opinion of the International Searching Authority, or the Declaration,", mailed in related PCT Application No. PCT/US2006/062338 on Oct. 15, 2007, 24 pages.10European Patent Office, "Office Action" mailed for European Patent Application No. 05711788.9 on Nov. 28, 2006, 5 pages.11Higashitani, "Boosting Methods for NAND Flash Memory", U.S. Appl. No. 11/381,874, filed May 5, 2006, 38 pages.12Higashitani, "NAND Flash Memory with Boosting", U.S. Appl. No. 11/381,865, filed May 5, 2006, 35 pages.13Intellectual Property Office (IPO), "Office Action," corresponding Taiwan Patent Application No. 094103221 dated Sep. 4, 2009, and pending claims.14Intellectual Property Office (IPO), "Office Action," corresponding Taiwan Patent Application No. 095149578 dated Nov. 26, 2009, 7 pages (including translation and a list of pending claims.).15Jung et al., "A 117-mm2 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications," IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, 10 pages.16Jung et al., "A 3.3-V Single Power Supply 16-Mb Nonvolatile Virtual DRAM Using a NAND Flash Memory Technology", IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997, 12 pages.17Jung, T.S., et al. proposed a local self boosting ("LSB") technique in "A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications", ISSCC96, 1996, Session 2, Flash Memory, Paper TP 2.1, IEEE, pp. 32.18Kim et al., "Fast Parallel Programming of Multi-Level NAND Flash Memory Cells Using the Booster-Line Technology", Symposium on VLSI Technology Digest of Technical Papers, (1997), 2 pages.19Notice of Allowance for U.S. Appl. No. 11/321,955 mailed Dec. 4, 2006, 8 pages.20Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, issued in corresponding PCT/US2005/001962, mailed Aug. 16, 2005, 15 pages.21Nozaki, T., et al., "A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application" IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 497-501.22Oowada, "Self-Boosting Method with Suppression of High Lateral Electric Fields", U.S. Appl. No. 11/394,460, filed Mar. 30, 2006, 41 pages.23Oowada, "Self-Boosting System with Suppression of High Lateral Electric Fields", U.S. Appl. No. 11/394,803, filed Mar. 30, 2006, 40 pages.24Pham et al., "Active Boosting to Minimize Capacitive Coupling Effect Between Adjacent Gates of Flash Memory Devices", U.S. Appl. No. 11/319,908, filed Dec. 27, 2005, 31 pages.25Pham et al., "Methods for Active Boosting to Minimize Capacitive Coupling Effect Between Adjacent Gates of Flash Memory Devices", U.S. Appl. No. 11/319,260, filed Dec. 27, 2005, 34 pages.26Satoh et al., "A Novel Gate-Offset NAND Cell (GOC-NAND) Technology Suitable for High-Density and Low-Voltage Operation Flash Memories", IEDM Technical Digest, Dec. 1999, 6 pages.27Suh, K.D., et al. in "A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme," Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995, pp. 1149-1155.28Taiwanese Patent Office, "Office Action of the IPO," corresponding in Taiwanese Patent Application No. 094103221 on Oct. 31, 2007, 3 pages.29Taiwanese Patent Office, "Office Action of the IPO," corresponding to Taiwanese Patent Application No. 094103221 on Jan. 9, 2009, 4 pages.30Taiwanese Patent Office, "Office Action of the IPO," corresponding to Taiwanese Patent Application No. 095149578 on Jan. 13, 2009, 26 pages.31USPTO, "Notice of Allowance and Fee(s) Due," corresponding U.S. Appl. No. 11/609,688, mailed on Aug. 8, 2008, 6 pages.32USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,955 on Apr. 5, 2007, 9 pages.33USPTO, "Office Action," corresponding U.S. Appl. No. 11/609,688, mailed on Feb. 6, 2008, 27 pages.34USPTO, "Office Action," mailed in related U.S. Appl. No. 11/321,955 on Feb. 28, 2008, 21 pages.35USPTO, Office Action, corresponding U.S. Appl. No. 12/372,636, mailed Apr. 19, 2010, 21 pages.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS9177657 *Aug 29, 2012Nov 3, 2015Renesas Electronics CorporationSemiconductor device having non-volatile memory with data erase schemeUS9257185Sep 14, 2012Feb 9, 2016Samsung Electronics Co., Ltd.Nonvolatile memory device, nonvolatile memory system, program method thereof, and operation method of controller controlling the sameUS9443596Feb 27, 2014Sep 13, 2016Samsung Electronics Co., Ltd.Non-volatile memory device and method of programming the sameUS9595342Jan 20, 2015Mar 14, 2017Sandisk Technologies LlcMethod and apparatus for refresh programming of memory cells based on amount of threshold voltage downshiftUS20150131384 *Aug 29, 2012May 14, 2015Renesas Electronics CorporationSemiconductor device* Cited by examinerClassifications U.S. Classification365/185.02, 365/185.24International ClassificationG11C16/10, G11C11/34, G11C11/56, G11C16/04Cooperative ClassificationG11C16/10, G11C16/0483European ClassificationG11C16/04N, G11C16/10Legal EventsDateCodeEventDescriptionMay 24, 2011ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026334/0149Effective date: 20110404Jan 15, 2014FPAYFee paymentYear of fee payment: 4May 25, 2016ASAssignmentOwner name: SANDISK TECHNOLOGIES LLC, TEXASFree format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038809/0600Effective date: 20160516RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services