Source: http://www.google.com/patents/US8112655
Timestamp: 2016-12-02 19:05:27
Document Index: 566578089

Matched Legal Cases: ['Application No. 10', 'application No. 07', 'application No. 07', 'application No. 08836238', 'Application No. 11168486', 'application No. 07', 'Application No. 10', 'Application No. 2006800130653']

Patent US8112655 - Mesosynchronous data bus apparatus and method of data transmission - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA memory system is described, where the transmission time of data between memory modules is managed so that the overall time delay between specified points in the memory system is maintained a constant. Each lane of a multilane bus may be separately managed, and a data frame evaluated at the destination...http://www.google.com/patents/US8112655?utm_source=gb-gplus-sharePatent US8112655 - Mesosynchronous data bus apparatus and method of data transmissionAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS8112655 B2Publication typeGrantApplication numberUS 12/245,349Publication dateFeb 7, 2012Filing dateOct 3, 2008Priority dateApr 21, 2005Fee statusPaidAlso published asUS20090150707Publication number12245349, 245349, US 8112655 B2, US 8112655B2, US-B2-8112655, US8112655 B2, US8112655B2InventorsKevin D. Drucker, James H. Jones, Jon C. R. BennettOriginal AssigneeViolin Memory, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (170), Non-Patent Citations (43), Referenced by (1), Classifications (15), Legal Events (8) External Links: USPTO, USPTO Assignment, EspacenetMesosynchronous data bus apparatus and method of data transmission
US 8112655 B2Abstract
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3728679Oct 21, 1971Apr 17, 1973Weston Instruments IncSkew deviceUS3970798Apr 21, 1975Jul 20, 1976International Business Machines CorporationTime division multiplex data transmission systemUS4128882Aug 19, 1976Dec 5, 1978Massachusetts Institute Of TechnologyPacket memory system with hierarchical structureUS4240143Dec 22, 1978Dec 16, 1980Burroughs CorporationHierarchical multi-processor network for memory sharingUS4263651May 21, 1979Apr 21, 1981International Business Machines CorporationMethod for determining the characteristics of a logic block graph diagram to provide an indication of path delays between the blocksUS4322849Apr 14, 1980Mar 30, 1982Calabrese Frank AData relay systemUS4323849Jan 11, 1980Apr 6, 1982Hybricon, Inc.CoulometerUS4363094Jun 4, 1980Dec 7, 1982M/A-COM DDC, Inc.Communications processorUS4383314Jan 12, 1981May 10, 1983Burroughs CorporationCircular access linkage loop configuration for system communicationUS4386323Jan 23, 1981May 31, 1983U.S. Philips CorporationArrangement for synchronizing the phase of a local clock signal with an input signalUS4543630Apr 19, 1984Sep 24, 1985Teradata CorporationData processing systems and methodsUS4558455Sep 23, 1983Dec 10, 1985International Business Machines CorporationData transmission systemUS4701756Sep 10, 1985Oct 20, 1987Burr William EFault-tolerant hierarchical networkUS4703451Aug 6, 1986Oct 27, 1987Calabrese Frank AData relay systemUS4756011Dec 24, 1986Jul 5, 1988Bell Communications Research, Inc.Digital phase alignerUS4805195Dec 10, 1986Feb 14, 1989Amdahl CorporationSelectable timing delay circuitUS4845709May 13, 1987Jul 4, 1989Mitsubishi Denki K.K.Data transfer control systemUS4860201Sep 2, 1986Aug 22, 1989The Trustees Of Columbia University In The City Of New YorkBinary tree parallel processorUS4881165Apr 1, 1988Nov 14, 1989Digital Equipment CorporationMethod and apparatus for high speed data transmission between two systems operating under the same clock with unknown and non constant skew in the clock between the two systemsUS4910669Apr 3, 1987Mar 20, 1990At&T Bell LaboratoriesBinary tree multiprocessorUS4922409Oct 22, 1987May 1, 1990Bull S.A.Bus control device comprising a plurality of isolatable segmentsUS5041964Sep 28, 1989Aug 20, 1991Grid Systems CorporationLow-power, standby mode computerUS5053942Nov 1, 1988Oct 1, 1991The Regents Of The University Of CaliforniaBit-sliced cross-connect chip having a tree topology of arbitration cells for connecting memory modules to processors in a multiprocessor systemUS5200746Aug 5, 1991Apr 6, 1993Nec CorporationSwitching module for digital cross-connect systemsUS5283877Jul 17, 1990Feb 1, 1994Sun Microsystems, Inc.Single in-line DRAM memory module including a memory controller and cross bar switchesUS5285441Mar 17, 1992Feb 8, 1994At&T Bell LaboratoriesErrorless line protection switching in asynchronous transer mode (ATM) communications systemsUS5313501Jun 15, 1992May 17, 1994Digital Equipment CorporationMethod and apparatus for deskewing digital dataUS5467040Jul 28, 1993Nov 14, 1995Cray Research, Inc.Method for adjusting clock skewUS5507029Jan 11, 1995Apr 9, 1996International Business Machines CorporationMethod for minimizing the time skew of electrical signals in very large scale integrated circuitsUS5513377Jun 17, 1994Apr 30, 1996International Business Machines CorporationInput-output element has self timed interface using a received clock signal to individually phase aligned bits received from a parallel busUS5621774Nov 28, 1994Apr 15, 1997Hitachi, Ltd.Method and apparatus for synchronizing parallel data transferUS5652530 *Sep 29, 1995Jul 29, 1997Intel CorporationMethod and apparatus for reducing clock-data skew by clock shiftingUS5828253Mar 25, 1997Oct 27, 1998Nec CorporationPhase synchronization system which reduces power consumption and high frequency noiseUS5832286May 23, 1995Nov 3, 1998Sharp Kabushiki KaishaPower control apparatus for digital electronic deviceUS5872959Sep 10, 1996Feb 16, 1999Lsi Logic CorporationMethod and apparatus for parallel high speed data transferUS5920704Sep 17, 1992Jul 6, 1999International Business Machines CorporationDynamic routing switch apparatus with clocked signal regenerationUS5923830May 7, 1997Jul 13, 1999General Dynamics Information Systems, Inc.Non-interrupting power control for fault tolerant computer systemsUS5960034Dec 1, 1995Sep 28, 1999Advanced Micro Devices, Inc.Expandable repeater with built-in tree structure arbitration logicUS6031847Jul 1, 1997Feb 29, 2000Silicon Graphics, IncMethod and system for deskewing parallel bus channelsUS6105144Mar 2, 1998Aug 15, 2000International Business Machines CorporationSystem and method for alleviating skew in a busUS6138185Oct 29, 1998Oct 24, 2000Mcdata CorporationHigh performance crossbar switchUS6157229Sep 25, 1998Dec 5, 2000Matsushita Electric Industrial Co., Ltd.Skew compensation deviceUS6185654Jul 17, 1998Feb 6, 2001Compaq Computer CorporationPhantom resource memory address mapping systemUS6208667May 18, 1999Mar 27, 2001Fujitsu Network CommunicationsConstant phase crossbar switchUS6260151Mar 12, 1998Jul 10, 2001Kabushiki Kaisha ToshibaComputer system capable of controlling the power supplied to specific modulesUS6301167Aug 12, 2000Oct 9, 2001Silicon Tech Ltd.Apparatus for testing semiconductor memoryUS6301244Dec 11, 1998Oct 9, 2001Nortel Networks LimitedQoS-oriented one-to-all route selection method for communication networksUS6310814Aug 8, 2000Oct 30, 2001Rambus, Inc.Rambus DRAM (RDRAM) apparatus and method for performing refresh operationsUS6317352Sep 18, 2000Nov 13, 2001Intel CorporationApparatus for implementing a buffered daisy chain connection between a memory controller and memory modulesUS6335647Mar 23, 2001Jan 1, 2002Mitsubishi Denki Kabushiki KaishaSkew adjusting circuitUS6335930May 26, 1998Jan 1, 2002Samsung Electronics Co., Ltd.Multi-stage interconnection network for high speed packet switchingUS6345321May 24, 2000Feb 5, 2002Busless Computers SarlMultiple-mode memory componentUS6356610Jun 23, 1998Mar 12, 2002Vlsi Technology, Inc.System to avoid unstable data transfer between digital systemsUS6359815Mar 12, 1998Mar 19, 2002Hitachi, Ltd.Data transmitterUS6369605Sep 18, 2000Apr 9, 2002Intel CorporationSelf-terminated driver to prevent signal reflections of transmissions between electronic devicesUS6370200Aug 3, 1998Apr 9, 2002Matsushita Electric Industrial Co., Ltd.Delay adjusting device and method for plural transmission linesUS6378018Oct 9, 1998Apr 23, 2002Intel CorporationMemory device and system including a low power interfaceUS6417713Dec 30, 1999Jul 9, 2002Silicon Graphics, Inc.Programmable differential delay circuit with fine delay adjustmentUS6425114Jan 31, 2000Jul 23, 2002Lsi Logic CorporationSystematic skew reduction through buffer resizingUS6442644Aug 10, 1998Aug 27, 2002Advanced Memory International, Inc.Memory system having synchronous-link DRAM (SLDRAM) devices and controllerUS6445719Aug 27, 1999Sep 3, 2002Adtran Inc.Method, system and apparatus for reducing synchronization and resynchronization times for systems with pulse stuffingUS6446174Jul 11, 2000Sep 3, 2002Intel CorporationComputer system with dram busUS6449667Jul 16, 1999Sep 10, 2002T. M. Patents, L.P.Tree network including arrangement for establishing sub-tree having a logical root below the network's physical rootUS6473439 *Oct 9, 1998Oct 29, 2002Rambus IncorporatedMethod and apparatus for fail-safe resynchronization with minimum latencyUS6473827Dec 22, 1998Oct 29, 2002Ncr CorporationDistributed multi-fabric interconnectUS6493205Apr 25, 2001Dec 10, 2002Institute Franco-Allemand De Recherches De Saint-LouisProcess for polarizing a ferroelectric material in the shape of a cylinderUS6493250Dec 28, 2000Dec 10, 2002Intel CorporationMulti-tier point-to-point buffered memory interfaceUS6502161Jan 5, 2000Dec 31, 2002Rambus Inc.Memory system including a point-to-point linked memory subsystemUS6553450Sep 18, 2000Apr 22, 2003Intel CorporationBuffer to multiply memory interfaceUS6557110Nov 9, 2001Apr 29, 2003Nippon Telegraph And Telephone CorporationChannel-to-channel skew compensation apparatusUS6601178Sep 11, 1997Jul 29, 2003Advanced Micro Devices, Inc.System power management partitioned across a serial busUS6611518Sep 18, 1998Aug 26, 2003Samsung Electronics Co., Ltd.Methods and apparatus for flexible device interface port assignment in a data communications switching systemUS6618791Sep 29, 2000Sep 9, 2003Intel CorporationSystem and method for controlling power states of a memory device via detection of a chip select signalUS6625687Sep 18, 2000Sep 23, 2003Intel CorporationMemory module employing a junction circuit for point-to-point connection isolation, voltage translation, data synchronization, and multiplexing/demultiplexingUS6636932May 27, 1999Oct 21, 2003Micron Technology, Inc.Crossbar switch and control for data networks switchingUS6636993Feb 12, 1999Oct 21, 2003Fujitsu LimitedSystem and method for automatic deskew across a high speed, parallel interconnectionUS6647027Nov 10, 1999Nov 11, 2003Lsi Logic CorporationMethod and apparatus for multi-channel data delay equalizationUS6658509Oct 3, 2000Dec 2, 2003Intel CorporationMulti-tier point-to-point ring memory interfaceUS6678783Dec 1, 2000Jan 13, 2004Sony CorporationInter-device couplerUS6681338Jun 21, 2000Jan 20, 2004Rambus, Inc.Method and system for reducing signal skew by switching between multiple signal routing layersUS6697974Mar 14, 2001Feb 24, 2004International Business Machines CorporationMethod and apparatus for adaptively compensating skews during data transmission on a busUS6735397Mar 14, 2001May 11, 2004Blaze Network Products, Inc.Skew discovery and compensation for WDM fiber communications systems using 8b10b encodingUS6799235Jan 2, 2002Sep 28, 2004Intel CorporationDaisy chain latency reductionUS6803872May 9, 2002Oct 12, 2004Silicon Graphics, Inc.Programmable differential delay circuit with fine delay adjustmentUS6807377Aug 5, 1998Oct 19, 2004Fujitsu LimitedParallel optical transmission/reception moduleUS6833618Sep 28, 2001Dec 21, 2004Renesas Technology Corp.Memory system with a socket having socket pins for mounting memory modulesUS6845461Nov 20, 2001Jan 18, 2005Silicon Image, Inc.High-speed bus with embedded clock signalsUS6871253Jun 29, 2001Mar 22, 2005Micron Technology, Inc.Data transmission circuit for memory subsystem, has switching circuit that selectively connects or disconnects two data bus segments to respectively enable data transmission or I/O circuit connectionUS6874097Jun 1, 2001Mar 29, 2005Maxtor CorporationTiming skew compensation technique for parallel data channelsUS6882082Mar 13, 2001Apr 19, 2005Micron Technology, Inc.Memory repeaterUS6904050Dec 9, 2002Jun 7, 2005Interdigital Technology CorporationUser equipment with binary-tree multiplexing schedulingUS6928571Sep 15, 2000Aug 9, 2005Intel CorporationDigital system of adjusting delays on circuit boardsUS6937681Mar 14, 2001Aug 30, 2005Fujitsu LimitedSkew correction apparatusUS6961347Jun 20, 2000Nov 1, 2005Hewlett-Packard Development Company, L.P.High-speed interconnection link having automated lane reorderingUS6968419Feb 13, 1998Nov 22, 2005Intel CorporationMemory module having a memory module controller controlling memory transactions for a plurality of memory devicesUS6983354May 24, 2002Jan 3, 2006Micron Technology, Inc.Memory device sequencer and method supporting multiple memory device clock speedsUS7012811May 10, 2000Mar 14, 2006Micron Technology, Inc.Method of tuning a multi-path circuitUS7013361Oct 12, 2001Mar 14, 2006Grass Valley Group Inc.Routing switcher with variable input/output architectureUS7065101 *Nov 15, 2001Jun 20, 2006International Business Machines CorporationModification of bus protocol packet for serial data synchronizationUS7085950Sep 28, 2001Aug 1, 2006Koninklijke Philips Electronics N.V.Parallel data communication realignment of data sent in multiple groupsUS7113012Dec 20, 2001Sep 26, 2006Bhavik AminSkew delay compensatorUS7123660Feb 27, 2002Oct 17, 2006Jazio, Inc.Method and system for deskewing parallel bus channels to increase data transfer ratesUS7130317Nov 19, 2001Oct 31, 2006Annadurai Andy PMethod and circuit for de-skewing data in a communication systemUS7139347Oct 30, 2001Nov 21, 2006Fujitsu LimitedParallel signal automatic phase adjusting circuitUS7164615Jun 27, 2005Jan 16, 2007Samsung Electronics Co., Ltd.Semiconductor memory device performing auto refresh in the self refresh modeUS7193429Jan 29, 2004Mar 20, 2007Kabushiki Kaisha ToshibaSerial data communication system having plurality of data transmission pathsUS7200790 *Jul 8, 2003Apr 3, 2007Sun Microsystems, Inc.Switch level reliable transmissionUS7205803Jun 29, 2004Apr 17, 2007Lsi Logic CorporationHigh speed fully scaleable, programmable and linear digital delay circuitUS7280538Jun 15, 2001Oct 9, 2007Industrial Technology Research InstituteMulticast concentratorsUS7304520Jan 17, 2006Dec 4, 2007Samsung Electronics Co., Ltd.Delay circuit and semiconductor device including sameUS7328362Dec 12, 2006Feb 5, 2008Broadcom CorporationMethod and apparatus for selectively deskewing data traveling through a busUS7430728Aug 10, 2005Sep 30, 2008Xilinx, Inc.Method and apparatus for selecting programmable interconnects to reduce clock skewUS7433441Apr 17, 2006Oct 7, 2008Silicon Graphics, Inc.System and method for adaptively deskewing parallel data signals relative to a clockUS7490189Jun 14, 2006Feb 10, 2009Sun Microsystems, Inc.Multi-chip switch based on proximity communicationUS7516029 *Jun 9, 2004Apr 7, 2009Rambus, Inc.Communication channel calibration using feedbackUS7525356Sep 14, 2006Apr 28, 2009Lsi CorporationLow-power, programmable multi-stage delay cellUS7551640 *Sep 20, 2002Jun 23, 2009Cisco Technology, Inc.Method and apparatus for errorless frame timing adjustmentUS7609695Feb 23, 2002Oct 27, 2009Industrial Technology Research InstituteOptimizing switching element for minimal latencyUS7643517Aug 30, 2006Jan 5, 2010Annadurai Andy PMethod and circuit for de-skewing data in a communication systemUS7653776Dec 14, 2005Jan 26, 2010Apple Inc.Method and apparatus for selectively switching IC ports to card slots through the use of three switches per switch groupUS7668271 *Sep 30, 2003Feb 23, 2010Rambus Inc.Clock-data recovery (“CDR”) circuit, apparatus and method for variable frequency dataUS7668272 *Oct 26, 2004Feb 23, 2010National Semiconductor CorporationMethod and apparatus for data transfer between mesochronous clock domainsUS7734867May 17, 2002Jun 8, 2010Hewlett-Packard Development Company, L.P.Data storage using disk drives in accordance with a schedule of operationsUS7751713Jul 23, 2007Jul 6, 2010Infinera CorporationCommunication network with skew path monitoring and adjustmentUS7817767 *Dec 23, 2004Oct 19, 2010Rambus Inc.Processor-controlled clock-data recoveryUS20010039601Jul 10, 2001Nov 8, 2001Leung Wing YuMemory with large number of memory modulesUS20020009169Mar 14, 2001Jan 24, 2002Takayuki WatanabeSkew correction apparatusUS20020084458Dec 28, 2000Jul 4, 2002Halbert John B.Multi-tier point-to-point buffered memory interfaceUS20020112119Mar 13, 2002Aug 15, 2002Intel CorporationDual-port buffer-to-memory interfaceUS20020124153Dec 20, 2001Sep 5, 2002Daniel LitaizeMemory component with multiple transfer formatsUS20030018880Aug 7, 2002Jan 23, 2003Daniel LitaizeMultiple-mode memory systemUS20030058021Jan 30, 2002Mar 27, 2003Chih-Sheng LeePower-off protection deviceUS20030061447Oct 15, 2002Mar 27, 2003Perego Richard E.Memory system including a point-to-point linked memory subsystemUS20030091039Nov 15, 2001May 15, 2003International Business Machines CorporationModification of bus protocol packet for serial data synchronizationUS20030117172Dec 21, 2001Jun 26, 2003Wu Chung-Hsiao R.Bi-directional output bufferUS20030120895Feb 10, 2003Jun 26, 2003Daniel LitaizeMemory controller for synchronous burst transfersUS20030126485Jan 2, 2002Jul 3, 2003Wilcox Jeffrey R.Power reduction in a memory bus interfaceUS20030163606Jun 20, 2001Aug 28, 2003Mueo FukaishiHigh-speed memory systemUS20030193927Apr 10, 2002Oct 16, 2003Stanley HronikRandom access memory architecture and serial interface with continuous packet handling capabilityUS20030206164May 1, 2002Nov 6, 2003Juenger Randall E.Dynamic switching of parallel termination for power management with DDR memoryUS20030208511Apr 30, 2003Nov 6, 2003Earl Leroy D.Database replication systemUS20030236939May 16, 2003Dec 25, 2003Bendik KlevelandHigh-speed chip-to-chip communication interfaceUS20040004897May 15, 2003Jan 8, 2004Kyung-Woo KangLayout structures of data input/output pads and peripheral circuits of integrated circuit memory devicesUS20040117569Jan 21, 2003Jun 17, 2004Kye-Hyun KyungMemory system having two-way ring topology and memory device and memory module for ring-topology memory systemUS20040122985Oct 6, 2003Jun 24, 2004Nec Infrontia CorporationCommunication device using a plurality of communication interfaces, and wireless LAN access pointUS20040230718May 10, 2004Nov 18, 2004Advanced Micro Devices, Inc.System including a host connected to a plurality of memory modules via a serial memory interconnetUS20040243769May 30, 2003Dec 2, 2004Frame David W.Tree based memory structureUS20040256638May 18, 2004Dec 23, 2004Richard PeregoConfigurable width buffered module having a bypass circuitUS20050005184Mar 24, 2004Jan 6, 2005Lindt Paul GeorgMethod for measuring and compensating skews of data transmission linesUS20050007805Jul 13, 2004Jan 13, 2005Fred WareConfigurable width buffered module having flyby elementsUS20050010737Jul 13, 2004Jan 13, 2005Fred WareConfigurable width buffered module having splitter elementsUS20050060483Nov 24, 2003Mar 17, 2005Kabushiki Kaisha ToshibaMicroprocessor and video/sound processing systemUS20050071693Sep 26, 2003Mar 31, 2005Chun Christopher K. Y.Method and circuitry for controlling supply voltage in a data processing systemUS20050086549Oct 15, 2003Apr 21, 2005Solomon Gary A.Power management over switching fabricsUS20050089037Nov 12, 2004Apr 28, 2005Fujitsu LimitedCommunication speed control circuit, communication speed control board and information processing deviceUS20050190622Feb 27, 2004Sep 1, 2005Choi Joo S.System and method for communicating information to a memory device using a reconfigured device pinUS20050246362May 3, 2004Nov 3, 2005Borland Devin PSystem and method for dynamci log compression in a file systemUS20050259692 *May 19, 2004Nov 24, 2005Zerbe Jared LCrosstalk minimization in serial link systemsUS20060026450Jul 29, 2004Feb 2, 2006Ati Technologies, Inc.Dynamic clock control circuit and methodUS20060089107Oct 25, 2004Apr 27, 2006Domino William JTransmit-receive switch architecture providing pre-transmit isolationUS20060253721May 9, 2005Nov 9, 2006Micron Technology, Inc.Adjustable byte lane offset for memory module to reduce skewUS20070079219Sep 14, 2006Apr 5, 2007Takeshi NagaiSemiconductor memory device having data holding mode using ecc functionUS20070088754Oct 17, 2005Apr 19, 2007International Business Machines CorporationMethod and system to guarantee data and metadata referential integrity in content management archival solutionsUS20070124532Apr 17, 2006May 31, 2007Bennett Jon CInterconnection systemUS20070162516Dec 30, 2005Jul 12, 2007Microsoft CorporationComputing asynchronous transaction log replication progress based on file change notificationsUS20080175586Oct 12, 2007Jul 24, 2008Perkins Drew DCommunication Network with Skew CompensationUS20080175589Sep 17, 2007Jul 24, 2008Perkins Drew DCommunication Network with Skew DeterminationUS20080183953Dec 6, 2007Jul 31, 2008David FlynnApparatus, system, and method for storage space recovery in solid-state storageUS20090052892Sep 6, 2007Feb 26, 2009Perkins Drew DCommunication Network with Co-Routed Multi-Channel TrafficUS20090324220Jun 30, 2008Dec 31, 2009Infinera CorporationCommunication network with node bypassed co-routed multi-channel traffic* Cited by examinerNon-Patent CitationsReference1"A High-Speed Channel Controller for the Chaos Router", by Robert Wille; p. 1-21; Dec. 8, 1992.2"Communication in X-Tree, a Modular Multiprocessor System", by C.H. Sequin, A.M.Despain, D.A. Patterson; University of California, Computer Science Division, Electrical Engineering & Computer Sciences; Berkeley, CA, p. 194-203; 1978.3"Performance Evaluation of Switch-Based Wormhole Networks", by Lionel M. Ni, Yadong Gui, Sherry Moore; 1045-9219/97-1997 IEEE; p. 462-474.4"Performance Evaluation of Switch-Based Wormhole Networks", by Lionel M. Ni, Yadong Gui, Sherry Moore; 1045-9219/97—1997 IEEE; p. 462-474.5"The Alewife CMMU: Addressing the Multiprocessor Communications Gap", by J. Kubiatowicz, D. Chaiken, A. Agarwal; Massachusetts Institute of Technology, Laboratory for Computer Science, Cambridge, MA; p. 1-3.6"X-Tree: A Tree Structured Multi-Proce3ssor Computer Architecture", by Alvin M. Despain and David A. Patterson; University of California/Computer Science Division, Berkeley, CA, p. 144-151.7Argument and Amendment filed on Mar. 21, 2011 in the Korean Intellectual Property Office (KIPO) for Korean Patent Application No. 10-2009-7008236, 9 pages.8Chakraborty et al; Dynamic Thermal Clock Skew Compensation Using Tunable Delay Buffers, pp. 162-167, ISLPED'06, Oct. 4-6, 2006, Tegernsee, Germany.9Despaux, O., "DDR SDRAM Controller Using Virtex-4 FPGA Devices", 2004 Xilinx, Inc., XAPP709 (v1.0) Sep. 10, 2004, pp. 1-9.10European Patent Office Communication from EPO application No. 07 861 460.9-2212 dated Mar. 23, 2010 (3 pages).11European Patent Office Communication from EPO application No. 07 861 460.9-2212 dated Oct. 15, 2010 (5 pages).12European Search Report from EPO application No. 08836238.92212/2201463 dated Sep. 14, 2010 (7 pages).13Extended European Search Report in Application No. 11168486.6-2212, dated Sep. 20, 2011 (4 pages).14Feb. 23, 2010 Non-Final Office Action, U.S. Appl. No. 11/405,083 (19 pages).15Hans-Peter Messer: "PC-Hardwarebuch" 1995, Addison-Wesley, Bonn XP002412835 pp. 31-36, pp. 580-583.16Hans-Peter Messer: "PC—Hardwarebuch" 1995, Addison-Wesley, Bonn XP002412835 pp. 31-36, pp. 580-583.17Hu, An and Yuan, Fei; Inter-Signal Timing Skew Compensation of Parallel Links With Voltage-Mode Incremental Signaling; 2008, pp. 1740-1743, IEEE 978-1-4244-1684-4/08.18International Search Report for International Application No. PCT/US2007/022316, dated Mar. 28, 2008, 3 pages.19International Search Report for International Application No. PCT/US2008/074628, dated Mar. 24, 2009, 3 pages.20International Search Report for International Application No. PCT/US2008/078752, dated Mar. 31, 2009, 3 pages.21International Search Report for International Application No. PCT/US2008/083969, dated Apr. 30, 2009, 3 pages.22International Search Report from PCT application No. PCT/US2006/014527 dated Apr. 10, 2007 (7 pages).23Jul. 21, 2009 Non-Final Office Action, U.S. Appl. No. 11/405,083.24Jun. 22, 2011 Final Office Action, U.S. Appl. No. 11/975,269 (14 pages).25Juonolainen, M. K., "Cand Scient Thesis", University of Oslo, Jan. 2, 1999, 129 pages.26Korean Intellectual Property Office (KIPO) Notice of Preliminary Rejection in related Korean Patent Application 10-2010-7009902, dated Aug. 3, 2011 (16 pages including English translation).27Lee, Kim, Nam and Yoo; Inter-Pin Scheme for 3.2-Gb/s/pin Parallel Interface, Oct. 1, 2009; pp.45-48, Journal of Semiconductor Technology and Science, vol. 10, No. 1, Mar. 2010.28May 19, 2010 Non-Final Office Action, U.S. Appl. No. 11/075,269, 19 pages.29May 28, 2010 Response to European Patent Office Communication from EPO application No. 07 861 460.9-2212 dated Mar. 23, 2010 (17 pages).30Notice of Preliminary Rejection dated Jan. 24, 2011 from the Korean Intellectual Property Office (KIPO) for Korean Patent Application No. 10-2009-7008236, 2 pages.31Notification of the First Office Action dated Dec. 26, 2008 from the Patent Office of People's Republic of China for Chinese Patent Application No. 2006800130653, 7 pages.32Pharris, B., "The SCALE DRAM Subsystem", Massachusetts Institute of Technology, May 2004, pp. 1-79.33Response to Feb. 23, 2010 Non-Final Office Action, U.S. Appl. No. 11/405,083, filed in the PTO on May 12, 2010 (30 pages).34Response to Jul. 21, 2009 Non-Final Office Action, U.S. Appl. No. 11/405,083, filed in the PTO on Oct. 7, 2009.35Response to Jul. 21, 2010 Final Office Action for U.S. Appl. No. 11/405,083 filed Nov. 17, 2010, 16 pages.36Response to Jun. 22, 2011 Final Office Action, U.S. Appl. No. 11/975,269, filed in the PTO on Jun. 24, 2011, 7 pages.37Response to May 19, 2010 Non-Final Office Action, U.S. Appl. No. 11/975,269, filed in the PTO on Nov. 9, 2010, 7 pages.38US 6,832,284, 12/2004, Perego et al. (withdrawn)39Written Opinion of the International Searching Authority from the International Search Report from PCT application No. PCT US2006/014527 dated Apr. 10, 2007 (9 pages).40Written Opinion of the International Searching Authority from the International Search Report from PCT application No. PCT/US2006/014527 dated Apr. 10, 2007 (9 pages).41Written Opinion of the International Searching Authority from the International Search Report from PCT application No. PCT/US2008/074628 dated Mar. 24, 2009, 5 pages.42Written Opinion of the International Searching Authority from the International Search Report from PCT application No. PCT/US2008/078752 dated Mar. 31, 2009, 5 pages.43Written Opinion of the International Searching Authority from the International Search Report from PCT application No. PCT/US2008/083969 dated Apr. 30, 2009, 5 pages.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8816885 *Jun 29, 2012Aug 26, 2014Intel CorporationData interface alignment* Cited by examinerClassifications U.S. Classification713/500, 713/400, 375/355, 713/401, 714/700, 713/503, 375/354International ClassificationG06F1/00, G06F1/12Cooperative ClassificationG11C7/10, G06F13/4243, G06F13/4247European ClassificationG06F13/42C3S, G11C7/10, G06F13/42DLegal EventsDateCodeEventDescriptionJun 9, 2010ASAssignmentOwner name: VIOLIN MEMORY, INC.,NEW JERSEYFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DRUCKER, KEVIN D.;JONES, JAMES H.;BENNETT, JON C.R.;SIGNING DATES FROM 20081015 TO 20100602;REEL/FRAME:024506/0861Owner name: VIOLIN MEMORY, INC., NEW JERSEYFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DRUCKER, KEVIN D.;JONES, JAMES H.;BENNETT, JON C.R.;SIGNING DATES FROM 20081015 TO 20100602;REEL/FRAME:024506/0861Apr 24, 2012CCCertificate of correctionMay 16, 2013ASAssignmentOwner name: TRIPLEPOINT CAPITAL LLC, CALIFORNIAFree format text: SECURITY AGREEMENT;ASSIGNOR:VIOLIN MEMORY, INC.;REEL/FRAME:030426/0821Effective date: 20130513Jul 19, 2013ASAssignmentOwner name: COMERICA BANK, A TEXAS BANKING ASSOCIATION, MICHIGFree format text: SECURITY AGREEMENT;ASSIGNOR:VIOLIN MEMORY, INC.;REEL/FRAME:030833/0440Effective date: 20130718Aug 22, 2014ASAssignmentOwner name: VIOLIN MEMORY, INC., CALIFORNIAFree format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:TRIPLEPOINT CAPITAL LLC;REEL/FRAME:033591/0759Effective date: 20140507Aug 26, 2014ASAssignmentOwner name: VIOLIN MEMORY, INC., CALIFORNIAFree format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:COMERICA BANK;REEL/FRAME:033617/0360Effective date: 20140825Aug 27, 2014ASAssignmentOwner name: SILICON VALLEY BANK, CALIFORNIAFree format text: SECURITY INTEREST;ASSIGNOR:VIOLIN MEMORY, INC.;REEL/FRAME:033645/0834Effective date: 20140827Jul 28, 2015FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services