Source: http://www.google.com/patents/US8225075?dq=6,993,661
Timestamp: 2017-03-23 06:20:51
Document Index: 703948494

Matched Legal Cases: ['Application No. 2006', 'Application No. 200480018443', 'Application No. 200480018443', 'Application No. 200910130582', 'Application No. 04756204', 'Application No. 2006', 'Application No. 2006', 'Application No. 10', 'Application No. 2006102503', 'Application No. 93118830']

Patent US8225075 - Method and apparatus for shuffling data - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsMethod, apparatus, and program means for shuffling data. The method of one embodiment comprises receiving a first operand having a set of L data elements and a second operand having a set of L control elements. For each control element, data from a first operand data element designated by the individual...http://www.google.com/patents/US8225075?utm_source=gb-gplus-sharePatent US8225075 - Method and apparatus for shuffling dataAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS8225075 B2Publication typeGrantApplication numberUS 12/901,336Publication dateJul 17, 2012Filing dateOct 8, 2010Priority dateOct 29, 2001Fee statusPaidAlso published asCN1813241A, CN100492278C, CN101620525A, CN101620525B, DE602004023081D1, EP1639452A2, EP1639452B1, US8214626, US8688959, US9229718, US9229719, US9477472, US20040054877, US20090265523, US20110029759, US20120272047, US20130007416, US20150121039, US20150154023, US20170039066, WO2005006183A2, WO2005006183A3Publication number12901336, 901336, US 8225075 B2, US 8225075B2, US-B2-8225075, US8225075 B2, US8225075B2InventorsWilliam W. Macy, Jr., Eric L. Debes, Patrice L. Roussel, Huy V. NguyenOriginal AssigneeIntel CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (83), Non-Patent Citations (132), Classifications (35), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetMethod and apparatus for shuffling data
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3711692Mar 15, 1971Jan 16, 1973Goodyear Aerospace CorpDetermination of number of ones in a data field by additionUS3723715Aug 25, 1971Mar 27, 1973IbmFast modulo threshold operator binary adder for multi-number additionsUS4139899Oct 18, 1976Feb 13, 1979Burroughs CorporationShift network having a mask generator and a rotatorUS4161784Jan 5, 1978Jul 17, 1979Honeywell Information Systems, Inc.Microprogrammable floating point arithmetic unit capable of performing arithmetic operations on long and short operandsUS4393468Mar 26, 1981Jul 12, 1983Advanced Micro Devices, Inc.Bit slice microprogrammable processor for signal processing applicationsUS4418383Jun 30, 1980Nov 29, 1983International Business Machines CorporationData flow component for processor and microprocessor systemsUS4490786Jun 14, 1982Dec 25, 1984Fujitsu LimitedVector processing unitUS4498177Aug 30, 1982Feb 5, 1985Sperry CorporationM Out of N code checker circuitUS4707800Mar 4, 1985Nov 17, 1987Raytheon CompanyAdder/substractor for variable length numbersUS4771379Oct 21, 1986Sep 13, 1988Mitsubishi Denki Kabushiki KaishaDigital signal processor with parallel multipliersUS4903228Nov 9, 1988Feb 20, 1990International Business Machines CorporationSingle cycle merge/logic unitUS4989168Nov 21, 1988Jan 29, 1991Fujitsu LimitedMultiplying unit in a computer system, capable of population countingUS5019968Mar 29, 1988May 28, 1991Yulan WangThree-dimensional vector processorUS5081698Feb 14, 1989Jan 14, 1992Intel CorporationMethod and apparatus for graphics display data manipulationUS5095457Feb 1, 1990Mar 10, 1992Samsung Electronics Co., Ltd.Digital multiplier employing CMOS transistorsUS5168571Jan 24, 1990Dec 1, 1992International Business Machines CorporationSystem for aligning bytes of variable multi-bytes length operand based on alu byte length and a number of unprocessed byte dataUS5187679Jun 5, 1991Feb 16, 1993International Business Machines CorporationGeneralized 7/3 countersUS5268995Nov 21, 1990Dec 7, 1993Motorola, Inc.Method for executing graphics Z-compare and pixel merge instructions in a data processorUS5321810Aug 21, 1991Jun 14, 1994Digital Equipment CorporationAddress method for computer graphics systemUS5390135Nov 29, 1993Feb 14, 1995Hewlett-PackardParallel shift and add circuit and methodUS5408670Dec 18, 1992Apr 18, 1995Xerox CorporationPerforming arithmetic in parallel on composite operands with packed multi-bit componentsUS5423010Jan 24, 1992Jun 6, 1995C-Cube MicrosystemsStructure and method for packing and unpacking a stream of N-bit data to and from a stream of N-bit data wordsUS5426783Nov 2, 1992Jun 20, 1995Amdahl CorporationSystem for processing eight bytes or less by the move, pack and unpack instruction of the ESA/390 instruction setUS5465374Jan 12, 1993Nov 7, 1995International Business Machines CorporationProcessor for processing data string by byte-by-byteUS5487159Dec 23, 1993Jan 23, 1996Unisys CorporationSystem for processing shift, mask, and merge operations in one instructionUS5497497Apr 22, 1993Mar 5, 1996Compaq Computer Corp.Method and apparatus for resetting multiple processors using a common ROMUS5524256May 7, 1993Jun 4, 1996Apple Computer, Inc.Method and system for reordering bytes in a data streamUS5579253Sep 2, 1994Nov 26, 1996Lee; Ruby B.Computer multiply instruction with a subresult selection optionUS5594437Aug 1, 1994Jan 14, 1997Motorola, Inc.Circuit and method of unpacking a serial bitstreamUS5625374Sep 7, 1993Apr 29, 1997Apple Computer, Inc.Method for parallel interpolation of imagesUS5680161Aug 11, 1992Oct 21, 1997Radius Inc.Method and apparatus for high speed graphics data compressionUS5781457May 14, 1996Jul 14, 1998Exponential Technology, Inc.Merge/mask, rotate/shift, and boolean operations from two instruction sets executed in a vectored mux on a dual-ALUUS5784709Jul 2, 1996Jul 21, 1998Digital Equipment CorporationTranslating buffer and method for translating addresses utilizing invalid and don't care statesUS5805915Jun 27, 1997Sep 8, 1998International Business Machines CorporationSIMIMD array processing systemUS5819101Jul 21, 1997Oct 6, 1998Intel CorporationMethod for packing a plurality of packed data elements in response to a pack instructionUS5819117Oct 10, 1995Oct 6, 1998Microunity Systems Engineering, Inc.Method and system for facilitating byte ordering interfacing of a computer systemUS5822619May 14, 1996Oct 13, 1998Sgs-Thomson Microelectronics Ltd.System and method for restructuring data stringsUS5838984Aug 19, 1996Nov 17, 1998Samsung Electronics Co., Ltd.Single-instruction-multiple-data processing using multiple banks of vector registersUS5909572Dec 2, 1996Jun 1, 1999Compaq Computer Corp.System and method for conditionally moving an operand from a source register to a destination registerUS5933650Oct 9, 1997Aug 3, 1999Mips Technologies, Inc.Alignment and ordering of vector elements for single instruction multiple data processingUS6041404Mar 31, 1998Mar 21, 2000Intel CorporationDual function system and method for shuffling packed data elementsUS6088795Oct 8, 1997Jul 11, 2000Pact GmbhProcess for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like)US6098087Apr 23, 1998Aug 1, 2000Infineon Technologies North America Corp.Method and apparatus for performing shift operations on packed dataUS6115812Apr 1, 1998Sep 5, 2000Intel CorporationMethod and apparatus for efficient vertical SIMD computationsUS6154831 *Apr 22, 1999Nov 28, 2000Advanced Micro Devices, Inc.Decoding operands for multimedia applications instruction coded with less number of bits than combination of register slots and selectable specific valuesUS6192467Mar 31, 1998Feb 20, 2001Intel CorporationExecuting partial-width packed data instructionsUS6211892Mar 31, 1998Apr 3, 2001Intel CorporationSystem and method for performing an intra-add operationUS6223277Dec 22, 1997Apr 24, 2001Texas Instruments IncorporatedData processing circuit with packed data structure capabilityUS6275834Mar 4, 1996Aug 14, 2001Intel CorporationApparatus for performing packed shift operationsUS6288723Apr 1, 1998Sep 11, 2001Intel CorporationMethod and apparatus for converting data format to a graphics cardUS6381690Aug 1, 1995Apr 30, 2002Hewlett-Packard CompanyProcessor for performing subword permutations and combinationsUS6484255Sep 20, 1999Nov 19, 2002Intel CorporationSelective writing of data elements from packed data based upon a mask using predicationUS6546480Oct 1, 1999Apr 8, 2003Hitachi, Ltd.Instructions for arithmetic operations on vectored dataUS6745319Oct 31, 2000Jun 1, 2004Texas Instruments IncorporatedMicroprocessor with instructions for shuffling and dealing dataUS6816961 *Mar 8, 2001Nov 9, 2004Sun Microsystems, Inc.Processing architecture having field swapping capabilityUS7085795Oct 29, 2001Aug 1, 2006Intel CorporationApparatus and method for efficient filtering and convolution of content dataUS7155601Feb 14, 2001Dec 26, 2006Intel CorporationMulti-element operand sub-portion shuffle instruction executionUS7631025Jun 30, 2003Dec 8, 2009Intel CorporationMethod and apparatus for rearranging data between multiple registersUS7739319Jul 1, 2003Jun 15, 2010Intel CorporationMethod and apparatus for parallel table lookup using SIMD instructionsUS20010016902Apr 27, 2001Aug 23, 2001Abdallah Mohammad A.F.Conversion from packed floating point data to packed 8-bit integer data in different architectural registersUS20020002666Oct 12, 1998Jan 3, 2002Carole DulongConditional operand selection using mask operationsUS20020035678Mar 8, 2001Mar 21, 2002Rice Daniel S.Processing architecture having field swapping capabilityUS20020112147Feb 14, 2001Aug 15, 2002Srinivas ChennupatyShuffle instructionsUS20020159529Nov 15, 2001Oct 31, 2002Meng WangCoding of digital video with high motion contentUS20020172287May 6, 2002Nov 21, 2002Lg Electronics Inc.Motion vector searching method using plural search areasUS20030046559Aug 31, 2001Mar 6, 2003Macy William W.Apparatus and method for a data storage device with a plurality of randomly located dataUS20030084082Oct 29, 2001May 1, 2003Eric DebesApparatus and method for efficient filtering and convolution of content dataUS20030123748Oct 25, 2002Jul 3, 2003Intel CorporationFast full search motion estimation with SIMD merge instructionUS20030131030Oct 25, 2002Jul 10, 2003Intel CorporationMethod and apparatus for parallel shift right merge of dataUS20030231711Jun 18, 2002Dec 18, 2003Jian ZhangInterlaced video motion estimationUS20040054877Jun 30, 2003Mar 18, 2004Macy William W.Method and apparatus for shuffling dataUS20040054878Jun 30, 2003Mar 18, 2004Debes Eric L.Method and apparatus for rearranging data between multiple registersUS20050188182Apr 26, 2005Aug 25, 2005Texas Instruments IncorporatedMicroprocessor having a set of byte intermingling instructionsUS20090265523Mar 31, 2009Oct 22, 2009Macy Jr William WMethod and apparatus for shuffling dataEP0130380A2May 30, 1984Jan 9, 1985International Business Machines CorporationMechanism for implementing one machine cycle executable mask and rotate instructions in a primitive instruction set computing systemEP0363176A2Oct 4, 1989Apr 11, 1990International Business Machines CorporationWord organised data processorsJP2000057111A Title not availableJPH0721034A Title not availableRU2138845C1 Title not availableRU2157562C2 Title not availableWO1997008608A1Jul 17, 1996Mar 6, 1997Intel CorporationA set of instructions for operating on packed dataWO2003038601A1Oct 28, 2002May 8, 2003Intel CorporationMethod and apparatus for parallel shift right merge of dataWO2005006183A2Jun 24, 2004Jan 20, 2005Intel CorporationMethod and apparatus for shuffling data* Cited by examinerNon-Patent CitationsReference1Abbott, Curtis et al., "Broadband Algorithms with the MicroUnity Mediaprocessor", Proceedings of COMPCON '96, (1996), 6 Pages.2Advanced Micro Devices, Inc., "AMD-3D Technology Manual", (Feb. 1998), 68 Pages.3Avaro, Olivier et al., "MPEG-4 Systems Overview Architecture", woody.imag.fr/MPEG4/syssite/syspub/docs/tutorial, (May 25, 1998), 72 Pages.4Bierling, M., "Displacement Estimation by Hierarchical Blockmatching", SPIE, vol. 1001, Visual Communications and Image Processing, (May 1998), 12 Pages.5Case, B, "Phillips Hopes to Displace DSPs with VLIW, TriMedia Processors Aimed at Future Multimedia Embedded Apps", Microprocessor Report, Dec. 1994, 7 Pages.6Chan, Y. L. et al., "Adaptive Multiple-Candidate Hierarchical Search for Block Matching Algorithm", IEE Electronics Letters Vo. 31 No. 19, (Sep. 14, 1995), 4 Pages.7Chan, Yui-Lam et al., "New Adaptive Pixel Decimation for Block Motion Vector Estimation", IEEE Transactions on Circuits and Systems on Video Technology, vol. 6, No. 1, (Feb. 1996), 7 Pages.8Chen, Liang-Gee et al., "An Efficient Parallel Motion Estimation Algorithm for Digital Image Processing", IEEE Transactions on Circuits and Systems on Video Technology, vol. 1, No. 4, (Dec. 1991), 9 Pages.9Cheng, K. W. et al., "Fast Block Matching Algorithms for Motion Estimation", 0-7803-3192-3/96 IEEE, (May 1996), 6 Pages.10Corbal, Jesus et al., "DLP + TLP Processors for the Next Generation of Media Workloads", 0-7695-1019-1/01 IEEE, (2001), pp. 219-228.11Day, Neil et al., "Coding of Moving Pictures and Video", International Organization for Standardization ISO/IEC JTC1/SC29/WG11 N4032, (Mar. 2001), pp. 1-10.12Diefendorff, Keith et al., "AltiVec Extension to Power PC Accelerates Media Processing", #0272-1732/00, (2000), pp. 85-95.13Dufaux, Frederic et al., "Efficient, Robust, and Fast Global Motion Estimation for Video Coding", IEEE Transactions on Image Processing, vol. 9, No. 3, 2000, 5 Pages.14Eckart, Stefan et al., "ISO/IEC MPEG-2 Software Video Codec", SPIE vol. 2419, (1995), 12 Pages.15Edirisinghe, E. A. et al., "Shape Adaptive Padding for MPEG-4", IEEE Transactions on Consumer Electronics, vol. 46, No. 3, (2000), pp. 514-520.16Feng, J. , et al., "Adaptive Block Matching Motion Estimation Algorithm for Video Coding", Electronics Letters vol. 31, No. 18, (1995), 3 Pages.17Final Office Action for Japan Patent Application No. 2006-515370, Mailed May 11, 2010, 3 Pages.18Final Office Action for U.S. Appl. No. 10/611,344, Mailed Dec. 27, 2007, 17 Pages.19Final Office Action for U.S. Appl. No. 10/611,344, Mailed Sep. 20, 2006, 27 Pages.20Final Office Action for U.S. Appl. No. 10/612,061, Mailed Feb. 8, 2008, 9 Pages.21Final Office Action for U.S. Appl. No. 10/612,061, Mailed Mar. 13, 2007, 6 Pages.22Final Office Action for U.S. Appl. No. 10/612,061, Mailed Nov. 23, 2007, 6 Pages.23Final Office Action for U.S. Appl. No. 10/612,061, Mailed Oct. 8, 2008, 5 Pages.24Final Office Action for U.S. Appl. No. 10/612,061, Mailed Sep. 26, 2007, 6 Pages.25Final Office Action for U.S. Appl. No. 10/612,592, Mailed Mar. 26, 2007, 5 Pages.26Furht, Borko et al., "Motion Estimation Algorithms for Video Compression", Florida Atlantic University, Kluwer Academic Publishers, (1997), pp. cover-vi, 11 & 49-95 (30 actual pages).27Ghanbari, M., "The Cross-Search Algorithm for Motion Estimation", IEEE Transactions on Communications, vol. 38, No. 7, (Jul. 1990), 5 Pages.28Goodman, et al., "A Programmer's View of Computer Architecture", 1993, Oxford University Press, 6 Pages.29Gwennap, L, "New PA-RISC Processor Decodes MPEG Video, H's PA-7100LC Uses New Instructions to Eliminate Decoder Chip.", Microprocessor Report, Jan. 1994, 2 Pages.30Hansen, Craig, "Architecture of a Broadband Mediaprocessor", Proceedings of Compcon, IEEE, 1996, 7 Pages.31Hayes, Raymond et al., "MicroUnity Software Development Environment", Proceedings of COMPCON '96, (1996), pp. 341-348.32He, Zhongli et al., "A High Performance Fast Search Algorithm for Block Matching Motion Estimation", IEEE Transactions on Circuits and Systems for Video Technology, vol. 7, No. 5., (Oct. 1997), 4 Pages.33He, Zhongli et al., "Design of Fast Motion Estimation Algorithm Based on Hardware Consideration", IEEE Transactions on Circuits and Systems for Video Technology, vol. 7, No. 5, (Oct. 1997), 6 Pages.34Heising, Guido et al., "MPEG-4 Version 2 Video Reference Software Package", AC098/HHI\WP5.1\DS\P\049\B1, (1998), 9 Pages.35Hewlet, Packard, "64-bit and Multimedia Extensions in the PA-RISC 2.0 Architecture", (1997), 17 Pages.36Intel Corporation, "Block-Matching In Motion Estimation Algorithms Using Streaming SIMD Extensions 2 (SSE2)", Version 2.0, (9/00), pp. 1-13, A:1-A:2.37Intel Corporation, "I860 TM Microprocessor family Programmers Reference Manual", 1992, 109 Pages.38Intel Corporation, "IA-32 Intel Architecture Software Developer's Manual", vol. 1: Basic Architecture, www.intel.com, order No. 245470, (2003), 426 Pages.39Intel Corporation, "Intel Architecture Software Developer's Manual", vol. 2: Instruction Set Reference, (1999), 854 Pages.40Intel Corporation, "Pentium Processor Family Developer's Manual", www.intel.com, (1997), 609 Pages.41Intel Corporation, "Pentium Processor User's Manual", vol. 3: Architecture and Programming Manual, (1993), Ch. 1, 3-4, 6, 8 & 18.42Intel Corporation, "Willamette** Processor Software Developer's Guide", http://developer.intel.com/design/processor/index.htm, (Feb. 2000), 314 Pages.43Intel Corporation, Intel i750, i860, TM, i960 Processors and Related Products, 1993, 3 Pages.44International Org for Standardisation, "New MPEG-4 Profiles Under Consideration", ISO/IEC JTC1/SC29/WG11 N3932, Pisa, (Jan. 2001), 35 Pages.45International Organisation For S, "Optimization Mode, Ver. 2.0", IO/IEC JTC1/SC29/WG11 N3675, La Baule, (Oct. 2000), 12 Pages.46International Preliminary Report on Patentability for European Patent Application No. PCT/US204/020601, Mailed Jan. 12, 2006, 7 Pages.47International Search Report and WO for European Patent Application No. PCT/US204/020601, Mailed Sep. 22, 2005, 11 Pages.48Jain, Jaswant R. et al., "Displacement Measurement and Its Application in Interframe Image Coding", IEEE Transactions on Communications, vol. Com-29, No. 12, (Dec. 1981), 11 Pages.49Ju, John C. et al., "A Fast Rate-Optimized Motion Estimation Algorithm for Low-Bit-Rate Video Coding", IEEE Transactions on Circuits and Systems for Video Technology, vol. 9, No. 7, (1999), pp. 994-1002.50Jung, Hae M. et al., "An Annular Search Algorithm for Efficient Motion Estimation", International Picture Coding Symposium, Melbourne, Australia, (1996), pp. 171-174.51Kappagantula, S. et al., "Motion Compensated Interframe Image Prediction", 0090-6778/85/0900-1011 IEEE, (1985), 6 Pages.52Kawakami, Y et al., "A Single-Chip Digital Signal Processor for Voiceband Applications", IEEE 1980 International Solid-State Circuits Conference, (1980), 2 Pages.53Kim, Joon-Seek et al., "A Fast Feature-Based Block Matching Algorithm Using Integral Projections", IEEE Journal on Selected Areas in Communications, vol. 10, No. 5, (Jun. 1992), 5 Pages.54Kim, Michelle "Coding of Moving Pictures and Audio", ISO/IEC 14496-1/FPDAM2, (Jun. 2000), 22 Pages.55Kneip, J. et al., "The MPEG-4 Video Coding Standard—A VLSI Point of View", IEEE Workshop on Signal Processing Systems (SIPS98), (Oct. 8-10, 1998), pp. 43-52.56Kneip, Johannes et al., "Applying and Implementing the MPEG-4 Multimedia Standard", 0273-1732/99 IEEE, (1999), pp. 64-74.57Koenen, Rob "Overview of the MPEG-4 Standard", International Organisation for Standardisation ISO/IEC JTC1/SC29/WG11 N4030, Mar. 2001, 69 Pages.58Koga, T. et al., "Motion-Compensated Interframe Coding for Video Conferencing", Nippon Electric Co., Ltd., Kawasaki, Japan, CH1679-0/81/0000-0312 IEEE, (1981), 6 Pages.59Kuhn, Peter M. et al., "Complexity Analysis of the Emerging MPEG-4 Standard as a Basis for VLSI Implementation", SPIE Vo. 3309, Jan. 1998, 14 Pages.60Kuhn, Peter, "Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation", Kluwer Academic Publishers, Boston, 1999, pp. cover-vi, 15, 17-59, 107-109, 119-121, 147-167 & 189-204.61Lee, Liang-Wei et al., "Dynamic Search-Window Adjustment and Interlaced Search for Block-Matching Algorithm", IEEE Transactions on Circuits and Systems for Video Technology, vol. 3, No. 1, Feb. 1993, 4 Pages.62Lee, R B., "Accelerating Multimedia with Enhanced Microprocessors", IEEE Micro, Apr. 1995, pp. 22-32, Apr. 1995, 11 Pages.63Lee, Woobin et al., "MediaStation 5000: Integrating Video and Audio", 1070-986X/94 IEEE, 1994, 14 Pages.64Lee, Xiaobing et al., "A Fast Hierarchical Motion-Compensation Scheme for Video Coding Using Block Feature Matching", IEEE Transactions on Circuits and Systems for Video Technology, vol. 6, No. 6, Dec. 1996, 9 Pages.65Lengwehasatit, Krisda et al., "A Novel Computationally Scalable Algorithm for Motion Estimation", SPIE Vo. 3309, 0277-786X/97, Jan. 1998, 14 Pages.66Levinthal et al., "Parallel Computers for Graphics Applications", Proceedings: Second Annual Conference on Architectural Support for Programming Languages and Operating Systems, (ASPLOS II), IEEE, 1987, 6 Pages.67Levinthal, et al., "Chap-A SIMD Graphics Processor", Computer Graphics Project, ACM vol. 18, No. 3, Jul. 1984, 6 Pages.68Li, Renxiang et al., "A New Three-Step Search Algorithm for Block Motion Estimation", IEEE Transactions on Circuits and Systems for Video Technology, vol. 4, No. 4, (Aug. 1994), 6 Pages.69Li, W. et al., "Successive Elimination Algorithm for Motion Estimation", IEEE Transactions on Image Processing, vol. 4, No. 1, Jan. 1995, 4 Pages.70Liang, Jie et al., "Region-Based Video Coding with Embedded Zero-Trees", IEEE 1068-0314/97, 1997, 1 Page.71Liu, Bede et al., "New Fast Algorithms for the Estimation of Block Motion Vectors", IEEE Transactions on Circuits and Systems for Video Technology, vol. 3, No. 2, Apr. 1993, 11 Pages.72Liu, Lurng-Kuo et al., "A Block-Based Gradient Descent Search Algorithm for Block Motion Estimation in Video Coding", IEEE Transactions on Circuits and Systems for Video Technology, vol. 6, No. 4, Aug. 1996, 5 Pages.73Margulis, N, "i860 Microprocessor Architecture", McGraw Hill Inc., 1990, Chapters 6, 7, 8, 10, and 11.74MIPS.Com, "MIPS Digital Media Extension", Set Architecture Specification, Web Site-mips.com/MDMXspecs.ps. Oct. 21, 1997. 40 Pages.75Mo, Hyeon-Cheol et al., "A High-Speed Pattern Decoder in MPEG-4 Padding Block Hardware Accelerator", IEEE 0-7803-6685-9/01, (2001), pp. 197-200.76Moschetti, F. et al., "About MacroBlock SubSampling for Motion Estimation on IA-64", 2001 IEEE International Conference on Multimedia Expo, Tokyo, Japan, (Aug. 2001), 4 Pages.77Moschetti, Fulvio et al., "A Fast Block Matching for SIMD Processors Using SubSampiing", ISCAS 2000-IEEE International Symposium on Circuits and Systems, Geneva, Switzerland, (2000), pp. 321-324.78Moschetti, Fulvio et al., "A Fast Block Matching for SIMD Processors Using SubSampiing", ISCAS 2000—IEEE International Symposium on Circuits and Systems, Geneva, Switzerland, (2000), pp. 321-324.79Motorola, Inc., "Errata to MC88110 Second generation RISC Microprocessor User's Manual", 1992, 6 Pages.80Motorola, Inc., "Motorola MC88110 Second Generation RISC Microprocessor User's Manual", 1991, 600 pages, 627 pages.81Motorola. Inc., "MC88110 Programmer's Reference Guide", 1992, 5 Pages.82Nam, Kwon M. et al., "A Fast Hierarchical Motion Vector Estimation Algorithm Using Mean Pyramid", IEEE Transactions on Circuits and Systems for Video Technology, vol. 5, No. 4, (Aug. 1995), 9 Pages.83Netravali, Arun N. et al., "Digital Pictures Representation and Compression", Plennum Press, New York and London, (1988), pp. cover-XV, 334-340, 354-355, 537-542 (18 actual pages).84Netravali, Arun N. et al., "Digital Pictures Representation and Compression", Plennum Press, New York and London, (1988), pp. cover—XV, 334-340, 354-355, 537-542 (18 actual pages).85Non-Final Office Action for China Patent Application No. 200480018443.8, Mailed Aug. 8, 2008, 10 Pages.86Non-Final Office Action for China Patent Application No. 200480018443.8, Mailed Mar. 16, 2007, 17 Pages.87Non-Final Office Action for Chinese Patent Application No. 200910130582.4, Mailed Aug. 11, 2010, 10 Pages.88Non-Final Office Action for European Patent Application No. 04756204.6, Mailed Jul. 18, 2007, 4 Pages.89Non-Final Office Action for Japan Patent Application No. 2006-515370, Mailed Nov. 4, 2009, 6 Pages.90Non-Final Office Action for Japan Patent Application No. 2006-515370, Mailed Sep. 30, 2008, 9 Pages.91Non-Final Office Action for Korean Patent Application No. 10-2005-7025313, Mailed Dec. 15, 2006, 1 Page.92Non-Final Office Action for Russia Patent Application No. 2006102503, Mailed Mar. 29, 2007, 19 Pages.93Non-Final Office Action for Taiwan Patent Application No. 93118830, Mailed May 17, 2006, 5 Pages.94Non-Final Office Action for U.S. Appl. No. 10/611,344, Mailed Apr. 4, 2007, 22 Pages.95Non-Final Office Action for U.S. Appl. No. 10/611,344, Mailed Dec. 29, 2005, 22 Pages.96Non-Final Office Action for U.S. Appl. No. 10/612,061, Mailed Aug. 16, 2006, 8 Pages.97Non-Final Office Action for U.S. Appl. No. 10/612,592, Mailed Aug. 17, 2006, 5 Pages.98Non-Final Office Action for U.S. Appl. No. 12/387,958, Mailed Dec. 21, 2010, 11 Pages.99Notice of Allowance and Fees for U.S. Appl. No. 10/612,061, Mailed Jul. 9, 2009, 4 Pages.100Notice of Allowance and Fees for U.S. Appl. No. 10/612,061, Mailed Mar. 16, 2009, 4 Pages.101Notice of Allowance and Fees for U.S. Appl. No. 10/612,592, Mailed Jan. 25, 2010, 4 Pages.102Notice of Allowance and Fees for U.S. Appl. No. 12/387,958, Mailed Jul. 26, 2011, 8 Pages.103Notice of Allowance and Fees for U.S. Appl. No. 12/387,958, Mailed Nov. 10, 2011, 11 Pages.104Philips Electronics, "TriMedia TM1000 Preiiminary Data Book", (1997), 496 Pages.105Pirsch, Peter et al., "VLSI Architectures for Video Compression-A Survey", Proceedings of the IEEE, vol. 83, No. 2, (Feb. 1995), 29 Pages.106Pirsch, Peter et al., "VLSI Architectures for Video Compression—A Survey", Proceedings of the IEEE, vol. 83, No. 2, (Feb. 1995), 29 Pages.107Po, Lai-Man et al., "A Novel Four-Step Search Algorithm for Fast Block Motion Estimation", IEEE Transactions on Circuits and Systems for Video Technology, vol. 6, No. 3, (Jun. 1996), pp. 313-317.108Puri, A. et al., "An Efficient Block-Matching Algorithm for Motion-Compensation Coding", IEEE, CH2396-0/87/0000-1063, (1987), 6 Pages.109Ragsdale, Gary L. et al., "Relationships of Popular Transmission Characteristics to Perceived Quality for Digital Video Over ATM", National Communications System TIB 99-2, (Jan. 1999), 64 Pages.110Ramkishor, K. et al., "Real Time Implementation of MPEG-4 Video Decoder on ARM7TDMI", Proceedings of 2001 International Symposium on Intelligent Multimedia, Video and Speech Processing, Hong Kong, (May 2001), pp. 522-526.111Shi, Y. Q. et al., "Thresholding Multiresolution Block Matching Algorithm", IEEE Transactions on Circuits and Systems for Video Technology, vol. 7, No. 2, Apr. 1997, 5 Pages.112Shipnes, J, "Graphics Processing with the 88110 RISC Microprocessor", Motorola, Inc., IEEE, No. 0-8186-26455-0/92, 1992, 6 Pages.113Sikora, Thomas, "MPEG Digital Video Coding Standards", Reprint from Digital Consumer Electronics Handbook, First Edition, McGraw-Hill Book Company, (1997), pp. 1-43.114Sikora, Thomas, "MPEG-1 and MPEG-2 Digital Video Coding Standards", Digital Consumer Electronics Handbook, McGraw-Hill Book Company, (1997), pp. 1-43.115Sikora, Thomas, "The Structure of The MPEG-4 Video Coding Algorithm", IEEE Transaction on Circuits and Systems for Video Technology (invited paper), (Jun. 1996), pp. 1-16.116Silicon Graphics, Inc., "Silicon Graphics Introduces Compact MIPS@ RISC Microprocessor Code for High Performance at a Low Cost", www.sgi.com, (Oct. 21, 1996), 2 Pages.117Song, Byung C. et al., "A Hierarchical Block Matching Algorithm Using Partial Distortion Criteria", SPIE 3309 VCIP Visual Communications and Image Processing, San Jose, CA., (1998), 10 Pages.118Srinivasan, Ram et al., "Predictive Coding Based on Efficient Motion Estimation", IEEE Transactions on Communications, vol. COM-33, No. 8, Aug. 1985, 10 Pages.119Stolberg, H. J. et al., "The M-Pire MPEG-4 Codec DSP and its Macroblock Engine", ISACS 2000-IEEE International Symposium on Circuits and Systems. Geneva, Switzerland, (2000), 4 Pages.120Stolberg, H. J. et al., "The M-Pire MPEG-4 Codec DSP and its Macroblock Engine", ISACS 2000—IEEE International Symposium on Circuits and Systems. Geneva, Switzerland, (2000), 4 Pages.121Sun Microsystems, Inc., "The Visual Instruction Set (VIS): On Chip Support for New-Media Processing", ULTRASPARC, (1996), 7 Pages.122Sun, Microsystems I., "UltraSPARC Multimedia Capabilities On-Chip Support for Real-Time Video and Advanced Graphics", SPARC Technology Business, (Sep. 1994), 8 Pages.123Texas Instruments, "TMS320C2X User's Guide", (1993), pp. 3:2-3:11; 3:28-3:34; 4:1-4:22; 4:41; 4:103; 4:119-4:122; 4:150-4:151 (47 actual pages).124Tham, Jo Y. et al., "A Novel Unrestricted Center-Biased Diamond Search Algorithm for Block Motion Estimation", IEEE Transactions on Circuits and Systems for Video Technology, vol. 8, No. 4, (1998), 9 Pages.125Van Der Schaar, Mihaela et al., "Near-Lossless Complexity-Scalable Embedded Compression Algorithm for Cost Reduction in DTV Receivers", IEEE Transactions on Consumer Electronics, vol. 46, No. 4, (2000), 11 Pages.126Wang et al., "A Processor Architecture for 3D Graphics Calculations", Computer Motion, Inc., Goleta, CA, 23 Pages.127Wang, Chung-Neng et al., "Improved MPEG-4 Visual Texture Coding Using Double Transform Coding", 0-7803-6685-9/01 IEEE, (2001), pp. V-227-V-230.128Westerink, P. H. et al., "Two-pass MPEG-2 variable-bit-rage encoding", IBM J. Res. Develop. vol. 43, No. 4, (Jul. 1999), pp. 471-488.129Wittenburg, J. P. et al., "HiPAR-DSP: A Parallel VLIW RISC Processor for Real Time Image Processing Applications", 0-7803-4229-1/97 IEEE, (1997), 8 Pages.130Xu, Jie-Bin et al., "A New Prediction Model Search Algorithm for Fast Block Motion Estimation", Proceedings International Conference on Image Processing, vol. III of III, Santa Barbara, California, (1997), 6 Pages.131Yu, Fengqi et al., "A Flexible Hardware-Oriented Fast Algorithm for Motion Estimation", 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. IV of V, Integrated Circuits and Systems Laboratory, University of California, Los Angeles, (1997), 5 Pages.132Zhu, Shan et al., "A New Diamond Search Algorithm for Fast Block-Matching Motion Estimation", IEEE Transactions on Image Processing, vol. 9, No. 2, (Feb. 2000), 6 Pages.Classifications U.S. Classification712/22, 712/224International ClassificationG06F17/14, G06F9/302, G06F9/308, G06F9/38, G06F9/315, G06F9/30, G06F9/00Cooperative ClassificationG06F9/30098, G06F9/30032, G06F9/3887, G06F9/30109, G06F9/30105, G06F9/30025, G06F7/76, G06F9/3013, G06F9/30014, G06F9/30018, G06F9/3012, G06F9/3885, G06F9/30036, G06F9/30145, G06F9/3802European ClassificationG06F9/30A1B, G06F7/76, G06F9/30R5, G06F9/38T, G06F9/30A1A1, G06F9/30R4A, G06F9/30R5D, G06F9/30A1F, G06F9/30A1P, G06F9/30A1M, G06F9/30R4Legal EventsDateCodeEventDescriptionDec 30, 2015FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services