Source: http://www.google.com/patents/US5951380?dq=5,687,325
Timestamp: 2016-06-29 10:22:26
Document Index: 556130821

Matched Legal Cases: ['art 41', 'art 41', 'art 42', 'art 41', 'art 42', 'art 42']

Patent US5951380 - Polishing apparatus for a semiconductor wafer - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA polishing method and apparatus thereof that selectively or continuously uses multiple kinds of polishing materials which have different polishing characteristics. The polishing materials used are based on appropriate polishing requirements of the object polished. In addition, the polishing rate and...http://www.google.com/patents/US5951380?utm_source=gb-gplus-sharePatent US5951380 - Polishing apparatus for a semiconductor waferAdvanced Patent SearchPublication numberUS5951380 APublication typeGrantApplication numberUS 08/995,007Publication dateSep 14, 1999Filing dateDec 19, 1997Priority dateDec 24, 1996Fee statusLapsedAlso published asCN1071172C, CN1186010A, DE19723060A1, DE19723060C2Publication number08995007, 995007, US 5951380 A, US 5951380A, US-A-5951380, US5951380 A, US5951380AInventorsYoung-soo KimOriginal AssigneeLg Semicon Co.,Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (10), Referenced by (33), Classifications (15), Legal Events (6) External Links: USPTO, USPTO Assignment, EspacenetPolishing apparatus for a semiconductor wafer
US 5951380 AAbstract
A polishing method and apparatus thereof that selectively or continuously uses multiple kinds of polishing materials which have different polishing characteristics. The polishing materials used are based on appropriate polishing requirements of the object polished. In addition, the polishing rate and uniformity rate can be enhanced by arranging the polishing materials based on their degree of their polishing characteristics.
1. A polishing pad comprising:at least a first and second polishing material, a polishing characteristic of said first polishing material being different than a polishing characteristic of said second polishing material; and a pad arranged into at least a first sector and a second sector, the first sector having the first polishing material and the second sector having the second polishing material. 2. The polishing pad of claim 1, wherein the pad includes a plurality of radial grooves that border said first and second sectors.
3. The polishing pad of claim 1, wherein each polishing characteristic corresponds to a different material on a surface of a semiconductor wafer.
4. The polishing pad of claim 1, wherein a plurality of polishing materials, each polishing material having a different polishing characteristic, are alternately formed on areas of the pad.
5. The polishing pad of claim 1, wherein the polishing characteristics of said first and second polishing materials are at least one of a smooth and rough polishing characteristic.
6. The polishing pad of claim 1, wherein the polishing characteristics of said first and second polishing materials are at least one of a hard and soft polishing characteristic.
7. A polishing apparatus comprising:a polishing table; and a first part on the polishing table, the first part including,at least a first and second polishing material, a polishing characteristic of said first polishing material being different than a polishing characteristic of said second polishing material, and a first polishing pad arranged into at least a first sector and a second sector, the first sector having the first polishing material and the second sector having the second polishing material. 8. The polishing apparatus of claim 7, further comprising:a second part on the polishing table, the second part including,at least a third and fourth polishing material, a polishing characteristic of said third polishing material being different than a polishing characteristic of said fourth polishing material, and a second polishing pad arranged into at least a third sector and a fourth sector, the third sector having the third polishing material and the fourth sector having the fourth polishing material. 9. The polishing apparatus of claim 8, wherein the polishing table rotates to selectively apply the first polishing pad or the second polishing pad to a surface of a semiconductor wafer.
10. The polishing apparatus of claim 8, wherein the polishing characteristics of the first polishing pad are different than the polishing characteristics of the second polishing pad.
11. The polishing apparatus of claim 8, further comprising:a carrier for grabbing the semiconductor wafer. 12. The polishing apparatus of claim 11, including:a carrier head for rotating the carrier and the semiconductor wafer. 13. The polishing apparatus of claim 8, wherein said first polishing pad has a first plurality of radial grooves that border said first and second sectors and said second polishing pad has a second plurality of radial grooves that border said third and fourth sectors.
14. The polishing apparatus of claim 7, further comprising:a first sliding member within the first part for moving the first polishing pad in an up and down direction; and a second sliding m ember within the second part for moving the second polishing pad in an up and down direction. Description
The present invention relates to planarizing a surface of a semiconductor wafer, and more particularly, to a polishing method and apparatus thereof, which satisfies multiple polishing requirements, for polishing the surface of a semiconductor wafer.
Generally, a semiconductor device requires a process for accumulating multiple layers on a semiconductor wafer. In such a process for high integration, it is desirable for a semiconductor device to be made in a limited space. Thus, planarization of a semiconductor wafer surface having multiple layers is an important process and an important parameter in increasing process yields.
A typical method for the planarization of a semiconductor wafer is a Chemical Mechanical Polishing (hereinafter referred to as CMP) method.
A typical CMP apparatus for a semiconductor wafer includes a carrier for holding the semiconductor wafer. Also, the typical CMP apparatus includes a polishing table having a polishing pad. The polishing pad contains a polishing material. The surface of the semiconductor wafer is polished by friction caused by moving the surface of the semiconductor wafer against the surface of the polishing pad having the polishing material. In addition, the more abrasive the polishing material is, the easier the surface of the semiconductor can be polished.
There have been structural improvements to the typical CMP apparatus for enhancing uniformity rate and polishing rate. Such structural improvements are related to the structure of the polishing pad that makes contact with the surface of the semiconductor wafer. One such structural improvement is illustrated in U.S. Pat. No. 5,212,910. The structural improvement is related to the polishing pad structure having complex materials with complex characteristics to improve polishing performance. FIG. 1 shows a cross-sectional structure of the prior art polishing pad of U.S. Pat. No. 5,212,910 used for a CMP apparatus.
As shown in FIG. 1, the prior art polishing pad 11 is formed on a polishing table 10. The polishing pad 11 comprises a first layer 20 composed of an elastic material such as a sponge, and a second layer 22 on the first layer 20. The second layer 22 is divided into sections of a hard material and predetermined empty spaces 29. The polishing pad 11 also comprises a third layer 23 formed on the second layer 22. The third layer 23 is made of a hard material that is used with a polishing solution to polish the surface of the semiconductor wafer.
The semiconductor wafer is polished as a result of the friction caused when the polishing pad 11 rubs against the top surface of the semiconductor wafer. By having the polishing pad 11 on the polishing table 10, the polishing table 10 rotates the polishing pad 11 that causes the polishing pad 11 to rub against the top surface of the semiconductor wafer. Thus, the friction caused from the rubbing action polishes the top surface of the semiconductor wafer. Polishing solution, which is optional, may be applied to the surface of the semiconductor wafer to enhance the polishing process.
However, the top layer of the polishing pad of the prior art, which makes contact with the surface of the semiconductor wafer, comprises of only one type of polishing material. Thus, there are limits in improving the polishing characteristics of one type of polishing material. Also, when a layer formed on the surface of the semiconductor wafer comprises of multiple materials, the polishing pad must satisfy multiple polishing requirements. Thus, having one type of polishing material is deficient for a polishing pad. Further, a polishing pad with one type of polishing material and characteristic is not suitable for satisfying multiple polishing requirements of semiconductor wafers.
Therefore, the polishing pad, which comprises of a top layer of one type of polishing material, cannot properly polish a surface of a semiconductor wafer that requires a different polishing characteristic than the polishing characteristic of the top layer. Thus, in order to solve the difference in polishing characteristics, a new polishing pad with a different top layer having a different polishing material is required. As a result, polishing pads must be replaced on a polishing table, which reduces operation efficiency.
Accordingly, the present invention is directed to a polishing method and an apparatus thereof that substantially obviates one or more of the problems due to limitations and disadvantages of the prior art.
An object of the present invention is to provide a polishing method and an apparatus thereof that improves polishing characteristics of a polishing pad.
Another object of the present invention is to provide a polishing method and an apparatus thereof that is capable of polishing a surface of a semiconductor wafer satisfying multiple polishing requirements using a single polishing pad.
A further object of the present invention is to provide a method and apparatus thereof that is capable of polishing a surface of a semiconductor wafer without removing polishing pads from a polishing table.
To achieve these and other objects and in accordance with the purpose of the present invention, as embodied and broadly described, there is provided a polishing method including the steps of: selecting at least a first and a second polishing material among multiple polishing materials, the first polishing material having a polishing characteristic different than the second polishing material, to satisfy polishing requirements of a surface of a semiconductor wafer; providing a polishing pad; arranging the polishing pad into at least a first area and a second area, the first area having the first polishing material and the second area having the second polishing material; disposing the first polishing material on the first area; disposing the second polishing material on the second area; and polishing the surface of the semiconductor wafer with the polishing pad.
In another aspect of the present invention, there is provided a polishing pad which includes: at least a first and second polishing material, the first polishing material having a polishing characteristic different than the second polishing material; and a pad arranged into at least a first area and a second area, the first area having the first polishing material and the second area having the second polishing material.
In still another aspect of the present invention, there is provided a polishing apparatus which includes: a polishing table; and a first part on the polishing table, the first part including, at least a first and second polishing material, the first polishing material having a polishing characteristic different than the second polishing material, and a first polishing pad arranged into at least a first area and a second area, the first area having the first polishing material and the second area having the second polishing material.
FIG. 1. shows a cross-sectional view of a prior art polishing pad.
FIG. 2 is a plan view of a first preferred embodiment of a polishing apparatus according to the present invention.
FIG. 3 is a cross-sectional view of the polishing apparatus taken along the line III--III of FIG. 2.
FIG. 4 is a plan view of a second preferred embodiment of the polishing apparatus according to the present invention.
FIG. 5 is a cross-sectional view of the polishing apparatus taken along the line V--V of FIG. 4.
As shown in FIG. 2, a first preferred embodiment of the present invention illustrates a mechanical polishing apparatus. The mechanical polishing apparatus includes a polishing table 30 which can rotate in a clockwise or counter-clockwise direction, a polishing pad 32 on the polishing table 30. Also included is a carrier head 35 and carrier 34 above the polishing table 30. The carrier head 35 adheres to the carrier 34, and the carrier head 35 is able to rotate the carrier 34. The carrier 34 holds onto a semiconductor wafer 1 (as shown in FIG. 3) and is able to rotate the semiconductor wafer 1. The polishing pad 32 is divided into several parts that are, preferably, divided into pie shaped sections. Also on the polishing pad 32 are grooves 36. The preferred embodiment of FIG. 2 has at least two parts or pie sections having different polishing characteristics. In addition, each part or pie section may contain multiple polishing materials with different polishing characteristics.
Referring to FIG. 3, a cross-sectional view taken along the line III--III of FIG. 2 is illustrated.
In FIG. 3, the polishing table 30 is able to rotate in a clockwise or counter-clockwise direction. The polishing pad 32 on the polishing table 30 contains grooves 36. The grooves 36 are, preferably, disposed in between parts of sections of the polishing pad 32. A semiconductor wafer 1 is attached to the carrier 34 which is attached to the carrier head 35. The carrier head 35 is capable of rotating the carrier 34 in a clockwise or counter-clockwise direction, thus, causing the semiconductor wafer 1 to rotate accordingly.
Referring to FIGS. 2 and 3, the operation of the first preferred embodiment will be explained. The polishing pad 32 is composed of multiple kinds of materials. Each kind of the material has a different polishing characteristic than the other. Polishing is, thus, performed when the polishing table 30 rotates the polishing pad 32 thereon having multiple polishing materials, and the carrier head 35 rotates the carrier 34 holding the semiconductor wafer 1. Specifically, the surface of the polishing pad 32 rubs against the surface of the semiconductor wafer 1 because of their respective rotating motion. Because of the friction caused by the rotation of the polishing pad 32 and the semiconductor wafer 1, the polishing materials on the polishing pad 32 can polish the surface of the semiconductor wafer 1 based on their respective polishing characteristics. Thus, multiple polishing requirements can be satisfied for the semiconductor wafer 1 using the polishing pad 32. A polishing solution may also be added to the process to enhance the polishing of the surface of the semiconductor wafer 1.
Also, the plurality of small grooves 36 allow for contaminants to be easily removed from the surface of the wafer during the polishing process 35 thereby providing for a more clean and uniform polishing process.
In addition, the divided parts or sections of the polishing pad 32 are composed, preferably, of materials that are different in polishing characteristics that can enhance polishing rate and uniformity rate. The polishing rate and uniformity rate can be enhanced in the following ways. First, materials on the polishing pad can be arranged on the divided parts or sections based on its degree of roughness. For instance, the materials can be arranged from the roughest material to the smoothest material or vice versa. Second, materials on the polishing pad can be arranged on the divided parts or sections based on its degree of hardness. For instance, the materials can be arranged from the hardest material to the softest material or vice versa. The present invention is not limited to just roughness and hardness degree, but can be arranged according to any polishing characteristic degree.
Accordingly, a single polishing pad having multiple polishing characteristics can satisfy multiple polishing requirements for a semiconductor wafer.
As depicted in FIGS. 4 and 5, a second embodiment of the present invention of a polishing apparatus is illustrated. As shown in FIG. 4, a polishing table 40a (for a first part 41 as shown in FIG. 5) with a polishing pad 47 thereon is illustrated. The structure of FIG. 4 is similar to the structure of FIG. 2 showing grooves 49. The polishing pad 47 of FIG. 4 has the same operation as the polishing pad 32 of FIG. 2.
Referring to FIG. 5, the second embodiment of the polishing apparatus includes a polishing table 40 having a first part 41 and a second part 42, a carrier 43 for grabbing a semiconductor wafer 1, and a carrier head 44 attached to the carrier 43 that rotates the carrier 43 and semiconductor wafer 1. The first part 41 includes a first polishing pad 47 disposed on a first table 40a and a first slider 45. The first slider 45 lowers or raises the first polishing pad 47. The second part 42 includes a second polishing pad 48 disposed on a second table 40b and a second slider 46. The second slider 46 lowers or raises the second polishing pad 48.
Both the first polishing pad 47 and second polishing pad 48 are similar in structure to the polishing pad 32 of FIG. 2 and have the same polishing operation.
Referring to FIGS. 4 and 5, the operation of the second embodiment will now be explained. Preferably, the first polishing pad 47 and second polishing pad 48 have different materials thereon with different polishing characteristics. Thus, the first polishing pad 47 and the second polishing pad 48 can polish the semiconductor wafer 1 according to their respective polishing characteristics. The polishing process is thus performed in a similar manner as to the first preferred embodiment of FIGS. 2 and 3. That is, if a different polishing pad with different polishing characteristics is required than, e.g., the first polishing pad 45, the first slider 47 can lower the first polishing pad 47. Then the polishing table 40 rotates the second part 42 to place the second polishing pad 48 underneath the semiconductor wafer 1. The second slider 46 then raises the second polishing pad 48 to begin polishing the semiconductor wafer 1. In this process, a new polishing pad does not need to be placed on a polishing table, but rotates the first part or second part to place the desired polishing pad underneath the semiconductor wafer 1 to polish the semiconductor wafer.
Accordingly, the unnecessary polishing pad can be lowered so that another polishing pad can be selectively used in accordance with the polishing characteristics required by the semiconductor wafer 1.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3731436 *Mar 5, 1971May 8, 1973F KrafftFree abrasive machineUS4715150 *Apr 29, 1986Dec 29, 1987Seiken Co., Ltd.Nonwoven fiber abrasive diskUS5212910 *Jul 9, 1991May 25, 1993Intel CorporationComposite polishing pad for semiconductor processUS5297364 *Oct 9, 1991Mar 29, 1994Micron Technology, Inc.Polishing pad with controlled abrasion rateUS5389032 *Jul 19, 1994Feb 14, 1995Minnesota Mining And Manufacturing CompanyAbrasive articleUS5558563 *Feb 23, 1995Sep 24, 1996International Business Machines CorporationMethod and apparatus for uniform polishing of a substrateUS5567503 *Sep 19, 1994Oct 22, 1996Sexton; John S.Polishing pad with abrasive particles in a non-porous binderUS5578362 *Jul 12, 1994Nov 26, 1996Rodel, Inc.Polymeric polishing pad containing hollow polymeric microelementsUS5609517 *Nov 20, 1995Mar 11, 1997International Business Machines CorporationComposite polishing padUS5785584 *Aug 30, 1996Jul 28, 1998International Business Machines CorporationPlanarizing apparatus with deflectable polishing pad* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS6152806 *Dec 14, 1998Nov 28, 2000Applied Materials, Inc.Concentric platensUS6315634 *Oct 6, 2000Nov 13, 2001Lam Research CorporationMethod of optimizing chemical mechanical planarization processUS6390890Feb 3, 2000May 21, 2002Charles J MolnarFinishing semiconductor wafers with a fixed abrasive finishing elementUS6616513Apr 5, 2001Sep 9, 2003Applied Materials, Inc.Grid relief in CMP polishing pad to accurately measure pad wear, pad profile and pad wear profileUS6620027Jan 9, 2002Sep 16, 2003Applied Materials Inc.Method and apparatus for hard pad polishingUS6641463May 20, 2002Nov 4, 2003Beaver Creek Concepts IncFinishing components and elementsUS6663472 *Feb 1, 2002Dec 16, 2003Chartered Semiconductor Manufacturing Ltd.Multiple step CMP polishingUS6857941May 2, 2002Feb 22, 2005Applied Materials, Inc.Multi-phase polishing padUS7004823Apr 30, 2001Feb 28, 2006Struers A/SMulti-zone grinding and/or polishing sheetUS7063597Oct 24, 2003Jun 20, 2006Applied MaterialsPolishing processes for shallow trench isolation substratesUS7261621 *Mar 7, 2006Aug 28, 2007Samsung Electronics Co., Ltd.Pad conditioner for chemical mechanical polishing apparatusUS7294038Jun 20, 2006Nov 13, 2007Applied Materials, Inc.Process control in electrochemically assisted planarizationUS7604530 *Oct 20, 2009Iv Technologies Co., Ltd.Inlaid polishing padUS8133096Feb 22, 2005Mar 13, 2012Applied Materials, Inc.Multi-phase polishing padUS8348720Jun 27, 2007Jan 8, 2013Rubicon Technology, Inc.Ultra-flat, high throughput wafer lapping processUS8389099Jun 1, 2007Mar 5, 2013Rubicon Technology, Inc.Asymmetrical wafer configurations and method for creating the sameUS8480456Nov 28, 2012Jul 9, 2013Rubicon Technology, Inc.Ultra-flat, high throughput wafer lapping processUS8623136Feb 1, 2013Jan 7, 2014Rubicon Technology, Inc.Asymmetrical wafer configurations and method for creating the sameUS8734207Jun 6, 2013May 27, 2014Rubicon Technology, Inc.Ultra-flat, high throughput wafer lapping processUS9089943 *Jan 31, 2011Jul 28, 2015Ronald LipsonComposite pads for buffing and polishing painted vehicle body surfaces and other applicationsUS20020077037 *Jul 20, 2001Jun 20, 2002Tietz James V.Fixed abrasive articlesUS20020197946 *May 2, 2002Dec 26, 2002Applied Materials, Inc.Multi-phase polishing padUS20040033760 *Aug 12, 2003Feb 19, 2004Applied Materials, Inc.Grid relief in CMP polishing pad to accurately measure pad wear, pad profile and pad wear profileUS20040072518 *Oct 7, 2003Apr 15, 2004Applied Materials, Inc.Platen with patterned surface for chemical mechanical polishingUS20050189235 *Feb 22, 2005Sep 1, 2005Ramin EmamiMulti-phase polishing padUS20060199482 *Mar 7, 2006Sep 7, 2006Samsung Electronics Co., Ltd.Pad conditioner for chemical mechanical polishing apparatusUS20060264158 *May 11, 2006Nov 23, 2006Sumco CorporationApparatus for polishing wafer and process for polishing waferUS20070135030 *Feb 15, 2007Jun 14, 2007Iv Technologies Co., Ltd.Inlaid polishing padUS20110189927 *Aug 4, 2011Ronald LipsonComposite pads for buffing and polishing painted vehicle body surfaces and other applicationsUS20150133032 *Nov 5, 2014May 14, 2015Tokyo Electron LimitedPolishing Cleaning Mechanism, Substrate Processing Apparatus, and Substrate Processing MethodCN102229101A *Jun 28, 2011Nov 2, 2011清华大学Chemically mechanical polishing methodEP1724062A1 *May 12, 2006Nov 22, 2006Sumco CorporationApparatus for polishing wafer and process for polishing waferWO2001098027A1 *Apr 30, 2001Dec 27, 2001Struers A/SA multi-zone grinding and/or polishing sheet* Cited by examinerClassifications U.S. Classification451/65, 451/529, 451/495, 451/288, 451/550International ClassificationB24B37/24, B24B37/20, B24B37/26, H01L21/304, B24D7/14, H01L21/321Cooperative ClassificationB24B37/26, B24D7/14European ClassificationB24B37/26, B24D7/14Legal EventsDateCodeEventDescriptionDec 19, 1997ASAssignmentOwner name: LG SEMICON CO., LTD., KOREA, REPUBLIC OFFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIM, YOUNG-SOO;REEL/FRAME:008931/0131Effective date: 19970730Dec 25, 2002FPAYFee paymentYear of fee payment: 4Feb 16, 2007FPAYFee paymentYear of fee payment: 8Apr 18, 2011REMIMaintenance fee reminder mailedSep 14, 2011LAPSLapse for failure to pay maintenance feesNov 1, 2011FPExpired due to failure to pay maintenance feeEffective date: 20110914RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services