Source: http://www.google.com/patents/US7816736?dq=3691140
Timestamp: 2014-08-29 12:51:41
Document Index: 480492226

Matched Legal Cases: ['Application No. 10', 'Application No. 10', 'Application No. 10', 'Application No. 2007', 'Application No. 2009', 'Application No. 2009', 'Application No. 11', 'Application No. 2007']

Patent US7816736 - Method of manufacturing a semiconductor device - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign in<nobr>Advanced Patent Search</nobr>PatentsThere is provided a method of removing trap levels and defects, which are caused by stress, from a single crystal silicon thin film formed by an SOI technique. First, a single crystal silicon film is formed by using a typical bonding SOI technique such as Smart-Cut or ELTRAN. Next, the single crystal...http://www.google.com/patents/US7816736?utm_source=gb-gplus-sharePatent US7816736 - Method of manufacturing a semiconductor deviceAdvanced Patent SearchPublication numberUS7816736 B2Publication typeGrantApplication numberUS 11/978,605Publication dateOct 19, 2010Filing dateOct 30, 2007Priority dateJun 22, 1998Fee statusPaidAlso published asUS6380046, US7199024, US7790570, US7834398, US8053837, US8187926, US8241997, US8288248, US8314010, US8575741, US20020109144, US20040147095, US20070173000, US20080061301, US20080067529, US20080067597, US20080083953, US20080213953, US20080286941, US20080286942, US20080286956, US20130143387Publication number11978605, 978605, US 7816736 B2, US 7816736B2, US-B2-7816736, US7816736 B2, US7816736B2InventorsShunpei YamazakiOriginal AssigneeSemiconductor Energy Laboratory Co., Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (107), Non-Patent Citations (50), Referenced by (11), Classifications (28), Legal Events (2) External Links: USPTO, USPTO Assignment, EspacenetMethod of manufacturing a semiconductor deviceUS 7816736 B2Abstract There is provided a method of removing trap levels and defects, which are caused by stress, from a single crystal silicon thin film formed by an SOI technique. First, a single crystal silicon film is formed by using a typical bonding SOI technique such as Smart-Cut or ELTRAN. Next, the single crystal silicon thin film is patterned to form an island-like silicon layer, and then, a thermal oxidation treatment is carried out in an oxidizing atmosphere containing a halogen element, so that an island-like silicon layer in which the trap levels and the defects are removed is obtained.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3964941 *May 7, 1973Jun 22, 1976Motorola, Inc.Method of making isolated complementary monolithic insulated gate field effect transistorsUS4217153Mar 31, 1978Aug 12, 1980Mitsubishi Denki Kabushiki KaishaMethod of manufacturing semiconductor deviceUS4583122May 25, 1983Apr 15, 1986Hitachi, Ltd.Imaging display deviceUS4665419Apr 1, 1986May 12, 1987Fujitsu LimitedSemiconductor deviceUS4733947Oct 23, 1985Mar 29, 1988Ngk Insulators, Ltd.Multicolor liquid crystal display panelUS4753896Nov 21, 1986Jun 28, 1988Texas Instruments IncorporatedSidewall channel stop processUS4768076Sep 11, 1985Aug 30, 1988Hitachi, Ltd.Recrystallized CMOS with different crystal planesUS4786955Feb 24, 1987Nov 22, 1988General Electric CompanySemiconductor device with source and drain depth extenders and a method of making the sameUS4822752Mar 6, 1987Apr 18, 1989Agency Of Industrial Science And TechnologyProcess for producing single crystal semiconductor layer and semiconductor device produced by said processUS4857986Jul 14, 1986Aug 15, 1989Kabushiki Kaisha ToshibaShort channel CMOS on 110 crystal planeUS4899202Jul 8, 1988Feb 6, 1990Texas Instruments IncorporatedHigh performance silicon-on-insulator transistor with body node to source node connectionUS4933298Dec 19, 1988Jun 12, 1990Fujitsu LimitedMethod of making high speed semiconductor device having a silicon-on-insulator structureUS4943837Mar 10, 1988Jul 24, 1990Hitachi, Ltd.Thin film semiconductor device and method of fabricating the sameUS5002630Jun 6, 1989Mar 26, 1991Rapro TechnologyMethod for high temperature thermal processing with reduced convective heat lossUS5059304Nov 30, 1988Oct 22, 1991Chevron Research CompanyCactalytic hydrogenation to form hydrogen sulfide, adsorption for removalUS5130770Jun 14, 1991Jul 14, 1992BrevatomeIntegrated circuit in silicon on insulator technology comprising a field effect transistorUS5215931Jul 27, 1992Jun 1, 1993Texas Instruments IncorporatedLightly doped drain profile; low resistance contact region lies along entire width of body region; vertical contactUS5243213Jul 8, 1991Sep 7, 1993Sony CorporationMis semiconductor device formed by utilizing soi substrate having a semiconductor thin film formed on a substrate through an insulating layerUS5258323Dec 29, 1992Nov 2, 1993Honeywell Inc.Single crystal silicon on quartzUS5261999May 8, 1991Nov 16, 1993North American Philips CorporationSemiconductors of silicon doped with boron and germanium for p-type laminated structure and etchingUS5317236Dec 31, 1991May 31, 1994Kopin CorporationSingle crystal silicon arrayed devices for display panelsUS5341028Oct 3, 1991Aug 23, 1994Mitsubishi Denki Kabushiki KaishaSemiconductor device and a method of manufacturing thereofUS5371037Aug 5, 1991Dec 6, 1994Canon Kabushiki KaishaSemiconductor member and process for preparing semiconductor memberUS5374564Sep 15, 1992Dec 20, 1994Commissariat A L'energie AtomiqueProcess for the production of thin semiconductor material filmsUS5387555Sep 3, 1992Feb 7, 1995Harris CorporationBonded wafer processing with metal silicidationUS5403759Oct 2, 1992Apr 4, 1995Texas Instruments IncorporatedMethod of making thin film transistor and a silicide local interconnectUS5424230Jul 29, 1994Jun 13, 1995Casio Computer Co., Ltd.Method of manufacturing a polysilicon thin film transistorUS5426062Jun 29, 1994Jun 20, 1995Texas Instruments IncorporatedMethod for forming a silicon on insulator deviceUS5444282Jun 30, 1994Aug 22, 1995Mitsubishi Denki Kabushiki KaishaSemiconductor device and a method of manufacturing thereofUS5508209Sep 27, 1994Apr 16, 1996Semiconductor Energy Laboratory Co., Ltd.Mask and porous oxide formed on gate electrodeUS5550070Dec 16, 1994Aug 27, 1996Sharp Kabushiki KaishaMethod for producing crystalline semiconductor film having reduced concentration of catalyst elements for crystallization and semiconductor device having the sameUS5569620Dec 8, 1994Oct 29, 1996Harris CorporationBonded wafer processing with metal silicidationUS5573961Nov 9, 1995Nov 12, 1996Taiwan Semiconductor Manufacturing Company Ltd.Method of making a body contact for a MOSFET device fabricated in an SOI layerUS5574292May 5, 1993Nov 12, 1996Seiko Instruments Inc.Semiconductor device with monosilicon layerUS5576556Aug 16, 1994Nov 19, 1996Semiconductor Energy Laboratory Co., Ltd.Thin film semiconductor device with gate metal oxide and sidewall spacerUS5581092Sep 6, 1994Dec 3, 1996Semiconductor Energy Laboratory Co., Ltd.Gate insulated semiconductor deviceUS5612230Apr 6, 1995Mar 18, 1997Canon Kabushiki KaishaProcess for manufacturing a semiconductor device by applying a non-single-crystalline material on a sidewall inside of an opening portion for growing a single-crystalline semiconductor bodyUS5640033Apr 3, 1996Jun 17, 1997Kabushiki Kaisha ToshibaMOSFET having fine gate electrode structureUS5643826Oct 25, 1994Jul 1, 1997Semiconductor Energy Laboratory Co., Ltd.Disposing crystallization promoting solution containing specified element in contact with amorphous silicon film on substrate, crystallizing by heatingUS5648277Nov 2, 1994Jul 15, 1997Semiconductor Energy Laboratory Co., Ltd.Performing ion introduction for forming impurity regions using the gate electrode and extensions of gate insulating film as mask; varying conditions of introduction in order to control concentrationUS5693959Apr 10, 1996Dec 2, 1997Canon Kabushiki KaishaThin film transistor and liquid crystal display using the sameUS5698869 *Sep 13, 1995Dec 16, 1997Kabushiki Kaisha ToshibaInsulated-gate transistor having narrow-bandgap-sourceUS5710057Jul 12, 1996Jan 20, 1998Kenney; Donald M.SOI fabrication methodUS5714395Sep 12, 1996Feb 3, 1998Commissariat A L'energie AtomiqueDoping surface of wafer, creating cleavage layer, heat treating to cause separation of surface layerUS5719065Sep 28, 1994Feb 17, 1998Semiconductor Energy Laboratory Co., Ltd.High resistivity region formed between channel region and each of the sources and drain regions; film capable of trapping positive charges on high resistivity regionUS5750000Nov 25, 1996May 12, 1998Canon Kabushiki KaishaSemiconductor member, and process for preparing same and semiconductor device formed by use of sameUS5767529Mar 28, 1996Jun 16, 1998Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing a semiconductorUS5778237Dec 14, 1995Jul 7, 1998Hitachi, Ltd.Data processor and single-chip microcomputer with changing clock frequency and operating voltageUS5784132Jun 16, 1997Jul 21, 1998Sony CorporationDisplay deviceUS5793073Mar 1, 1996Aug 11, 1998Ricoh Co., Ltd.Semiconductor thin film sensor device with (110) planeUS5818076Jan 30, 1996Oct 6, 1998Semiconductor Energy Laboratory Co., Ltd.Transistor and semiconductor deviceUS5821138Feb 16, 1996Oct 13, 1998Semiconductor Energy Laboratory Co., Ltd.Forming multilayer of first and second insulating films, an amorophous silicon films, holding a metal element that enhance the crystallization of silicon, crystallization by heat treatment, forming thin film transistor and sealing filmUS5837569Dec 30, 1996Nov 17, 1998Sharp Kabushiki KaishaAnnealing to crystallize patterned region of amorphous silicon substrate surface selectively seeded with crystallization promoter, further processing to form thin film transistorUS5840616Sep 8, 1995Nov 24, 1998Canon Kabushiki KaishaMethod for preparing semiconductor memberUS5841173Jun 13, 1996Nov 24, 1998Matsushita Electric Industrial Co., Ltd.MOS semiconductor device with excellent drain currentUS5849627Apr 28, 1995Dec 15, 1998Harris CorporationBonded wafer processing with oxidative bondingUS5854123Oct 7, 1996Dec 29, 1998Canon Kabushiki KaishaMethod for producing semiconductor substrateUS5854509May 2, 1996Dec 29, 1998Mitsubishi Denki Kabushiki KaishaMethod of fabricating semiconductor device and semiconductor deviceUS5856229May 27, 1997Jan 5, 1999Canon Kabushiki KaishaProcess for production of semiconductor substrateUS5869387Mar 13, 1995Feb 9, 1999Canon Kabushiki KaishaProcess for producing semiconductor substrate by heating to flatten an unpolished surfaceUS5877070May 31, 1997Mar 2, 1999Max-Planck SocietyMethod for the transfer of thin layers of monocrystalline material to a desirable substrateUS5882987Aug 26, 1997Mar 16, 1999International Business Machines CorporationSmart-cut process for the production of thin semiconductor material filmsUS5886385Aug 20, 1997Mar 23, 1999Kabushiki Kaisha ToshibaSemiconductor device and manufacturing method thereofUS5893730 *Feb 19, 1997Apr 13, 1999Semiconductor Energy Laboratory Co., Ltd.Using metal catalyst to crystallize a silicon oxide film by chemical vapor depostion and irradiating film to form a monodomain region; transistor having an active layer constituted by a crystalline silicon filmUS5899711Oct 11, 1996May 4, 1999Xerox CorporationMethod for enhancing hydrogenation of thin film transistors using a metal capping layer and method for batch hydrogenationUS5904528Jan 17, 1997May 18, 1999Advanced Micro Devices, Inc.Method of forming asymmetrically doped source/drain regionsUS5913111Jan 17, 1996Jun 15, 1999Canon Kabushiki KaishaMethod of manufacturing an insulaed gate transistorUS5923962Apr 28, 1995Jul 13, 1999Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor deviceUS5926430Dec 5, 1997Jul 20, 1999Hitachi, Ltd.Semiconductor integrated circuit device and method of activating the sameUS5943105Jun 25, 1997Aug 24, 1999Sharp Kabushiki KaishaLiquid crystal display device having specified structure for contact hole connecting pixel electrode with source/drain electrodes via a connecting electrodeUS5949107Nov 5, 1996Sep 7, 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of fabricating sameUS5953622Sep 15, 1997Sep 14, 1999Hyundai Electronics Industries Co., Ltd.Method for fabricating semiconductor wafersUS5962897Jun 30, 1997Oct 5, 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for forming the sameUS5965918Mar 18, 1999Oct 12, 1999Kabushiki Kaisha ToshibaSemiconductor device including field effect transistorUS5966594Dec 18, 1996Oct 12, 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the sameUS5966620Nov 14, 1997Oct 12, 1999Canon Kabshiki KaishaProcess for producing semiconductor articleUS5982002Jan 27, 1993Nov 9, 1999Seiko Instruments Inc.Light valve having a semiconductor film and a fabrication process thereofUS5985681Sep 24, 1997Nov 16, 1999Nec CorporationMethod of producing bonded substrate with silicon-on-insulator structureUS5985740Jan 16, 1997Nov 16, 1999Semiconductor Energy Laboratory Co., Ltd.Crystallizing amorphous semiconductor film by first heat treatment and reducing catalyst existing in film by a second heat treatment within an oxidizing atmosphere containing a halogenUS6020252May 14, 1997Feb 1, 2000Commissariat A L'energie AtomiqueDoping by bombardmentUS6027988Aug 20, 1997Feb 22, 2000The Regents Of The University Of CaliforniaMethod of separating films from bulk substrates by plasma immersion ion implantationUS6031249Jul 8, 1997Feb 29, 2000Semiconductor Energy Laboratory Co., Ltd.CMOS semiconductor device having boron doped channelUS6044474Apr 8, 1997Mar 28, 2000Klein; Dean A.Memory controller with buffered CAS/RAS external synchronization capability for reducing the effects of clock-to-signal skewUS6049092Apr 10, 1997Apr 11, 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the sameUS6051453Sep 5, 1996Apr 18, 2000Semiconductor Energy Laboratory Co., Ltd.Forming a non-single crystal semiconductor film comprising silicon and hydrogen on an insulating surface, ejecting hydrogen from non-single crystal semiconductor film, crystallizing the semiconductor film by irradiating a lightUS6054363Nov 12, 1997Apr 25, 2000Canon Kabushiki KaishaMethod of manufacturing semiconductor articleUS6063706Jan 28, 1998May 16, 2000Texas Instruments--Acer IncorporatedMethod to simulataneously fabricate the self-aligned silicided devices and ESD protective devicesUS6077731Jan 17, 1997Jun 20, 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for fabricating the sameUS6093937 *Feb 19, 1997Jul 25, 2000Semiconductor Energy Laboratory Co. Ltd.Semiconductor thin film, semiconductor device and manufacturing method thereofUS6096582Jul 23, 1997Aug 1, 2000Canon Kabushiki KaishaMethod of making a semiconductor deviceUS6107639Aug 25, 1998Aug 22, 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with rod like crystals and a recessed insulation layerUS6107654Feb 8, 1999Aug 22, 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor deviceUS6118148Nov 4, 1997Sep 12, 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereofUS6121117Jul 20, 1998Sep 19, 2000Canon Kabushiki KaishaProcess for producing semiconductor substrate by heat treatingUS6124613 *May 4, 1998Sep 26, 2000Nec CorporationSOI-MOS field effect transistor that withdraws excess carrier through a carrier path silicon layerUS6127702Sep 16, 1997Oct 3, 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device having an SOI structure and manufacturing method thereforUS6133073 *Apr 23, 1998Oct 17, 2000Semiconductor Energy Laboratory Co., Ltd.Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the sameUS6140667Feb 20, 1998Oct 31, 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor thin film in semiconductor device having grain boundariesUS6157421 *Dec 8, 1995Dec 5, 2000Canon Kabushiki KaishaLiquid crystal display and method of manufacturing the sameUS6165880Jun 15, 1998Dec 26, 2000Taiwan Semiconductor Manufacturing CompanyDouble spacer technology for making self-aligned contacts (SAC) on semiconductor integrated circuitsUS6171982Dec 22, 1998Jan 9, 2001Canon Kabushiki KaishaMethod and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the sameUS6184556Jul 2, 1998Feb 6, 2001Semiconductor Energy Laboratory Co., Ltd.Semiconductor deviceUS6191007Apr 28, 1998Feb 20, 2001Denso CorporationMethod for manufacturing a semiconductor substrateUS6191476May 20, 1997Feb 20, 2001Seiko Instruments Inc.Semiconductor deviceUS6207969Jun 18, 1997Mar 27, 2001Semiconductor Energy Laboratory Co., Ltd.Semiconductor thin film and semiconductor deviceUS6211041Apr 16, 1999Apr 3, 2001Nec CorporationSilicon-on-insulator (SOI) substrate and method of fabricating the sameUS6326249 *Aug 25, 1998Dec 4, 2001Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and process for producing same* Cited by examinerNon-Patent CitationsReference1"Silicon or Silica" Mineral Information Institute, www.mii.org, retrieved from http://www.mii.org/Minerals/photosil.html on Apr. 24, 2010, 3 pages.2A.J. Auberton-Herve et al., "Industrial Research Society (Kogyo Chosa Kai)," Electronic Material, pp. 83-87, Aug. 1997.3Auberton-Herve et al., Unibond SOI Wafer by Smart Cut, Electronic Material, Industrial Research Society (Kogyo Chosa Kai), 1997/8, pp. 83-87.4Bell, T., et al., "A Dissolved Wafer Process Using A Porous Silicon Sacrificial Layer And A Lightly-Doped Bulk Silicon Etch-Stop," Micro Electro Mechanical Systems 1998 MEMS 98 Proceedings, pp. 251-256.5Bruel, "Silicon on Insulator Material Technology," Electronics Letters, vol. 31, Issue 14, Jul. 1995, pp. 1201-1202.6Fari Assaderaghi et al.; A 7.9/5.5 psec Room/Low Temperature SOI CMOS; IEEE/IEDM : Technical Digest of International Electron Devices Meeting; pp. 415-418; Dec. 7-10,1997.7Izumi, K., et al., "C.M.O.S. Devices Fabricated On Buried SiO2 Layers Formed By Oxygen Implantation Into Silicon," Electronics Letters, Aug. 31, 1978, vol. 14, No. 18, pp. 593-594.8K. Sakaguchi et al., "Current Progress in Epitaxial Layer Transfer (ELTRAN)," IEICE Trans. Electron, vol. E80 C. No. 3, pp. 378-387, Mar. 1997.9M. Nandakumar et al.; "Shallow Trench Isolation for advanced ULSI CMOS Technologies"; IEEE/IEDM : Technical Digest of International Electron Devices Meeting; pp. 133-136; Dec. 6-9, 1998.10Notice of Allowance (U.S. Appl. No. 11/978,586) dated Jun. 25, 2010.11Office Action (Japanese Patent Application No. 10-174482) dated Feb. 5, 2009, with full English Translation, 2 pages.12Office Action (Japanese Patent Application No. 10-174482) dated Jul. 15, 2008, with full English Translation, 6 pages.13Office Action (Japanese Patent Application No. 10-174482) dated Oct. 7, 2008, with full English Translation, 7 pages.14Office Action (Japanese Patent Application No. 2007-024310) dated Jan. 20, 2009, with full English Translation, 7 pages.15Office Action (Japanese Patent Application No. 2009-190690) dated Oct. 6, 2009, with full English Translation, 8 pages.16Office Action (Japanese Patent Application No. 2009-190694) dated Oct. 6, 2009, with full English Translation, 10 pages.17Office Action (JP Application No. 11-234963) dated Dec. 8, 2009.18Office Action (JP Application No. 2007-024645) dated Dec. 8, 2009.19Office action (U.S. Appl. No. 11/670,462) dated May 8, 2009.20Office Action (U.S. Appl. No. 11/716,583) dated Jun. 15, 2010.21Office Action (U.S. Appl. No. 11/716,583) dated Sep. 5, 2008, 18 pages.22Office Action (U.S. Appl. No. 11/926,520) dated Feb. 26, 2009, 28 pages.23Office Action (U.S. Appl. No. 11/926,598) dated Dec. 3, 2009.24Office Action (U.S. Appl. No. 11/926,598) dated May 22, 2009, 26 pages.25Office Action (U.S. Appl. No. 11/926,623) dated Dec. 12, 2008, 23 pages.26Office Action (U.S. Appl. No. 11/926,623) dated Jun. 25, 2008, 16 pages.27Office Action (U.S. Appl. No. 11/926,623) dated Jun. 26, 2009, 24 pages.28Office Action (U.S. Appl. No. 11/978,586) dated Feb. 9, 2010.29Office Action (U.S. Appl. No. 11/978,586) dated May 29, 2009, 31 pages.30Office action (U.S. Appl. No. 11/978,605) dated Jun. 9, 2008.31Office Action (U.S. Appl. No. 11/978,609) dated Apr. 29, 2010.32Office Action (U.S. Appl. No. 11/978,609) dated Dec. 18, 2009.33Office Action (U.S. Appl. No. 11/978,609) dated May 29, 2009, 23 pages.34Office Action (U.S. Appl. No. 11/978,610) dated Apr. 27, 2010.35Office Action (U.S. Appl. No. 11/978,610) dated Oct. 7, 2009, 32 pages.36Office Action (U.S. Appl. No. 11/978,612) dated Jun. 15, 2010.37Office Action (U.S. Appl. No. 12/216,754) dated Apr. 9, 2009, 23 pages.38Office Action (U.S. Appl. No. 12/216,756) dated Jul. 9, 2010.39Office Action (U.S. Appl. No. 12/216,756) dated Nov. 24, 2009.40Office Action (U.S. Appl. No. 12/418,245) dated May 14, 2010.41Office Action (U.S. Appl. No. 12/418,280) dated Dec. 16, 2009.42Office Action (U.S. Appl. No. 12/418,280) dated May 13, 2010.43Robert Chau et al.; "Scalability of Partially Depleted SOI Technology for SUB-0.25 mum Logic Applications"; IEEE/IEDM : Technical Digest of International Electron Devices Meeting; pp. 591-594; Dec. 7-10, 1997.44Robert Chau et al.; "Scalability of Partially Depleted SOI Technology for SUB-0.25 μm Logic Applications"; IEEE/IEDM : Technical Digest of International Electron Devices Meeting; pp. 591-594; Dec. 7-10, 1997.45Specification, claims, abstract and drawings of U.S. Appl. No. 11/978,610, filed Oct. 30, 2007.46Specification, claims, abstract and drawings of U.S. Appl. No. 12/216,754, filed Jul. 10, 2008.47Specification, claims, abstract and drawings of U.S. Appl. No. 12/216,755, filed Jul. 10, 2008.48Specification, claims, abstract and drawings of U.S. Appl. No. 12/216,756, filed Jul. 10, 2008.49Toshihiko Ishiyama et al.; "Application of Reversed Silicon Wafer Direct Bonding to Thin-Film SOI Power ICs"; Extended Abstracts of the 1997 International Conference on Solid State Devices and Materials; pp. 162-163; Sep. 16-19, 1997.50Wolf, S., Silicon Processing For The VLSI Era, 1990, vol. 2, pp. 238- 239, Lattice Press.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS7964429Oct 29, 2008Jun 21, 2011Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing photoelectric conversion deviceUS8034694Mar 10, 2008Oct 11, 2011Semiconductor Energy Laboratory Co., Ltd.SOI substrate, method for manufacturing the same, and semiconductor deviceUS8048728Mar 24, 2008Nov 1, 2011Semiconductor Energy Laboratory Co., Ltd.Display device, method for manufacturing display device, and SOI substrateUS8101466Mar 24, 2008Jan 24, 2012Semiconductor Energy Laboratory Co., Ltd.SOI substrate and method for manufacturing SOI substrateUS8222117Mar 24, 2008Jul 17, 2012Semiconductor Energy Laboratory Co., Ltd.SOI substrate and method for manufacturing SOI substrateUS8324086Jan 14, 2009Dec 4, 2012Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor substrate by laser irradiationUS8349705Jul 21, 2011Jan 8, 2013Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing semiconductor deviceUS8394703Dec 9, 2009Mar 12, 2013Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of SOI substrate and manufacturing method of semiconductor deviceUS8741740Sep 29, 2009Jun 3, 2014Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing SOI substrateUS8748243Sep 30, 2011Jun 10, 2014Semiconductor Energy Laboratory Co., Ltd.Display device, method for manufacturing display device, and SOI substrateUS8772128Oct 7, 2008Jul 8, 2014Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor deviceClassifications U.S. Classification257/352, 438/166, 257/347, 438/151, 257/353, 438/164, 438/165, 257/E21.193International ClassificationH01L29/786, H01L21/762, H01L21/336, H01L29/94Cooperative ClassificationH01L21/76259, H01L27/1266, H01L27/12, H01L29/66772, H01L21/76254, H01L27/1214, H01L29/78654, H01L29/78606, H01L29/78621European ClassificationH01L27/12T, H01L21/762D8B, H01L29/786B, H01L29/66M6T6F15C, H01L27/12T30A2, H01L27/12, H01L29/786E2Legal EventsDateCodeEventDescriptionMar 19, 2014FPAYFee paymentYear of fee payment: 4Jun 21, 2011CCCertificate of correctionRotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google