Source: http://www.google.com/patents/US8171121?dq=6076065
Timestamp: 2015-03-04 05:11:57
Document Index: 23906208

Matched Legal Cases: ['Application No. 200710188726', 'Application No. 200810090191', 'Application No. 200510107388', 'Application No. 200510107388', 'Application No. 200510119157', 'Application No. 200510119157', 'Application No. 200510119157', 'Application No. 200710188725', 'Application No. 200710188727', 'Application No. 200710188727', 'Application No. 200710188725', 'Application No. 200710188726', 'Application No. 200810090191', 'Application No. 200710188726']

Patent US8171121 - Method, system, and apparatus for dynamic reconfiguration of resources - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA dynamic reconfiguration to include on-line addition, deletion, and replacement of individual modules of to support dynamic partitioning of a system, interconnect (link) reconfiguration, memory RAS to allow migration and mirroring without OS intervention, dynamic memory reinterleaving, CPU and socket...http://www.google.com/patents/US8171121?utm_source=gb-gplus-sharePatent US8171121 - Method, system, and apparatus for dynamic reconfiguration of resourcesAdvanced Patent SearchPublication numberUS8171121 B2Publication typeGrantApplication numberUS 12/236,047Publication dateMay 1, 2012Filing dateSep 23, 2008Priority dateDec 13, 2004Also published asCN1801740A, CN1801740B, CN101266560A, CN101266560B, US7734741, US8327113, US20060184480, US20090019267, US20090024715, US20090055600, US20130304957Publication number12236047, 236047, US 8171121 B2, US 8171121B2, US-B2-8171121, US8171121 B2, US8171121B2InventorsMani Ayyar, Eric Delano, Ioannis T. Schoinas, Akhilesh Kumar, Jay Jayasimha, Jose A. VargasOriginal AssigneeIntel CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (81), Non-Patent Citations (26), Referenced by (4), Classifications (10) External Links: USPTO, USPTO Assignment, EspacenetMethod, system, and apparatus for dynamic reconfiguration of resources
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4646075Nov 3, 1983Feb 24, 1987Robert Bosch CorporationSystem and method for a data processing pipelineUS5007163Apr 18, 1990Apr 16, 1991International Business Machines CorporationNon-destructure method of performing electrical burn-in testing of semiconductor chipsUS5265207Apr 8, 1993Nov 23, 1993Thinking Machines CorporationParallel computer system including arrangement for transferring messages from a source processor to selected ones of a plurality of destination processors and combining responsesUS5315533May 17, 1991May 24, 1994Best Power Technology, Inc.AC line fault detection apparatusUS5367658Oct 7, 1992Nov 22, 1994Quarterdeck Office Systems, Inc.Interrupt management methodUS5406209Feb 4, 1993Apr 11, 1995Northern Telecom LimitedMethods and apparatus for testing circuit boardsUS5422914Sep 7, 1993Jun 6, 1995Motorola, Inc.System and method for synchronizing data communications between two devices operating at different clock frequenciesUS5598348Sep 22, 1994Jan 28, 1997Sun Microsystems, Inc.Method and apparatus for analyzing the power network of a VLSI circuitUS5784599Dec 15, 1995Jul 21, 1998Compaq Computer CorporationMethod and apparatus for establishing host bus clock frequency and processor core clock ratios in a multi-processor computer systemUS5815299Sep 6, 1996Sep 29, 1998Alcatel N.V.Method and system for equalizing respective power levels of channels of a received optical frequency division multiplexed signalUS5852631Jan 8, 1997Dec 22, 1998Paradyne CorporationSystem and method for establishing link layer parameters based on physical layer modulationUS6119255Jan 21, 1998Sep 12, 2000Micron Technology, Inc.Testing system for evaluating integrated circuits, a burn-in testing system, and a method for testing an integrated circuitUS6182253Jul 16, 1997Jan 30, 2001Tanisys Technology, Inc.Method and system for automatic synchronous memory identificationUS6189106May 8, 1998Feb 13, 2001Gateway, Inc.Method and apparatus for operating an electronic device at an optimal power mode based upon a scheduled eventUS6275905Dec 21, 1998Aug 14, 2001Advanced Micro Devices, Inc.Messaging scheme to maintain cache coherency and conserve system memory bandwidth during a memory read operation in a multiprocessing computer systemUS6292215Jul 24, 1997Sep 18, 2001Transcenic L.L.C.Apparatus for referencing and sorting images in a three-dimensional systemUS6311281Mar 2, 1999Oct 30, 2001Edwin H. TaylorApparatus and method for changing processor clock ratio settingsUS6311298Feb 17, 1999Oct 30, 2001Rise Technology CompanyMechanism to simplify built-in self test of a control store unitUS6321276Dec 29, 1998Nov 20, 2001Microsoft CorporationRecoverable methods and systems for processing input/output requests including virtual memory addressesUS6330586Feb 7, 1996Dec 11, 2001British Telecommunications Public Limited CompanyReconfigurable service provision via a communication networkUS6550020Jan 10, 2000Apr 15, 2003International Business Machines CorporationMethod and system for dynamically configuring a central processing unit with multiple processing coresUS6557069Nov 12, 1999Apr 29, 2003International Business Machines CorporationProcessor-memory bus architecture for supporting multiple processorsUS6650155Aug 7, 2002Nov 18, 2003Lsi Logic CorporationPower-on reset circuitUS6725317Apr 29, 2000Apr 20, 2004Hewlett-Packard Development Company, L.P.System and method for managing a computer system having a plurality of partitionsUS6728668Nov 4, 1999Apr 27, 2004International Business Machines CorporationMethod and apparatus for simulated error injection for processor deconfiguration design verificationUS6917999 *Jun 29, 2001Jul 12, 2005Intel CorporationPlatform and method for initializing components within hot-plugged nodesUS6985502Nov 19, 2001Jan 10, 2006Hewlett-Packard Development Company, L.P.Time-division multiplexed link for use in a service area networkUS6996657Mar 21, 2002Feb 7, 2006Advanced Micro Devices, Inc.Apparatus for providing packets in a peripheral interface circuit of an I/O node of a computer systemUS7000101Dec 21, 2001Feb 14, 2006Dell Products L.P.System and method for updating BIOS for a multiple-node computer systemUS7010607Sep 14, 2000Mar 7, 2006Hewlett-Packard Development Company, L.P.Method for training a communication link between ports to correct for errorsUS7051218Jun 28, 2002May 23, 2006Advanced Micro Devices, Inc.Message based power managementUS7065688Feb 19, 2003Jun 20, 2006Advanced Micro Devices, Inc.Simultaneous multiprocessor memory testing and initializationUS7117311 *Dec 19, 2001Oct 3, 2006Intel CorporationHot plug cache coherent interface method and apparatusUS7146510Jul 18, 2002Dec 5, 2006Advanced Micro Devices, Inc.Use of a signal line to adjust width and/or frequency of a communication link during system operationUS7174467Jun 28, 2002Feb 6, 2007Advanced Micro Devices, Inc.Message based power management in a multi-processor systemUS7484125 *Dec 15, 2003Jan 27, 2009Hewlett-Packard Development Company, L.P.Method and apparatus for providing updated processor polling informationUS7493438 *Oct 3, 2001Feb 17, 2009Intel CorporationApparatus and method for enumeration of processors during hot-plug of a compute nodeUS7509403Sep 28, 2000Mar 24, 2009Alcatel-Lucent Usa Inc.Method and apparatus for SONET/SDH ring load balancingUS7555671Aug 31, 2006Jun 30, 2009Intel CorporationSystems and methods for implementing reliability, availability and serviceability in a computer systemUS7647490 *Feb 11, 2004Jan 12, 2010Hewlett-Packard Development Company, L.P.Method and apparatus for providing updated system locality information during runtimeUS7673090 *Dec 19, 2001Mar 2, 2010Intel CorporationHot plug interface control method and apparatusUS7721341 *Jun 15, 2005May 18, 2010Microsoft CorporationMethod and system for allowing code to be securely initialized in a computerUS7761696Mar 30, 2007Jul 20, 2010Intel CorporationQuiescing and de-quiescing point-to-point linksUS7822900 *Nov 14, 2008Oct 26, 2010Intel CorporationApparatus and method for enumeration of processors during hot-plug of a compute nodeUS20010053694Jan 12, 2001Dec 20, 2001Fujitsu LimitedNetwork system with dynamic service profile updating functionsUS20020059501Jan 4, 2002May 16, 2002Mckinney Arthur C.High-availability super serverUS20020095610Aug 14, 2001Jul 18, 2002Mitsubishi Denki Kabushiki KaishaMultiprocessor system controlling frequency of clock input to processor according to ratio of processing times of processors, and method thereofUS20020138225Jan 25, 2001Sep 26, 2002Wong Isaac H.Automatic configuration of delay parameters for memory controllers of slave processorsUS20030005200 *Jun 29, 2001Jan 2, 2003Kumar Mohan J.Platform and method for representing and supporting hot-plugged nodesUS20030023771Jul 30, 2001Jan 30, 2003Erickson Michael JohnMethod for accessing scan chains and updating EEPROM-resident FPGA code through a system mangement processor and JTAG busUS20030037224Aug 16, 2001Feb 20, 2003Newisys, Inc.Computer system partitioning using data transfer routing mechanismUS20030058872Sep 24, 2001Mar 27, 2003Arthur BerggreenSystem and method for processing packetsUS20030065752 *Oct 3, 2001Apr 3, 2003Kaushik Shivnandan D.Apparatus and method for enumeration of processors during hot-plug of a compute nodeUS20030115513Sep 30, 2001Jun 19, 2003David HarrimanError forwarding in an enhanced general input/output architecture and related methodsUS20030120913Dec 21, 2001Jun 26, 2003Dell Products, L.P.System and method for updating BIOS for a multiple-node computer systemUS20030163753Feb 28, 2002Aug 28, 2003Dell Products L.P.Automatic BIOS recovery in a multi-node computer systemUS20030167367 *Dec 19, 2001Sep 4, 2003Kaushik Shivnandan D.Hot plug interface control method and apparatusUS20040120302Feb 16, 2001Jun 24, 2004Benoist SebireCommunications systemUS20040133756Jan 3, 2003Jul 8, 2004Shaw Mark E.System and method for migrating data between memoriesUS20040193706Mar 25, 2003Sep 30, 2004Advanced Micro Devices, Inc.Computing system fabric and routing configuration and descriptionUS20040193916Apr 13, 2004Sep 30, 2004Fujitsu LimitedCentral processing unit and computer programUS20040196865Mar 27, 2003Oct 7, 2004Srikanth NatarajanMethod and system for discovering a topology of a portion of a computer networkUS20040215911Apr 24, 2003Oct 28, 2004International Business Machines CorporationMemory preservationUS20040236798Apr 26, 2004Nov 25, 2004Sudhir SrinivasanMigration of control in a distributed segmented file systemUS20040260910 *Nov 17, 2003Dec 23, 2004Arm LimitedMonitoring control for multi-domain processorsUS20050022059 *Dec 15, 2003Jan 27, 2005Dong WeiMethod and apparatus for providing updated processor polling informationUS20050044219Jul 24, 2003Feb 24, 2005International Business Machines CorporationMethod to disable on/off capacity on demandUS20050144476 *Feb 25, 2005Jun 30, 2005Microsoft CorporationMethod and system for allowing code to be securely intialized in a computerUS20050235166 *Jun 15, 2005Oct 20, 2005Microsoft CorporationMethod and system for allowing code to be securely initialized in a computerUS20050259696May 21, 2004Nov 24, 2005Steinman Maurice BMethods and apparatuses to effect a variable-width linkUS20060018280Jul 20, 2004Jan 26, 2006Nokia CorporationSystem and associated mobile node, foreign agent and method for link-layer assisted mobile IP fast handoff from a fast-access network to a slow-access networkUS20060041696May 21, 2004Feb 23, 2006Naveen CherukuriMethods and apparatuses for the physical layer initialization of a link-based system interconnectUS20060184480Dec 13, 2004Aug 17, 2006Mani AyyarMethod, system, and apparatus for dynamic reconfiguration of resourcesUS20060209722Jan 9, 2006Sep 21, 2006Koji TakeoData transferring system and electronic apparatusUS20080307082Jun 5, 2007Dec 11, 2008Xiaohua CaiDynamically discovering a system topologyUS20090100203 *Dec 19, 2008Apr 16, 2009Dong WeiMethod and apparatus for providing updated processor polling informationUS20090106471 *Nov 14, 2008Apr 23, 2009Kaushik Shivnandan DApparatus and method for enumeration of processors during hot-plug of a compute nodeUS20100217949Feb 24, 2009Aug 26, 2010International Business Machines CorporationDynamic Logical Partition Management For NUMA Machines And ClustersCN1107266AAug 25, 1994Aug 23, 1995富士通株式会社Signal transmission method and deviceJPH07182225A Title not availableWO2003054713A2Nov 27, 2002Jul 3, 2003Intel CorpHot plug interface control method and apparatus* Cited by examinerNon-Patent CitationsReference1Final Office Action from U.S. Appl. No. 11/011,300 mailed Jan. 23, 2009, 11 pgs.2Final Office Action from U.S. Appl. No. 11/011,801 mailed May 5, 2009, 10 pgs.3Final Office Action from U.S. Appl. No. 12/235,968 mailed Feb. 16, 2011, 7 pgs.4Final Office Action from U.S. Appl. No. 12/348,723 mailed Jan. 12, 2011, 27 pgs.5First Office Action for Chinese Patent Application No. 200710188726.2 mailed Apr. 15, 2010, 4 pgs.6First Office Action for Chinese Patent Application No. 200810090191.9 mailed Sep. 18, 2009, 6 pgs.7Notice of Allowance for U.S. Appl. No. 11/011,300 mailed Jan. 25, 2010, 9 pgs.8Notice of Allowance from U.S. Appl. No. 11/011,801 mailed Apr. 27, 2010, 4 pgs.9Office Action for Chinese Patent Application No. 200510107388.6 mailed Jun. 19, 2009, 7 pgs.10Office Action for Chinese Patent Application No. 200510107388.6 mailed Nov. 23, 2007, 16 pgs.11Office Action for Chinese Patent Application No. 200510119157.7 mailed Dec. 14, 2007, 49 pgs.12Office Action for Chinese Patent Application No. 200510119157.7 mailed Jul. 13, 2007, 6 pgs.13Office Action for Chinese Patent Application No. 200510119157.7 mailed May 30, 2008, 11 pgs.14Office Action for Chinese Patent Application No. 200710188725.8 mailed Jan. 22. 2010, 7 pgs.15Office Action for Chinese Patent Application No. 200710188727.7 mailed May 6, 2010, 1 pgs.16Office Action for Chinese Patent Application No. 200710188727.7 mailed Oct. 16, 2009, 1 pg.17Office Action for U.S. Appl. No. 11/011,300 mailed Oct. 7, 2008, 11 pgs.18Office Action for U.S. Appl. No. 12/236,222 mailed May 12, 2011, 18 pgs.19Office Action from U.S. Appl. No. 11/011,300 mailed Jun. 18, 2009, 13 pgs.20Office Action from U.S. Appl. No. 11/011,801 mailed Aug. 3, 2009, 10 pgs.21Office Action from U.S. Appl. No. 12/235,968 mailed Sep. 28, 2010, 12 pgs.22Office Action from U.S. Appl. No. 12/348,723 mailed Sep. 16, 2010, 21 pgs.23Second Office Action for Chinese Patent Application No. 200710188725.8 mailed Oct. 12, 2010, 11 pgs.24Second Office Action for Chinese Patent Application No. 200710188726.2 mailed Nov. 9, 2010, 5 pgs.25Second Office Action for Chinese Patent Application No. 200810090191.9 mailed Jul. 4, 2011, 9 pgs.26Third Office Action for Chinese Patent Application No. 200710188726.2 mailed Apr. 3, 2011, 10 pgs.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8327113 *Sep 23, 2008Dec 4, 2012Intel CorporationMethod, system, and apparatus for dynamic reconfiguration of resourcesUS8606934Jan 5, 2009Dec 10, 2013Intel CorporationMethod, system, and apparatus for system level initialization by conveying capabilities and identifiers of componentsUS20090024715 *Sep 23, 2008Jan 22, 2009Mani AyyarMethod, System, and Apparatus for Dynamic Reconfiguration of ResourcesUS20120290759 *May 14, 2012Nov 15, 2012Schneider Electric Industries SasVirtual Placeholder Configuration for Distributed Input/Output Modules* Cited by examinerClassifications U.S. Classification709/221, 712/15, 709/223International ClassificationG06F15/76, G06F15/177Cooperative ClassificationG06F13/4081, G06F13/24, G06F9/50, G06F13/00European ClassificationG06F13/40E2HRotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services