Source: http://www.google.com/patents/US8214570?dq=6,205,432
Timestamp: 2016-02-10 00:41:58
Document Index: 32599193

Matched Legal Cases: ['Application No. 10179814', 'Application No. 07121085', 'Application No. 05025388', 'Application No. 07121085', 'Application No. 0502538', 'Application No. 00975263']

Patent US8214570 - Memory controller and method utilizing equalization co-efficient setting - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA chip includes a transmitter circuit and a register provided to store a value representative of an equalization co-efficient setting. The transmitter circuit includes an output driver configured to adjust an output data signal based at least in part on the equalization co-efficient setting....http://www.google.com/patents/US8214570?utm_source=gb-gplus-sharePatent US8214570 - Memory controller and method utilizing equalization co-efficient settingAdvanced Patent SearchPublication numberUS8214570 B2Publication typeGrantApplication numberUS 13/196,840Publication dateJul 3, 2012Priority dateOct 19, 1999Fee statusPaidAlso published asDE60036457D1, DE60036457T2, DE60036457T3, DE60041424D1, DE60044828D1, DE60045881D1, EP1151387A1, EP1151387A4, EP1151387B1, EP1151387B2, EP1610225A2, EP1610225A3, EP1610225B1, EP1630681A2, EP1630681A3, EP1630682A2, EP1630682A3, EP1630683A2, EP1630683A3, EP1630683B1, EP1883018A2, EP1883018A3, EP1883018B1, EP2273379A1, EP2273379B1, EP2284719A2, EP2284719A3, EP2284719B1, US6321282, US6516365, US6684263, US7024502, US7032057, US7032058, US7051129, US7174400, US7539802, US7546390, US7565468, US8001305, US8458385, US8775705, US9110828, US9135186, US9135967, US9152581, US20020056016, US20030120848, US20040139257, US20040199690, US20040243753, US20050149659, US20050251602, US20070239914, US20080052434, US20080052440, US20080071951, US20090248971, US20110289245, US20120268199, US20130227214, US20150006771, US20150212954, US20150212968, US20150213852, US20150220270, US20160026599, WO2001029678A1Publication number13196840, 196840, US 8214570 B2, US 8214570B2, US-B2-8214570, US8214570 B2, US8214570B2InventorsMark A. Horowitz, Richard M. Barth, Craig E. Hampel, Alfredo Moncayo, Kevin S. Donnelly, Jared L. ZerbeOriginal AssigneeRambus Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (146), Non-Patent Citations (63), Referenced by (6), Classifications (42), Legal Events (2) External Links: USPTO, USPTO Assignment, EspacenetMemory controller and method utilizing equalization co-efficient setting
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3646329Nov 13, 1969Feb 29, 1972Matsushita Electric Ind Co LtdAdaptive logic circuitUS4192005Nov 21, 1977Mar 4, 1980Kulite Semiconductor Products, Inc.Compensated pressure transducer employing digital processing techniquesUS4315210Jan 7, 1980Feb 9, 1982Santek, Inc.Bridge-balancing system for measuring extremely low currentsUS4329600Oct 15, 1979May 11, 1982Rca CorporationOverload protection circuit for output driverUS4414480Dec 17, 1981Nov 8, 1983Storage Technology PartnersCMOS Circuit using transmission line interconnectionsUS4549124Feb 14, 1983Oct 22, 1985Kaltenbach & Voigt Gmbh & Co.Circuit arrangement for controlling the action of an adjusting device, in particular for a patient chairUS4627080Nov 23, 1984Dec 2, 1986At&T Bell LaboratoriesAdaptive timing circuitUS4670666Jul 19, 1985Jun 2, 1987Mitsubishi Denki Kabushiki KaishaMOS transistor circuit for shared precharging of bus linesUS4680487Aug 19, 1986Jul 14, 1987Ricoh Company, Ltd.Input/output port including auxiliary low-power transistorsUS4691127Nov 25, 1985Sep 1, 1987U.S. Philips CorporationAdaptive electronic buffer system having consistent operating characteristicsUS4707620Jul 22, 1986Nov 17, 1987Tektronix, Inc.Adjustable impedance driver networkUS4715003Jul 23, 1985Dec 22, 1987Keller Ag Fur DruckmesstechnikMethod for temperature compensation and measuring circuit thereforUS4719369Aug 7, 1986Jan 12, 1988Hitachi, Ltd.Output circuit having transistor monitor for matching output impedance to load impedanceUS4728881Feb 19, 1987Mar 1, 1988Haven Automation LimitedCircuit for providing a controlled resistanceUS4765188Nov 24, 1986Aug 23, 1988Bourns Instruments, Inc.Pressure transducer with integral digital temperature compensationUS4779013Aug 8, 1986Oct 18, 1988Kabushiki Kaisha ToshibaSlew-rate limited output driver having reduced switching noiseUS4859877Jan 4, 1988Aug 22, 1989Gte Laboratories IncorporatedBidirectional digital signal transmission systemUS4860198May 17, 1988Aug 22, 1989Kabushiki Kaisha ToshibaMicroprocessor systemUS4894562Oct 3, 1988Jan 16, 1990International Business Machines CorporationCurrent switch logic circuit with controlled output signal levelsUS4939389Sep 2, 1988Jul 3, 1990International Business Machines CorporationVLSI performance compensation for off-chip drivers and clock generationUS4958520Nov 1, 1989Sep 25, 1990Bourns Instruments, Inc.Digital piezoresistive pressure transducerUS4967105May 30, 1989Oct 30, 1990Sharp Kabushiki KaishaLoad current control-type logic circuitUS4977333Apr 12, 1989Dec 11, 1990Hitachi, Ltd.Power semiconductor device including an arrangement for controlling load current by independent control of a plurality of semiconductor elementsUS4992724Feb 20, 1990Feb 12, 1991Yamatake-Honeywell Co., Ltd.Bridge balancing circuitUS5023488Mar 30, 1990Jun 11, 1991Xerox CorporationDrivers and receivers for interfacing VLSI CMOS circuits to transmission linesUS5024101Feb 9, 1990Jun 18, 1991Nippondenso Co., Ltd.Power source circuit and bridge type measuring device with output compensating circuit utilizing the sameUS5029272Nov 3, 1989Jul 2, 1991Motorola, Inc.Input/output circuit with programmable input sensing timeUS5045730Dec 22, 1989Sep 3, 1991Gte Laboratories IncorporatedElectrical circuitry providing compatibility between different logic levelsUS5045832Dec 27, 1989Sep 3, 1991Astec International LimitedDigitally controlled variable resistorUS5055715Apr 3, 1990Oct 8, 1991Nec CorporationSemiconductor integrated circuit provided with monitor-elements for checking affection of process deviation on other elementsUS5075569Nov 5, 1990Dec 24, 1991Tektronix, Inc.Output device circuit and method to minimize impedance fluctuations during crossoverUS5081379Aug 18, 1988Jan 14, 1992U.S. Philips CorporationCurrent-sensing circuit for an ic power semiconductor deviceUS5097148Apr 25, 1990Mar 17, 1992At&T Bell LaboratoriesIntegrated circuit buffer with improved drive capabilityUS5107230Apr 26, 1991Apr 21, 1992Hewlett-Packard CompanySwitched drivers providing backmatch impedance for circuit test systemsUS5117130Jun 1, 1990May 26, 1992At&T Bell LaboratoriesIntegrated circuits which compensate for local conditionsUS5118971Sep 9, 1991Jun 2, 1992Texas Instruments IncorporatedAdjustable low noise output circuit responsive to environmental conditionsUS5121064Aug 31, 1990Jun 9, 1992Allied-Signal, Inc.Method and apparatus for calibrating resistance bridge-type transducersUS5134311Jun 7, 1990Jul 28, 1992International Business Machines CorporationSelf-adjusting impedance matching driverUS5165046Sep 4, 1990Nov 17, 1992Micron Technology, Inc.High speed CMOS driver circuitUS5185538Jun 5, 1991Feb 9, 1993Mitsubishi Denki Kabushiki KaishaOutput circuit for semiconductor integrated circuits having controllable load drive capability and operating method thereofUS5194765Jun 28, 1991Mar 16, 1993At&T Bell LaboratoriesDigitally controlled element sizingUS5206546Aug 1, 1991Apr 27, 1993Hitachi, Ltd.Logic circuit including variable impedance meansUS5228064Dec 22, 1989Jul 13, 1993Universal Data Systems, Inc.Data timing recovery apparatus and methodUS5237214Aug 17, 1992Aug 17, 1993Hitachi, Ltd.High speed logic circuit and semiconductor integrated circuit device including variable impedance to provide reduced power consumptionUS5254883Apr 22, 1992Oct 19, 1993Rambus, Inc.Electrical current source circuitry for a busUS5296756Feb 8, 1993Mar 22, 1994Patel Hitesh NSelf adjusting CMOS transmission line driverUS5387824Jun 21, 1991Feb 7, 1995Vlsi Technology, Inc.Variable drive output buffer circuitUS5457407Jul 6, 1994Oct 10, 1995Sony Electronics Inc.Binary weighted reference circuit for a variable impedance output bufferUS5477541Dec 13, 1993Dec 19, 1995White; Richard E.Addressing technique for storing and referencing packet dataUS5504757Sep 27, 1994Apr 2, 1996International Business Machines CorporationMethod for selecting transmission speeds for transmitting data packets over a serial busUS5517505Dec 13, 1993May 14, 1996Motorola, Inc.Synchronization method and apparatus for a wireless packet networkUS5546042Apr 17, 1995Aug 13, 1996Intel CorporationHigh precision voltage regulation circuit for programming multiple bit flash memoryUS5565796Sep 26, 1995Oct 15, 1996Mitsubishi Denki Kabushiki KaishaBus drive circuit, receiver circuit, and bus systemUS5568068Sep 26, 1995Oct 22, 1996Mitsubishi Denki Kabushiki KaishaBuffer circuit for regulating driving currentUS5578960Sep 12, 1995Nov 26, 1996Sharp Kabushiki KaishaDirect-current stabilizerUS5596285Aug 19, 1994Jan 21, 1997Bull S.A.Impedance adaptation process and device for a transmitter and/or receiver, integrated circuit and transmission systemUS5628027Dec 30, 1994May 6, 1997Compaq Computer CorporationMethod of determining the configuration of devices installed on a computer busUS5668468Jan 11, 1996Sep 16, 1997Harris CorporationCommon mode stabilizing circuit and methodUS5684421Oct 13, 1995Nov 4, 1997Credence Systems CorporationCompensated delay locked loop timing vernierUS5724517Sep 27, 1994Mar 3, 1998International Business Machines CorporationMethod for generating a topology map for a serial busUS5778419Feb 23, 1996Jul 7, 1998Microunity Systems Engineering, Inc.DRAM with high bandwidth interface that uses packets and arbitrationUS5831929Apr 4, 1997Nov 3, 1998Micron Technology, Inc.Memory device with staggered data pathsUS5838177Jan 6, 1997Nov 17, 1998Micron Technology, Inc.Adjustable output driver circuit having parallel pull-up and pull-down elementsUS5841296Jan 21, 1997Nov 24, 1998Xilinx, Inc.Programmable delay elementUS5852378Feb 11, 1997Dec 22, 1998Micron Technology, Inc.Low-skew differential signal converterUS5860080Mar 19, 1996Jan 12, 1999Apple Computer, Inc.Multicasting system for selecting a group of memory devices for operationUS5862094Jun 6, 1997Jan 19, 1999Fujitsu LimitedSemiconductor device and a semiconductor memory deviceUS5864506Jan 14, 1998Jan 26, 1999Cypress Semiconductor CorporationMemory having selectable output strengthUS5870347Mar 11, 1997Feb 9, 1999Micron Technology, Inc.Multi-bank memory input/output line selectionUS5872347Jun 24, 1997Feb 16, 1999Industrial Technology Research InstituteMethod and device for controlling discharging current slope of wire cut electrical discharge machineUS5872736Oct 28, 1996Feb 16, 1999Micron Technology, Inc.High speed input bufferUS5887150Jun 25, 1997Mar 23, 1999Adaptec, Inc.SCSI controller having output driver with slew rate controlUS5892981Oct 10, 1996Apr 6, 1999Hewlett-Packard CompanyMemory system and deviceUS5910920Dec 18, 1997Jun 8, 1999Micron Technology, Inc.High speed input bufferUS5920518Feb 11, 1997Jul 6, 1999Micron Technology, Inc.Synchronous clock generator including delay-locked loopUS5926034Aug 14, 1997Jul 20, 1999Micron Technology, Inc.Fuse option for multiple logic families on the same dieUS5926651Jul 28, 1995Jul 20, 1999Intel CorporationOutput buffer with current paths having different current carrying characteristics for providing programmable slew rate and signal strengthUS5935263Jul 1, 1997Aug 10, 1999Micron Technology, Inc.Method and apparatus for memory array compressed data testingUS5940608Feb 11, 1997Aug 17, 1999Micron Technology, Inc.Method and apparatus for generating an internal clock signal that is synchronized to an external clock signalUS5940609Aug 29, 1997Aug 17, 1999Micorn Technology, Inc.Synchronous clock generator including a false lock detectorUS5945819May 29, 1997Aug 31, 1999Sgs-Thomson Microelectronics S.R.L.Voltage regulator with fast responseUS5946244Mar 5, 1997Aug 31, 1999Micron Technology, Inc.Delay-locked loop with binary-coupled capacitorUS5946260Oct 7, 1998Aug 31, 1999Micron Technology, Inc.Method and system for storing and processing multiple memory addressesUS5949254Nov 26, 1996Sep 7, 1999Micron Technology, Inc.Adjustable output driver circuitUS5959481Feb 18, 1997Sep 28, 1999Rambus Inc.Bus driver circuit including a slew rate indicator circuit having a one shot circuitUS5959929Dec 29, 1997Sep 28, 1999Micron Technology, Inc.Method for writing to multiple banks of a memory deviceUS5963502Jul 9, 1998Oct 5, 1999Mitsubishi Denki Kabushiki KaishaClock-synchronous type semiconductor memory device capable of outputting read clock signal at correct timingUS5977797Dec 30, 1997Nov 2, 1999Lsi Logic CorporationMethod and apparatus for transferring data on a voltage biased data lineUS5986955Jan 19, 1999Nov 16, 1999Micron Technology , Inc.Method and apparatus for hiding data path equilibration timeUS5996043Jun 13, 1997Nov 30, 1999Micron Technology, Inc.Two step memory device command buffer apparatus and method and memory devices and computer systems using sameUS6000022Oct 10, 1997Dec 7, 1999Micron Technology, Inc.Method and apparatus for coupling signals between two circuits operating in different clock domainsUS6011732Aug 20, 1997Jan 4, 2000Micron Technology, Inc.Synchronous clock generator including a compound delay-locked loopUS6014759Jun 13, 1997Jan 11, 2000Micron Technology, Inc.Method and apparatus for transferring test data from a memory arrayUS6016282May 28, 1998Jan 18, 2000Micron Technology, Inc.Clock vernier adjustmentUS6026050Feb 10, 1999Feb 15, 2000Micron Technology, Inc.Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using sameUS6026051Mar 24, 1999Feb 15, 2000Micron Technology, Inc.Low skew differential receiver with disable featureUS6028451Dec 31, 1997Feb 22, 2000Intel CorporationMethod and apparatus for topology dependent slew rate controlUS6029250Sep 9, 1998Feb 22, 2000Micron Technology, Inc.Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using sameUS6029252Apr 17, 1998Feb 22, 2000Micron Technology, Inc.Method and apparatus for generating multi-phase clock signals, and circuitry, memory devices, and computer systems using sameUS6031787Nov 25, 1998Feb 29, 2000Micron ElectronicsApparatus for providing additional latency for synchronously accessed memoryUS6032220Jul 18, 1997Feb 29, 2000Micron Technology, Inc.Memory device with dual timing and signal latching controlUS6032274Jun 20, 1997Feb 29, 2000Micron Technology, Inc.Method and apparatus for compressed data testing of more than one memory arrayUS6034878Dec 16, 1997Mar 7, 2000Hitachi, Ltd.Source-clock-synchronized memory system and memory unitUS6047346Feb 2, 1998Apr 4, 2000Rambus Inc.System for adjusting slew rate on an output of a drive circuit by enabling a plurality of pre-drivers and a plurality of output driversUS6072747Aug 20, 1998Jun 6, 2000Samsung Electronics Co., Ltd.High-speed current setting systems and methods for integrated circuit output driversUS6087893Oct 23, 1997Jul 11, 2000Toshiba CorporationSemiconductor integrated circuit having suppressed leakage currentsUS6094075Aug 27, 1998Jul 25, 2000Rambus IncorporatedCurrent control techniqueUS6154821Mar 10, 1998Nov 28, 2000Rambus Inc.Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domainUS6294934Apr 26, 2000Sep 25, 2001Rambus Inc.Current control techniqueUS6298426Dec 31, 1997Oct 2, 2001Intel CorporationController configurable for use with multiple memory organizationsUS6321282Oct 19, 1999Nov 20, 2001Rambus Inc.Apparatus and method for topography dependent signalingUS6333639Jun 23, 2000Dec 25, 2001Micron Technology, Inc.Method and apparatus for independent output driver calibrationUS6442644Aug 10, 1998Aug 27, 2002Advanced Memory International, Inc.Memory system having synchronous-link DRAM (SLDRAM) devices and controllerUS6448813Mar 6, 2001Sep 10, 2002Rambus Inc.Output driver circuit with well-controlled output impedanceUS6449727May 7, 1999Sep 10, 2002Kabushiki Kaisha ToshibaHigh-speed data transfer synchronizing system and methodUS6462588Apr 3, 2000Oct 8, 2002Rambus, Inc.Asymmetry control for an output driverUS6462591Jun 14, 2001Oct 8, 2002Rambus Inc.Semiconductor memory device having a controlled output driver characteristicUS6463392Aug 16, 1999Oct 8, 2002Agilent Technologies, Inc.System and method for adjusting a sampling time in a logic analyzerUS6516365Jul 19, 2001Feb 4, 2003Rambus Inc.Apparatus and method for topography dependent signalingUS6542555May 10, 2001Apr 1, 2003Massachusetts Institute Of TechnologyDigital transmitter with equalizationUS6556052Sep 12, 2001Apr 29, 2003Rambus IncSemiconductor controller device having a controlled output driver characteristicUS6608507Aug 29, 2002Aug 19, 2003Rambus Inc.Memory system including a memory device having a controlled output driver characteristicUS6643787Oct 19, 1999Nov 4, 2003Rambus Inc.Bus system optimizationUS6661268Dec 11, 2001Dec 9, 2003Rambus Inc.Charge compensation control circuit and method for use with output driverUS6684263Feb 4, 2003Jan 27, 2004Rambus Inc.Apparatus and method for topography dependent signalingUS6782438Aug 31, 2000Aug 24, 2004Hewlett-Packard Development Company, L.P.IO speed and length programmable with bus populationUS6975160Dec 14, 2004Dec 13, 2005Rambus Inc.System including an integrated circuit memory device having an adjustable output voltage settingUS6995627Dec 20, 2002Feb 7, 2006Intel CorporationTransmitter equalization method and apparatusUS7024502Jan 22, 2004Apr 4, 2006Rambus Inc.Apparatus and method for topography dependent signalingUS7032057Dec 19, 2003Apr 18, 2006Rambus Inc.Integrated circuit with transmit phase adjustmentUS7032058Mar 4, 2005Apr 18, 2006Rambus Inc.Apparatus and method for topography dependent signalingUS7099404Feb 24, 2003Aug 29, 2006Massachusetts Institute Of TechnologyDigital transmitterUS7174400Jul 13, 2005Feb 6, 2007Rambus Inc.Integrated circuit device that stores a value representative of an equalization co-efficient settingUS7546390 *Oct 30, 2007Jun 9, 2009Rambus, Inc.Integrated circuit device and signaling method with topographic dependent equalization coefficientUS7580474Aug 31, 2006Aug 25, 2009Massachusetts Institute Of TechnologyDigital transmitterUS7602857Oct 13, 2009Massachusetts Institute Of TechnologyDigital transmitterUS7602858Aug 31, 2006Oct 13, 2009Massachusetts Institute Of TechnologyDigital transmitterUS7715494Aug 31, 2006May 11, 2010Massachusetts Institute Of TechnologyDigital transmitterUS8001305 *Jun 5, 2009Aug 16, 2011Rambus Inc.System and dynamic random access memory device having a receiverEP0463316A1Apr 25, 1991Jan 2, 1992International Business Machines CorporationSelf-adjusting impedance matching driverEP0482392A2Oct 2, 1991Apr 29, 1992Alcatel SEL AktiengesellschaftCircuit arrangement for providing an output current for a data driverEP0897154A2Aug 12, 1998Feb 17, 1999Compaq Computer CorporationMemory controller supporting dram circuits with different operating speedsWO1999003106A1Jul 2, 1998Jan 21, 1999Micron Technology IncMethod and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using sameWO1999007077A2Jul 31, 1998Feb 11, 1999Stanford Syncom IncMeans and method for a synchronous network communications systemWO2000028596A1Sep 23, 1999May 18, 2000Haneder Thomas PeterMemory cell arrangementWO2001028596A2Oct 19, 2000Apr 26, 2001Ruzek Ivo EdwardSuperabsorbent plexifibrils, fibrous sheets made out of them and process for their manufacturing* Cited by examinerNon-Patent CitationsReference1"400 Mb/s/pin SLDRAM" Draft/Advance, "4M x 18 SLDRAM, Pipelined, Eight Bank, 2.5V Operation." Rev. Jul. 9, 1998, pp. 1-69, Copyright 1998, SLDRAM Inc.2"Intel 430 TX PCISET:82439TX System Controller (MTXC)". Preliminary. Order No. 290559-001. Copyright Feb. 1997, Intel Corporation. 84 pages.3Allan, G., "DDR SDRAM/SGRAM: An Interpretation of the JEDEC Standard," MOSAID Technologies Inc., Sep. 25, 1998, 48 pages.4Armstrong, D. H., "Pitfalls in Testing Digital Devices," IEEE 1987 Custom Integrated Circuits Conference, pp. 573-578.5Biber, A. I. "The Design of an Application Specific Interface Driver for a High Capactive Load," Masters Thesis at the Massachusetts Inst. Of Technology, Dec. 1989, 67 pages.6Cox, D. T., et al., "VLSI Performance Compensation for Off-Chip Drivers and Clock Generation," IEEE 1989 Custom Integrated Circuits Conference, pp. 14.3.1-14.3.4.7Dally, W. J. et al., "Digital Systems Engineering", pp. 361-366 (1998).8Douseki, T., et al., "BiCMOS Circuit Technology for a High-Speed SRAM," IEEE Journal of Solid State Circuits, vol. 23, No. 1, Feb 1988, pp. 68-73.9EP Response dated Jul. 5, 2011 to the European Search Opinion dated Feb. 8, 2011 and to the Official Communication dated Mar. 14, 2011 re EP Application No. 10179814.8. 6 Pages.10European Patent Office Action for EP 00975263.5 dated Mar. 19, 2010, 1 pgs.11European Patent Office Brief Communication with Preliminary Opinion Examining Division dated Sep. 21, 2010 for European Application No. 07121085.0-2212, 2 pgs.12European Patent Office Communication dated Dec. 1, 2010 EP Application No. 05025388.9 in the Decision to refuse an EP Application, 9 pgs.13European Patent Office Communication dated May 17, 2010 for EP 00975263.5 regarding statement of grounds of Appeal filed by Micron on May 10, 2010, Appeal No. 70555/10-3501, 15 pgs.14European Patent Office Communication for EP 07121085.0-2212 mailed Sep. 24, 2010, 1 pg.15European Patent Office Communication for EP 10180625.5 extended European Search Report dated Dec. 14, 2010, 5 pgs.16European Patent Office Extended Search Report for EP 10179814.8 dated Feb. 8, 2011, 5 pgs.17European Patent Office Response to Official Action for EP 10180625.5 dated Jun. 15, 2011, 17 pgs.18European Patent Office Summons to Attend Oral Proceedings for EP 05025388.9-2212 dated Mar. 9, 2010, 4 pgs.19European Patent Office Summons to Attend Oral Proceedings for EP 07121085.0 dated Mar. 8, 2010, 4 pgs.20European Provision of the Minutes of the Oral Proceedings before the Opposition Division with mail date of Dec. 30, 2009, EP Application 00975263.5 with opponent Micron Europe Ltd. includes The Interlocutory Decision in Opposition Proceedings and Documents for the Maintenance of the Patents as Ameneded, listed under Annex to the Minutes, 59 pgs.21Gabara, T. J., et al., "Digitally Adjustable Resistors in CMOS for High-Performance Applications", IEEE Journal of Solid State Circuits, IEEE Inc. New York, US, vol. 27, No. 8, Aug. 1, 1992, pp. 1176-1185, XP000309397 ISSN: 0018-9200.22Gillingham, P. et al, "SLDRAM: High Performance Open-Standard Memory," IEEE Micro, Nov./Dec. 1997, pp. 29-39, vol. 17, No. 6, Institute of Electrical and Electronics Engineers, Inc., Los Alamitos, California.23Gillingham, P., "SLDRAM Architectural and Functional Overview," SLDRAM Consortium, SLDRAM Inc., pp. 1-14 (Aug. 29, 1997).24Horowitz, Mark, U.S. Appl. No. 12/479,679, filed Jun. 5, 2009, Notice of Allowance and Fee(s) Due with mail date of Apr. 11, 2011. 10 Pages.25Horowitz, Mark, U.S. Appl. No. 12/479,679, filed Jun. 5, 2009, Notice of Allowance and Fee(s) Due with mail date of Jan. 20, 2011. 13 Pages.26IBM Application Note, "DDR SDRAM Module Serial Presence Detect Definitions," Oct. 1999, 34 pages.27IBM Corporation, "Driver with Noise-Dependent Switching Speed Control," IBM Technical Disclosure Bulletin, vol. 29, No. 3, Aug. 1986, pp. 1243-1244.28IBM Corporation, 2000, 184 Pin DIMM Updates/Ramifications for Unbuffered and Registered DDR DEVIMs, 13 pages.29IBM, ApplicationNote, "DDR SDRAM Module Serial Presence Detect Definitions," Oct. 1999, 1-34 pgs.30IBM, Micron Technology and Reliance Computer Corporation, (Prepared by) DDR SDRAM Registered DIMM Design Specification Revision 0.6 Nov. 1999, 58 pages.31Intel, (1998), "Intel.RTM. 440BX AGPset: 82443BX Host Bridge/Controller:Datasheet," TOC: pp. 1-1 to 5-9.; pp. 2-4, 3-25 to 3-27, 4-19 to 4-20.32Johnson, C. D. et al., "Highly Accurate Resistance Deviation to Frequency Converter with Programmable Sensitivity and Resolution," IEEE vol. IM-35, No. 2, Jun 1986, 4 pages.33Knight, T. F. Jr., "A Self-Terminating Low-Voltage Swimming CMOS Output Driver." IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988. pgs. 457-464.34Leung, K., "Controlled Slew Rate output Buffer," IEEE 1988 Custom Integrated Circuits Conference, 1988, pp. 5.5.1-5.5.4.35Mathews, J. W. et al., "Power Supply Voltages for Future VLSI," IEEE 1986 Custom Integrated Circuits Conference, pp. 149-152.36Minutes of Meeting No. 33 JC-16 Committee on Voltage Level and Interface, Mar. 2, 1999, Las Vegas, Nevada, 11 pages.37Nakase, Y., et al., "Source-Synchronization and Timing Vernier Techniques for 1.2-GB/s SLDRAM Interface," IEEE Journal of Solid-State Circuits, vol. 34, No. 4, pp. 494-501. Apr. 1999.38Notice of Opposition to European Patent No. 1151387, Filed by Micron Europe Ltd., on Jun. 19, 2008.39Oshima, Y., et al., "High-Speed Memory Architecture for multimedia Applications," IEEE, Circuits & Devices, Jan. 1997, pp. 8-13.40Paris L., et al., "WP 24.3: A 800 MB/s 72 Mb SLDRAM with Digitally-Calibrated DLL", ISSCC, 0-7803-5129-0/99, 10 pages. Slide Supplement, IEEE, 1999.41Poulton, J., "Signaling in High Performance Memory Systems", IEEE Solid State Circuits Conference, slides 1-59 on 30 pages (Feb. 1999).42Preliminary publication of JEDEC Semiconductor Memory Standards, JEDEC 64 MEG: x4, x8, x16 DDR SDRAM, JEDEC, Aug. 1999, 73 pages.43Rambus Inc., "RDRAM Annotated Specification 4.1.2," 1997.44Rambus Inc.,"16/18Mbit (2Mx8/9) & 64/72 Mbit (8Mx8/9) Concurrent RDRAM-Advance Information," Data Sheet, Jul. 1996, 61 pages.45Rambus Inc.,"16/18Mbit (2Mx8/9) & 64/72 Mbit (8Mx8/9) Concurrent RDRAM—Advance Information," Data Sheet, Jul. 1996, 61 pages.46Rambus, Inc., "8/9-Mbit (1Mx8/9) & 16/18Mbit (2Mx8/9) RDRAM-Preliminary Information," Rambus Inc. Data Sheet, Mar. 1, 1996, 30 pages.47Rambus, Inc., "8/9-Mbit (1Mx8/9) & 16/18Mbit (2Mx8/9) RDRAM—Preliminary Information," Rambus Inc. Data Sheet, Mar. 1, 1996, 30 pages.48Raver, N., "Open-Loop Gain Limitations for Push-Pull Off-chip Drivers,"IEEE Journal of Solid-State Circuits, vol. SC-22, No. 2, Apr. 1987, pp. 145-150.49Response to the Official Communication of Mar. 8, 2010 (summons to attend oral proceedings), dated Aug. 27, 2010, includes Summons to Attend Oral Proceedings, New claims 1-18 (with highlighted amendments), and New claims 1-18 (clear copy), in EP Application 07121085.0-2212, 12 pgs.50Response to the Official Communication of Sep. 21, 2010, dated Sep. 22, 2010 in EP Application No. 07121085.0-2212 (includes Amendments), 12 pgs.51Response to the Summons to Attend Oral Proceedings, Official Communication of Mar. 9, 2010, dated Aug. 27, 2010, includes Summons to Attend Oral Proceedings, New Claims 1-10, in EP Application No. 0502538 8.9-2212, 19 pgs.52Reynolds, C.B., "Analysis and Guidelines for High-Speed VLSI System Interconnections," IEEE 1988 Custom Integrated Circuits Conference, pp. 23.5.1-23.5.4.53Rhoden, "Platform 99 Standard DRAM Futures and DDR Infrastructures," Advanced Memory International, Inc., Jul. 21 & 22, 1999, 49 pgs.54Rhoden, Desi, Advanced Memory International, Inc., "Platform99, Standard DRAM Futures and DDR Infrastructures," Jul. 21 & 22, 1999. 48 pages.55Sasaki, et al., "Automated Measurement System for 1-Omega Standard Resistors Using a Modified Wheatstone Bridge," IEEE Transactions on Instrumentation and Measurement, vol. 4, No. 2, Apr. 1991, p. 274=277.56Sasaki, et al., "Automated Measurement System for 1-Ω Standard Resistors Using a Modified Wheatstone Bridge," IEEE Transactions on Instrumentation and Measurement, vol. 4, No. 2, Apr. 1991, p. 274=277.57Sasaki, H. et al, "High-Precision Automated Resistance Measurement Using a Modified Wheatstone Bridge," CPEM '88 Digest, Japan, 1988, 1 page.58Sasaki, H. et al., "Measurement of the Pressure Dependence of Standard Resistors Using a Modified Wheatstone Bridge," Trans. IEE of Japan, vol. 109, No. 1/2, Jan./Feb. 1989, 6 pages.59Sasaki, H., et al., "A Modified Wheatstone Bridge for High-Precision Automated Resistance Measurement," IEEE Trans. On Instr. And Measurement, vol. 26, No. 2, Dec. 1987, pp. 947-949.60Senbon, T. et al., Instrumentation Systems: Fundamentals and Applications, Chapter 3: Detection and Covnersion of Industrial Variables: 1991, 11 pages.61Song, B., et al., "NRZ Timing Recovery Technique for Band-Limited Channels," IEEE Journal of Solid-State Circuits, vol. 32, No. 4, pp. 514-520 (Apr. 1997).62Submission to European Patent Office dated Aug. 26, 2010 in Patent Application No. 00975263.2-2212 (includes the Main Request as well as Auxiliary Requests I-IV, Annexes 1-3, and Excerpts from Betty Prince's "High Performance Memories," John Wiley & Sons, 1996, pg. 11), 82 pgs.63Ware, F. A., Rambus, Inc., "Direct RDRAM 256/288-Mbit (512Kx16/18x32s) Data Sheet", Preliminary Information, Document DL0060 Version 0.90, 1999, pp. 1-66.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8775705 *Mar 29, 2013Jul 8, 2014Rambus Inc.Chip having register to store value that represents adjustment to reference voltageUS9110828Jul 1, 2014Aug 18, 2015Rambus Inc.Chip having register to store value that represents adjustment to reference voltageUS9135186Apr 10, 2015Sep 15, 2015Rambus Inc.Chip having port to receive value that represents adjustment to output driver parameterUS9135967Apr 10, 2015Sep 15, 2015Rambus Inc.Chip having register to store value that represents adjustment to output drive strengthUS9152581Apr 14, 2015Oct 6, 2015Rambus Inc.Chip storing a value that represents adjustment to output drive strengthUS20130227214 *Mar 29, 2013Aug 29, 2013Mark A. HorowitzChip Having Register to Store Value that Represents Adjustment to Reference Voltage* Cited by examinerClassifications U.S. Classification710/104, 365/189.05, 710/16, 710/305International ClassificationG06F13/00, H03K19/003, H03K19/0185, G06F13/40Cooperative ClassificationG06F13/102, G06F12/1081, G06F3/061, G06F13/1689, G06F3/0611, G11C7/1072, G06F3/0661, G06F3/0679, G06F3/0658, G06F2206/1014, G06F3/0619, G06F3/0688, G11C16/32, G06F13/364, H03K19/018585, H03K19/00384, G11C7/222, G11C7/22, G11C7/1048, G11C5/063, G11C5/04, G06F13/4234, G06F13/4086, G06F13/4072, G11C19/00European ClassificationG11C7/22A, G11C7/10P, G11C5/06H, G06F13/42C3, G11C5/04, H03K19/0185P, G06F13/40E2T, H03K19/003K4, G06F13/40E2BLegal EventsDateCodeEventDescriptionApr 16, 2015ASAssignmentOwner name: RAMBUS INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HOROWITZ, MARK A.;BARTH, RICHARD M.;HAMPEL, CRAIG E.;ANDOTHERS;SIGNING DATES FROM 19991119 TO 19991203;REEL/FRAME:035424/0548Jan 4, 2016FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services