Source: https://patents.google.com/patent/EP0696853A2/en
Timestamp: 2018-06-21 03:09:01
Document Index: 515477588

Matched Legal Cases: ['art:\n1', 'Application No. 05126682', 'Application No. 05200055', 'Application No. 06051246', 'Application No. 06134940', 'Application No. 06165883']

EP0696853A2 - Signal receiving apparatus - Google Patents
EP0696853A2
EP0696853A2 EP19950304865 EP95304865A EP0696853A2 EP 0696853 A2 EP0696853 A2 EP 0696853A2 EP 19950304865 EP19950304865 EP 19950304865 EP 95304865 A EP95304865 A EP 95304865A EP 0696853 A2 EP0696853 A2 EP 0696853A2
EP19950304865
EP0696853B1 (en )
EP0696853A3 (en )
Minobu C/O Sony Corporation Hayashi
In a communication system, isochronous data can be continuously received without any interruption, and also asynchronous data irregularly transmitted can be received in a signal receiving apparatus. The signal receiving apparatus is arranged by comprising isochronous data being regularly transmitted; asynchronous data being irregularly transmitted; a common bus for transferring the isochronous data and the asynchronous data thereon; and temporary storage means for writing therein the received isochronous data and the received asynchronous data, respectively.
The present invention relates to a signal receiving apparatus employed in a data communication system for performing a data communication among a plurality of electronic appliances mutually connected via a communication control bus. In this signal receiving apparatus, isochronous data irregularly received is transferred to a data processing unit without losing the isochronous data while synchronous data continuously received every predetermined time period is not interruptedly transferred to the data processing unit.
A communication system is conceivable such that a plurality of electronic appliances (will be simply referred to an "appliance" hereinafter) are connected by a communication control bus such as the P1394 serial bus on which a control signal and an information signal can be handled in a mixture manner, and then the information signal and the control signal are communicated.
It should be noted that a detailed description about the P1394 serial bus involving the node ID allocation sequence is opened as "IEEE P1394 Serial Bus Specification," issued on October 14, 1993.
Six Patent Applications have been filed by the Applicant as the related art:
1. EPO Patent Laid-open No. 0614297
2. Japanese Patent Application No. 05126682
3. Japanese Patent Application No. 05200055
4. Japanese Patent Application No. 06051246
5. Japanese Patent Application No. 06134940
6. Japanese patent Application No. 06165883
These six patent applications have been filed as U.S. corresponding patent applications.
In Fig. 2, there is shown an example of such a communication system. This communication system is comprised of appliances A, B, C, D and E. Then, twist-paired cables of the P1394 serial bus are employed so as to connect the appliances between A and B; A and C; C and D; and C and E. These appliances are for instance, a digital VTR, a tuner, a monitor, a personal computer and so on. Since each of these appliances owns the function to relay an information signal and a control signal, which are inputted from the twist-paired cables, this system is equal to such a system that the respective appliances are connected to a common P1394 serial bus.
As represented in Fig. 3, the data transmission among the appliances A to E which commonly share the bus is carried out in the time division multiplex every predetermined communication cycle (for example, 125 µsec). The communication cycle on the bus is managed by that a so-termed "cycle master", e.g., the appliance A transfers an isochronous packet (cycle start packet) indicative of starting of the communication cycle to other appliances on the bus. Then, as a result, the data transmission in this communication cycle is commenced.
As a format of data transmitted within one communication cycle, there are two sorts of data, namely, isochronous data such as video data and audio data, and asynchronous data such as an operation command of an appliance. Then, a packet of isochronous data (will be referred to a "isochronous packet" hereinafter) is transmitted with priority, with respect to a packet of asynchronous data (will be referred to an "asynchronous packet" hereinafter).
A plurality of isochronous packets may be discriminated from each other by attaching channel numbers 1, 2, 3, ..., to the respective isochronous packets. A time period defined after all of the appliances which want to transmit the isochronous packets have transmitted the isochronous packets, and until the next cycle start packet, is used to transmit the asynchronous packet. It should be noted that Fig. 3 represents only one isochronous packet within 1 communication cycle.
An isochronous packet is continuously transmitted in every communication cycle until a transmission appliance has completed transmission of data to be transmitted. On the other hand, an asynchronous packet is solely transmitted if required. There is no problem, even when an asynchronous packet could not be transmitted in a certain communication cycle, when the asynchronous packet can be transmitted within a predetermined time period. To the contrary, an isochronous packet should be transmitted within every communication cycle.
Each of the appliances connected to the bus identifies the isochronous data directed thereto from the channel numbers written into the isochronous packet, and also identifies the asynchronous data directed thereto from the node IDs (namely, physical addresses of respective appliances, to which the node IDs are automatically allocated based on connecting relationship when respective appliances are connected to P1394 serial bus) written into the asynchronous packet.
Fig. 4 is a block diagram for indicating an arrangement of a data receiving portion of an appliance employed in a communication system. As previously explained, a receiving appliance 11 and a transmitting appliance 12 are a digital VTR, a monitor, a personal computer and so on. More than one input/output port (not shown) of the respective appliances is connected with each other via two sets of communication cables (twisted-pair cables) 13 used to input/output data. It should be noted that although one appliance employed in the communication system receives the data from the other appliance, as shown in Fig. 4, there are other cases. For instance, either in the appliance A, or the appliance C of Fig. 2, one appliance receives the data from more than two other appliances within the same communication cycle, or transmits/receives the data to/from them.
The data transmitted from the transmitting appliance 12 is inputted via the communication cables 13 to a receiver 14 of the receiving appliance 11. To the receiver 14, a GRF state signal "d" is entered from a general receive FIFO (will be simply referred to a "GRF" hereinafter). Then, the receiver 14 can write a reception signal "c" into the GRF 15 unless this GRF state signal "d" is equal to "Full".
The receiver 14 identifies whether the packet of the reception signal "c" corresponds to the isochronous packet, or the asynchronous packet based upon the header of this packet. Then, when the reception signal "c" corresponds to the asynchronous packet and this asynchronous packet can be written into the GRF 15, the receiver 14 returns "OK Ack (Acknowledge; positive response)" indicative of reception OK to the transmitting appliance 12. When since the GRF state signal "d" is "Full", the received asynchronous data cannot be written into the GRF 15, the receiver 14 returns "Busy Ack" to the transmitting appliance 12. The transmitting appliance 12 to which "Busy Ack" has been returned tries to again transmit the same asynchronous packet within a time period during which the defined condition is satisfied.
On the other hand, in the case that the reception signal "c" is the isochronous packet, the reception signal "c" is written into the GRF 15 when the GRF state signal "d" is not "Full", whereas the reception signal "c" is discarded when the GRF state signal "d" is "Full".
The packets which have been written into the GRF 15 are successively read by a separator 16 in the order of the packet writing order, and are separated into the isochronous data "a" and the asynchronous data "b" based on the headers of the packets. Thus, the isochronous data "a" is inputted into an isochronous data processing block 17, and the asynchronous data "b" is entered into an asynchronous data processing block 18.
In the arrangement as shown in Fig. 4, even when the buffer memory having the sufficient memory capacity to the communication amount of the isochronous data is provided with the isochronous data processing block 17, and the buffer memory having the memory capacity corresponding to several asynchronous data packets is provided with the asynchronous data processing block 18, however, there is a problem. That is, when the reading speed of the asynchronous data packet is delayed as compared with the communication cycle, if the asynchronous data successively arrive, then the GRF 15 also becomes "Full" after the buffer memory employed in the asynchronous type data processing block 18 is brought into overflow conditions.
Under such a circumstance, when the received packet is the asynchronous packet, "Busy Ack" is returned to the transmitting appliance 12, and when the received packet is the isochronous packet, this isochronous packet is discarded.
As explained before, as to the asynchronous packet, the transmitting appliance 12 retransmits this asynchronous packet and the receiving appliance 11 again can receive it. However, the isochronous packet must be continuously received. However, since only one GRF 15 is provided with the receive buffer, there is only one sort of Full flag as to the isochronous data and the asynchronous data.
Thus, in order not to discard the isochronous data, if the Full flag is neglected and the isochronous packet is continuously written into the GRF 15, when the GRF 15 is under "Full" condition, this isochronous packet would be overwritten to the asynchronous data.
When doing so, since the "OK Ack" has been returned when the asynchronous packet is written into the GRF 15, the transmitting appliance 12 judges that the data packet could be received under normal condition, and therefore does not retransmit the data packet. Accordingly, this asynchronous packet will be lost.
The present invention has been made to solve such problems, and has an object to provide a signal receiving apparatus having a buffer with a minimum buffer size, capable of receiving an isochronous packet without any interruption and also of receiving an asynchronous packet without any loss.
To solve the above-described problem, the present invention is directed to a signal receiving apparatus such that in a communication system wherein both of isochronous data regularly transmitted and asynchronous data irregularly transmitted are transmitted via a common bus, the received isochronous data and asynchronous data are written into temporary storage means different from each other.
In this communication system, the isochronous data and the asynchronous data are transmitted within the same cycle having a constant time period in the time division manner. Then, when the asynchronous data is received and this asynchronous data can be written into the temporary storage means, the reception acknowledge signal is sent out to the appliance on the transmitter end.
The isochronous data is, for instance, control data of a video appliance.
In accordance with the present invention, since there are provided the temporary storage means for the isochronous data and also the temporary storage means for the asynchronous data, it is possible to avoid that the isochronous data is lost because the temporary storage means is fully filled with the asynchronous data.
As previously explained, in accordance with the present invention, since the temporary storage means for storing the data packets sent from the receiver are separately provided with respect to the isochronous data and the asynchronous data, interruptions of receiving the isochronous data can be prevented and also the asynchronous data can be received without any loss without increasing the memory capacity of the overall temporary storage means.
Fig. 1 is a schematic block diagram for showing a data receiving portion of a signal receiving apparatus according to an embodiment of the present invention;
Fig. 2 schematically illustrates an example of the communication system with employment of the P1394 serial bus;
Fig. 3 schematically represents an example of the communication cycle in the communication system with employment of the P1394 serial bus; and
Fig. 4 is a schematic block diagram for showing the conventional data receiving portion of the electronic appliance employed in the communication system.
Referring now to drawings, a signal receiving apparatus according to the present invention will be described.
Fig. 1 is a schematic block diagram for representing a data receiving portion of a signal receiving apparatus according to an embodiment of the present invention.
In Fig. 1, data transmitted from a transmitting appliance 2 is entered via a communication cable 3 to a receiver 4 of a receiving apparatus 1. When a received asynchronous packet corresponds to a packet directed to the receiver 1, namely when a destination address of a header of the packet received by the receiver 4 corresponds to a node ID of the own appliance, the receiving appliance 1 sends the asynchronous packet to a separator 5. Also when a channel number allocated to the own appliance and the transmitting appliance 2 for the communication purpose is written in the received isochronous packet, this received isochronous packet is sent to the separator 5.
The separator 5 discriminates the isochronous packet from the asynchronous packet based on a packet identification code written into the header of the packet. Then, when an IRF state signal "f" entered from an Isochronous Receive FIFO (simply referred to an "IRF" hereinafter) 6 is not "Full", an isochronous packet "e" is written into the IRF 6.
Also, when an ARF state signal "h" entered from a Asynchronous Receive FIFO (simply referred to an "ARF" hereinafter) 7 is not "Full", an asynchronous packet "g" is written into the ARF 7, and then such a fact that the asynchronous packet "g" has been written into the ARF 7 is notified to the receiver 4. Upon receipt of this notification, the receiver 4 returns "OK Ack" to the transmitting appliance 2.
On the other hand, when the ARF state signal "h" is "Full", the asynchronous packet "g" is not written into the ARF 7 but is discarded, and such a fact that this asynchronous packet "g" has been discarded is notified to the receiver 4. Upon receipt of this notification, the receiver 4 returns "Busy Ack" to the transmitting appliance 2. As previously explained, even if the asynchronous packet is not written into the ARF 7 but is discarded, when the appliance which has transmitted this asynchronous packet receives "Busy Ack", this appliance can recognize that although this asynchronous packet has arrived at the destination appliance, this destination appliance could not receive this asynchronous packet due to Busy state. Then, since the asynchronous packet can be retransmitted from this appliance, this asynchronous packet is not lost.
The isochronous packet "e" written into the IRF 6 is read out by an isochronous data processing block 8 in the packet writing order, and a predetermined process is carried out thereto. Similarly, the asynchronous packet "g" written into the ARF 7 is read out by an asynchronous data processing block 8 in the packet writing order, and a predetermined process is carried out thereto.
When the isochronous data "a" and the asynchronous data "b" are read out from the IRF 6 and the AFR 7, since the storage capacities of these FIFOs are empty, the isochronous packet "e" and the asynchronous packet "g" can be written therein.
As a consequence, as to the data length of the isochronous packet and the number of received isochronous packet within the communication cycle, and also the read/write timings to the FIFOs, the capacities of the FIFOs in the IRF 6 are properly set in such a way that the IRF 6 is not "Full" during the normal condition, so that the asynchronous data can be received without losing the isochronous data.
A signal receiving apparatus for receiving a signal transmitted from a transmitting apparatus, comprising:
isochronous data being regularly transmitted;
asynchronous data being irregularly transmitted;
a common bus for transferring said isochronous data and said asynchronous data thereon; and
temporary storage means for writing therein the received isochronous data and the received asynchronous data, respectively.
A signal receiving apparatus as claimed in claim 1 wherein:
both of the isochronous data and the asynchronous data are transmitted within the same cycle of a predetermined time period in a time division manner.
A signal receiving apparatus as claimed in claim 1 or 2 wherein:
in the case that when the asynchronous data is received, said asynchronous data can be written into the temporary storage means, a reception notification signal is returned to an electronic appliance on a transmitter side.
A signal receiving apparatus as claimed in claim 1, 2 or 3 wherein:
the isochronous data is video data, and the asynchronous data is control data of a video appliance.
A signal receiving apparatus as claimed in any preceding claim, further comprising:
a separator for separating a signal and separating said isochronous data and said asynchronous data, which are directed to said temporary storage means.
A signal receiving apparatus as claimed in any preceding claim wherein:
said isochronous data and said asynchronous data are packet signals.
EP19950304865 1994-07-15 1995-07-12 Signal receiving apparatus Expired - Lifetime EP0696853B1 (en)
JP18628594 1994-07-15
JP18628594A JP3458469B2 (en) 1994-07-15 1994-07-15 Signal receiving apparatus and communication method
JP186285/94 1994-07-15
EP0696853A2 true true EP0696853A2 (en) 1996-02-14
EP0696853A3 true EP0696853A3 (en) 1998-01-21
EP0696853B1 EP0696853B1 (en) 2005-03-23
ID=16185637
EP19950304865 Expired - Lifetime EP0696853B1 (en) 1994-07-15 1995-07-12 Signal receiving apparatus
US (2) US5640392A (en)
EP (1) EP0696853B1 (en)
JP (1) JP3458469B2 (en)
KR (1) KR100373283B1 (en)
CN (1) CN1085921C (en)
DE (2) DE69534094D1 (en)
EP0835029A2 (en) * 1996-10-01 1998-04-08 Sony Corporation Data transfer and reception
FR2762172A1 (en) * 1997-04-01 1998-10-16 Sony Corp Signal processing circuit receiving packet data from application side for transfer to serial bus
WO1998047271A1 (en) * 1997-04-15 1998-10-22 Sony Electronics, Inc. Protocol processor for manipulating a stream of data
EP0935370A1 (en) * 1997-12-10 1999-08-11 Sony Corporation Electronic apparatus and data communication method
WO2001029679A1 (en) * 1999-10-21 2001-04-26 Sony Electronics Inc. A multi-protocol media storage device implementing protocols optimized for storing and retrieving both asynchronous and isochronous data
EP1124377A2 (en) * 1999-12-28 2001-08-16 Matsushita Electric Industrial Co., Ltd. System, method and apparatus for data transmission
EP1178395A2 (en) 2000-07-31 2002-02-06 Texas Instruments Incorporated Apparatus and method for communicating a multiword digital message with an isochronous-signal processor
DE69636099T2 (en) * 1996-09-06 2006-11-23 Samsung Electronics Co., Ltd., Suwon Apparatus and method for converting data transfer rate for digital audio and video data
JPH10229410A (en) * 1997-02-14 1998-08-25 Canon Inc Data processor, electronic device, and communication system
US6148357A (en) * 1998-06-17 2000-11-14 Advanced Micro Devices, Inc. Integrated CPU and memory controller utilizing a communication link having isochronous and asynchronous priority modes
US6199132B1 (en) 1998-06-17 2001-03-06 Advanced Micro Devices, Inc. Communication link with isochronous and asynchronous priority modes
US6336179B1 (en) 1998-08-21 2002-01-01 Advanced Micro Devices, Inc. Dynamic scheduling mechanism for an asynchronous/isochronous integrated circuit interconnect bus
KR100362474B1 (en) * 1998-10-21 2006-03-27 삼성전자 주식회사 Ahyiyi 1394 interface device two hundred twenty-two full duplex communication function implemented
KR100712566B1 (en) * 1999-03-25 2007-05-02 톰슨 라이센싱 Method for the management of data received via a data bus, and apparatus for carrying out the method
JP4269437B2 (en) 1999-10-12 2009-05-27 住友化学株式会社 Method for producing a methacrylic acid
DE19959705B4 (en) * 1999-12-10 2006-05-18 Tenovis Gmbh & Co. Kg A method of transmitting data, and switching means
US6578109B1 (en) * 2000-06-29 2003-06-10 Sony Corporation System and method for effectively implementing isochronous processor cache
US20060227809A1 (en) * 2005-03-23 2006-10-12 Miller Rodney D System and method for base band-directional communication protocol for time-division multiplexing graphic data applications
JP4659871B2 (en) * 2008-11-07 2011-03-30 富士通株式会社 Data processing method
WO1986003640A1 (en) * 1984-12-10 1986-06-19 Beale International Technology Limited Communication system and method
EP0462349A1 (en) * 1990-06-21 1991-12-27 International Business Machines Corporation Broadband ring communication system and access control method
EP0835029A3 (en) * 1996-10-01 2001-02-07 Sony Corporation Data transfer and reception
NL1008768C2 (en) * 1997-04-01 2000-02-23 Sony Corp Signal processing circuit.
US6360287B1 (en) 1997-12-10 2002-03-19 Sony Corporation Method and apparatus for asynchronous communication over a standard data bus using a plurality of data descriptors having still image data written therein
EP1124377A3 (en) * 1999-12-28 2005-08-24 Matsushita Electric Industrial Co., Ltd. System, method and apparatus for data transmission
US6961345B2 (en) 1999-12-28 2005-11-01 Matsushita Electric Industrial Co., Ltd. System, method and apparatus for data transmission
EP1178395A3 (en) * 2000-07-31 2009-05-20 Texas Instruments Incorporated Apparatus and method for communicating a multiword digital message with an isochronous-signal processor
CN1085921C (en) 2002-05-29 grant
DE69534094D1 (en) 2005-04-28 grant
JPH0832644A (en) 1996-02-02 application
US5802059A (en) 1998-09-01 grant
DE69534094T2 (en) 2006-02-09 grant
CN1120769A (en) 1996-04-17 application
KR100373283B1 (en) 2003-05-01 grant
US5640392A (en) 1997-06-17 grant
EP0696853B1 (en) 2005-03-23 grant
JP3458469B2 (en) 2003-10-20 grant
EP0696853A3 (en) 1998-01-21 application
US4609920A (en) 1986-09-02 Method of and device for allocating a token to stations of a communication network having at least two logic loops for the circulation of the token, each loop having an assigned priority
US5550978A (en) 1996-08-27 Multiprocessor system having switches for routing cells in parallel among processors by splitting data into blocks having numbers of cells equals to proccessor bus width
Kunzman et al. 1995 1394 high performance serial bus: The digital interface for ATV
Ipc: 7H 04B 1/20 A
Ref document number: 69534094
2015-07-12 REG Reference to a national code
Expiry date: 20150711