Source: http://www.google.com/patents/US8127112?dq=6,891,551
Timestamp: 2017-07-26 03:38:37
Document Index: 169745260

Matched Legal Cases: ['Application No. 02808124', 'Application No. 02808124', 'Application No. 02808124', 'Application No. 02808124', 'Application No. 0203632', 'Application No. 0203632', 'Application No. 0203634', 'Application No. 0203632', 'Application No. 0203632', 'Application No. 0203634', 'Application No. 0203632', 'Application No. 0203632', 'Application No. 0203632', 'Application No. 0203632', 'Application No. 0203634', 'Application No. 0203634']

Patent US8127112 - SIMD array operable to process different respective packet protocols ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA data processing architecture includes an input device that receives an incoming stream of data packets. A plurality of processing elements are operable to process data received from the input device. The input device is operable to distribute data packets in whole or in part to the processing elements...http://www.google.com/patents/US8127112?utm_source=gb-gplus-sharePatent US8127112 - SIMD array operable to process different respective packet protocols simultaneously while executing a single common instruction streamAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS8127112 B2Publication typeGrantApplication numberUS 12/965,673Publication dateFeb 28, 2012Filing dateDec 10, 2010Priority dateFeb 14, 2001Fee statusPaidAlso published asCN1504035A, CN1613041A, CN100367730C, US7290162, US7818541, US7856543, US7917727, US8200686, US20020159466, US20020161926, US20030041163, US20040114609, US20040130367, US20050242976, US20050243827, US20070217453, US20070220232, US20110083000, WO2002065259A1, WO2002065700A2, WO2002065700A3Publication number12965673, 965673, US 8127112 B2, US 8127112B2, US-B2-8127112, US8127112 B2, US8127112B2InventorsJohn Rhoades, Ken Cameron, Paul Winser, Ray McConnell, Gordon Faulds, Simon McIntosh-Smith, Anthony Spencer, Jeff Bond, Matthias Dejaegher, Danny Halamish, Gajinder PanesarOriginal AssigneeRambus Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (133), Non-Patent Citations (121), Referenced by (12), Classifications (23), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetSIMD array operable to process different respective packet protocols simultaneously while executing a single common instruction stream
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4628481Dec 6, 1984Dec 9, 1986International Computers LimitedData processing apparatusUS4755986 *Sep 11, 1986Jul 5, 1988Nec CorporationPacket switching systemUS4850027Feb 5, 1988Jul 18, 1989International Business Machines CorporationConfigurable parallel pipeline image processing systemUS4860191Aug 8, 1986Aug 22, 1989Nec CorporationCoprocessor with dataflow circuitry controlling sequencing to execution unit of data received in tokens from master processorUS4876641Jul 31, 1987Oct 24, 1989Active Memory Technology Ltd.Vlsi data processor containing an array of ICs, each of which is comprised primarily of an array of processingUS4899216Aug 26, 1987Feb 6, 1990Fuji Photo Film Co., Ltd.Method of and apparatus for processing an image with gradation correction of video signalUS4922487Dec 16, 1988May 1, 1990Alcatel N.V.Packet-switching facilitiesUS5021947Jan 30, 1990Jun 4, 1991Hughes Aircraft CompanyData-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and data processingUS5021950Dec 12, 1985Jun 4, 1991Kabushiki Kaisha ToshibaMultiprocessor system with standby functionUS5121198Jun 28, 1990Jun 9, 1992Eastman Kodak CompanyMethod of setting the contrast of a color video picture in a computer controlled photographic film analyzing systemUS5122679Oct 13, 1989Jun 16, 1992Hitachi, Ltd.Integrated logic circuit with clock skew adjustersUS5155484Sep 13, 1991Oct 13, 1992Salient Software, Inc.Fast data compressor with direct lookup table indexing into history bufferUS5218709Dec 28, 1989Jun 8, 1993The United States Of America As Represented By The Administrator Of The National Aeronautics And Space AdministrationSpecial purpose parallel computer architecture for real-time control and simulation in robotic applicationsUS5224100May 9, 1991Jun 29, 1993David Sarnoff Research Center, Inc.Routing technique for a hierarchical interprocessor-communication network between massively-parallel processorsUS5325493Mar 30, 1993Jun 28, 1994Hewlett-Packard CompanySystem for distributing command/data packets tagged by their unit identifier for parallel processing by a ready processing unit and recombinationUS5327159Sep 3, 1993Jul 5, 1994Texas Instruments IncorporatedPacked bus selection of multiple pixel depths in palette devices, systems and methodsUS5371896May 17, 1993Dec 6, 1994Texas Instruments IncorporatedMulti-processor having control over synchronization of processors in mind mode and method of operationUS5398262Feb 22, 1993Mar 14, 1995Intel CorporationSkew-free clock signal distribution network in a microprocessor of a computer systemUS5404550Jul 25, 1991Apr 4, 1995Tandem Computers IncorporatedMethod and apparatus for executing tasks by following a linked list of memory packetsUS5418970Feb 22, 1990May 23, 1995Massachusetts Institute Of TechnologyParallel processing system with processor array with processing elements addressing associated memories using host supplied address value and base register contentUS5420858 *May 5, 1993May 30, 1995Synoptics Communications, Inc.Method and apparatus for communications from a non-ATM communication medium to an ATM communication mediumUS5428812Jun 24, 1994Jun 27, 1995Sharp Kabushiki KaishaData driven processors system for adaptively configuring width of the destination field based on the number of detected information processorsUS5440550 *Jul 1, 1992Aug 8, 1995Telstra Corporation LimitedHigh speed switching architectureUS5463732May 13, 1994Oct 31, 1995David Sarnoff Research Center, Inc.Method and apparatus for accessing a distributed data bufferUS5524223Jun 12, 1995Jun 4, 1996Motorola, Inc.Instruction accelerator for processing loop instructions with address generator using multiple stored increment valuesUS5603028Jan 31, 1995Feb 11, 1997Mitsubishi Denki Kabushiki KaishaMethod and apparatus for data distributionUS5612956Dec 15, 1995Mar 18, 1997General Instrument Corporation Of DelawareReformatting of variable rate data for fixed rate communicationUS5625836Jun 2, 1995Apr 29, 1997International Business Machines CorporationSIMD/MIMD processing memory element (PME)US5640551Apr 14, 1993Jun 17, 1997Apple Computer, Inc.Efficient high speed trie search processUS5651099Jan 26, 1995Jul 22, 1997Hewlett-Packard CompanyUse of a genetic algorithm to optimize memory spaceUS5659781Jun 29, 1994Aug 19, 1997Larson; Noble G.Bidirectional systolic ring networkUS5682480Aug 14, 1995Oct 28, 1997Hitachi, Ltd.Parallel computer system for performing barrier synchronization by transferring the synchronization packet through a path which bypasses the packet buffer in response to an interruptUS5689677Jun 5, 1995Nov 18, 1997Macmillan; David C.Circuit for enhancing performance of a computer for personal useUS5708836Jun 7, 1995Jan 13, 1998International Business Machines CorporationSIMD/MIMD inter-processor communicationUS5713037Jun 7, 1995Jan 27, 1998International Business Machines CorporationSlide bus communication functions for SIMD/MIMD array processorUS5717943Jun 5, 1995Feb 10, 1998International Business Machines CorporationAdvanced parallel array processor (APAP)US5717944Jun 7, 1995Feb 10, 1998International Business Machines CorporationAutonomous SIMD/MIMD processor memory elementsUS5752067Jun 7, 1995May 12, 1998International Business Machines CorporationFully scalable parallel processing system having asynchronous SIMD processingUS5754584Jun 7, 1995May 19, 1998Omnipoint CorporationNon-coherent spread-spectrum continuous-phase modulation communication systemUS5754871Jun 7, 1995May 19, 1998International Business Machines CorporationParallel processing system having asynchronous SIMD processingUS5761523Jun 7, 1995Jun 2, 1998International Business Machines CorporationParallel processing system having asynchronous SIMD processing and data parallel codingUS5768275 *Apr 15, 1996Jun 16, 1998Brooktree CorporationController for ATM segmentation and reassemblyUS5778241Apr 10, 1996Jul 7, 1998Rockwell International CorporationSpace vector data pathUS5781549 *Feb 23, 1996Jul 14, 1998Allied Telesyn International Corp.Method and apparatus for switching data packets in a data networkUS5781772May 15, 1995Jul 14, 1998Digital Equipment CorporationCompressed prefix matching database searchingUS5822606Feb 16, 1996Oct 13, 1998Morton; Steven G.DSP having a plurality of like processors controlled in parallel by an instruction word, and a control processor also controlled by the instruction wordUS5822779Mar 21, 1997Oct 13, 1998National Semiconductor CorporationMicroprocessor-based data processing apparatus that commences a next overlapping cycle when a ready signal is detected not to be activeUS5828858Sep 16, 1996Oct 27, 1998Virginia Tech Intellectual Properties, Inc.Worm-hole run-time reconfigurable processor field programmable gate array (FPGA)US5828870Jun 30, 1997Oct 27, 1998Adaptec, Inc.Method and apparatus for controlling clock skew in an integrated circuitUS5872993Dec 1, 1997Feb 16, 1999Advanced Micro Devices, Inc.Communications system with multiple, simultaneous accesses to a memoryUS5918061Nov 10, 1997Jun 29, 1999Intel CorporationEnhanced power managing unit (PMU) in a multiprocessor chipUS5923660Jan 28, 1997Jul 13, 1999Galileo Technologies Ltd.Switching ethernet controllerUS5963746Jun 6, 1995Oct 5, 1999International Business Machines CorporationFully distributed processing memory elementUS5969559Jun 9, 1997Oct 19, 1999Schwartz; David M.Method and apparatus for using a power grid for clock distribution in semiconductor integrated circuitsUS5986913Apr 14, 1994Nov 16, 1999Texas Instruments IncorporatedStorage circuitry using sense amplifier shared between memories of differing number of rowsUS6009488Nov 7, 1997Dec 28, 1999Microlinc, LlcComputer having packet-based interconnect channelUS6014659Jun 7, 1995Jan 11, 2000Cabletron Systems, Inc.Compressed prefix matching database searchingUS6047304 *Jul 29, 1997Apr 4, 2000Nortel Networks CorporationMethod and apparatus for performing lane arithmetic to perform network processingUS6052769Mar 31, 1998Apr 18, 2000Intel CorporationMethod and apparatus for moving select non-contiguous bytes of packed data in a single instructionUS6081523 *Dec 5, 1997Jun 27, 2000Advanced Micro Devices, Inc.Arrangement for transmitting packet data segments from a media access controller across multiple physical linksUS6088355 *Oct 11, 1996Jul 11, 2000C-Cube Microsystems, Inc.Processing system with pointer-based ATM segmentation and reassemblyUS6094715Jun 7, 1995Jul 25, 2000International Business Machine CorporationSIMD/MIMD processing synchronizationUS6115802Mar 3, 1998Sep 5, 2000Sun Mircrosystems, Inc.Efficient hash table for use in multi-threaded environmentsUS6131102Jun 15, 1998Oct 10, 2000Microsoft CorporationMethod and system for cost computation of spelling suggestions and automatic replacementUS6147996 *Aug 4, 1995Nov 14, 2000Cisco Technology, Inc.Pipelined multiple issue packet switchUS6208619Mar 26, 1998Mar 27, 2001Kabushiki Kaisha ToshibaPacket data flow control method and deviceUS6218861Jul 8, 1998Apr 17, 2001Kabushiki Kaisha ToshibaFunctional block and semiconductor integrated circuit architected by a plurality of functional blocks in combinationUS6219796Dec 15, 1998Apr 17, 2001Texas Instruments IncorporatedPower reduction for processors by software control of functional unitsUS6240524Jun 8, 1998May 29, 2001Nec CorporationSemiconductor integrated circuitUS6301603Feb 17, 1998Oct 9, 2001Euphonics IncorporatedScalable audio processing on a heterogeneous processor arrayUS6305001Jun 18, 1998Oct 16, 2001Lsi Logic CorporationClock distribution network planning and method thereforUS6366584Feb 6, 1999Apr 2, 2002Triton Network Systems, Inc.Commercial network based on point to point radiosUS6389018 *Feb 16, 1996May 14, 2002International Business Machines CorporationParallel on-the-fly processing of fixed length cellsUS6393026 *Sep 17, 1998May 21, 2002Nortel Networks LimitedData packet processing system and method for a routerUS6631419Sep 22, 1999Oct 7, 2003Juniper Networks, Inc.Method and apparatus for high-speed longest prefix and masked prefix table searchUS6631422 *Aug 26, 1999Oct 7, 2003International Business Machines CorporationNetwork adapter utilizing a hashing function for distributing packets to multiple processors for parallel processingUS6704794 *Mar 3, 2000Mar 9, 2004Nokia Intelligent Edge Routers Inc.Cell reassembly for packet based networksUS6735219 *Sep 17, 1999May 11, 2004International Business Machines CorporationPacket-processing apparatus and packet switch adapter for the processing of variable-length packets and a method thereofUS6831923 *Apr 17, 2000Dec 14, 2004Cisco Technology, Inc.Pipelined multiple issue packet switchUS6832261 *Feb 4, 2001Dec 14, 2004Cisco Technology, Inc.Method and apparatus for distributed resequencing and reassembly of subdivided packetsUS6836479 *Jul 28, 1999Dec 28, 2004Hitachi, Ltd.Variable length packet communication deviceUS6907001 *Mar 5, 1999Jun 14, 2005Hitachi, Ltd.Packet switch for switching variable length packets in the form of ATM cellsUS6922716Jul 13, 2001Jul 26, 2005Motorola, Inc.Method and apparatus for vector processingUS6963572 *Oct 22, 1999Nov 8, 2005Alcatel Canada Inc.Method and apparatus for segmentation and reassembly of data packets in a communication switchUS7016367 *Jan 2, 2001Mar 21, 2006Juniper Networks, Inc.Systems and methods for allocating bandwidth for processing of packetsUS7290162Feb 14, 2002Oct 30, 2007Clearspeed Solutions LimitedClock distribution systemUS7317730 *Oct 11, 2002Jan 8, 2008Greenfield Networks, Inc.Queueing architecture and load balancing for parallel packet processing in communication networksUS7349389 *May 22, 2003Mar 25, 2008Infineon Technologies AgUnit and method for distributing and processing data packetsUS7382782 *Apr 12, 2002Jun 3, 2008Juniper Networks, Inc.Packet spraying for load balancing across multiple packet processorsUS7620050 *Sep 9, 2005Nov 17, 2009Canon Kabushiki KaishaCommunication control device and communication control methodUS7656799 *Jul 28, 2004Feb 2, 2010Citrix Systems, Inc.Flow control system architectureUS7751402 *Oct 10, 2003Jul 6, 2010Intel CorporationMethod and apparatus for gigabit packet assignment for multithreaded packet processingUS7782782 *Apr 24, 2008Aug 24, 2010Juniper Networks, Inc.Packet spraying for load balancing across multiple packet processorsUS7983290 *Mar 25, 2010Jul 19, 2011Juniper Networks, Inc.Preserving the order of packets through a deviceUS20010018732 *Jan 18, 2001Aug 30, 2001Junji NakagoshiParallel processor and parallel processing methodUS20020003795 *Aug 4, 1998Jan 10, 2002Rasoul Mirzazadeh OskouyIn-line packet processingUS20020075882 *Jun 15, 2001Jun 20, 2002Marc DonisMultiple priority buffering in a computer networkUS20020122424 *Feb 19, 2002Sep 5, 2002Kenichi KawaraiInput line interface device and packet communication deviceUS20030004921Jun 28, 2001Jan 2, 2003Schroeder Jacob J.Parallel lookups that keep orderUS20030074388 *Oct 12, 2001Apr 17, 2003Duc PhamLoad balanced scalable network gateway processor architectureUS20030140212 *Mar 5, 2002Jul 24, 2003Yosef SteinSingle instruction multiple data array cellUS20030231627 *Apr 28, 2003Dec 18, 2003Rajesh JohnArbitration logic for assigning input packet to available thread of a multi-threaded multi-engine network processorUS20040017807 *Jul 29, 2002Jan 29, 2004Dorr Martin L.On chip network that maximizes interconnect utilization between processing elementsUS20050027793 *Aug 31, 2004Feb 3, 2005Hass David T.Advanced processor with mechanism for packet distribution at high line rateUS20050243829 *Nov 11, 2003Nov 3, 2005Clearspeed Technology PicTraffic management architectureUS20100086233 *Sep 23, 2009Apr 8, 2010Canon Kabushiki KaishaInformation processing apparatus, control method for the same, and computer programUS20100165991 *Dec 30, 2008Jul 1, 2010Veal Bryan ESIMD processing of network packetsUS20100325178 *Aug 26, 2010Dec 23, 2010Gigamon Systems Llc.Creating and/or managing meta-data for data storage devices using a packet switch applianceUS20110013519 *Jul 14, 2009Jan 20, 2011Chang Joseph YParallel Packet Processor with Session Active CheckerUS20110235642 *Jun 6, 2011Sep 29, 2011Juniper Networks, Inc.Preserving the order of packets through a deviceEP0310388A1Sep 29, 1988Apr 5, 1989Crosfield Electronics LimitedInteractive image modificationEP0570950A2May 19, 1993Nov 24, 1993International Business Machines CorporationAdvanced parallel array processor (APAP)EP0735486A1Mar 28, 1996Oct 2, 1996Sun Microsystems Inc.Packet switched cache coherent multiprocessor systemEP0903660A1Aug 24, 1998Mar 24, 1999Lsi Logic CorporationSegmented clock distribution network and method thereforEP0992895A1Oct 6, 1998Apr 12, 2000Texas Instruments FranceHardware accelerator for data processing systemsEP1009167A2Dec 2, 1999Jun 14, 2000Xerox CorporationMethod and apparatus for electronic data compressionGB2352536A Title not availableGB2357601A Title not availableGB2370381A Title not availableGB2407673A Title not availableGB2407674A Title not availableJP2000261497A Title not availableJP2001177574A Title not availableJPH0696035A Title not availableJPH11261641A Title not availableJPH11272629A Title not availableWO1992015960A1Mar 5, 1991Sep 17, 1992Hajime SekiElectronic computer system and processor elements used for this systemWO1996014617A1Nov 7, 1994May 17, 1996Temple University - Of The Commonwealth System Higher EducationMulticomputer system and methodWO1997029613A1Feb 6, 1996Aug 14, 1997International Business Machines CorporationParallel on-the-fly processing of fixed length cellsWO1999014893A2Sep 15, 1998Mar 25, 1999Sony Electronics Inc.Multi-port bridge with triplet architecture and periodical update of address look-up tableWO2000030322A2Nov 15, 1999May 25, 2000Sun Microsystems, IncorporatedComputer data packet switching and load balancing system using a general-purpose multiprocessor architectureWO2001031473A1Oct 25, 2000May 3, 2001Arthur D. Little, Inc.Multiplexing n-dimensional mesh connections onto (n + 1) data pathsWO2001050259A1Dec 21, 2000Jul 12, 2001International Business Machines CorporationMethod and system for frame and protocol classification* Cited by examinerNon-Patent CitationsReference1 *"Input Queued Switches: Cell Switching vs. Packet Switching"; Ganjali, Yasharl; Keshavarzian, Abtin; Shah, Devavrat; INFOCOM 2003. Twenty-Second Annual Joint Conference of the IEEE Computer and Communications. IEEE Societies; Apr. 3, 2003; 8 pages.2 *"Router Architectures Exploiting Input-Queued, Cell-Based Switching Fabrics"; M. Ajmone Marsan and A. Bianco and P. Giaccone and E. Leonardi and F. Neri; Aug. 17, 2000; 26 pages.3Amendment dated Jan. 12, 2007, Includes a RCE, re U.S. Appl. No. 10/073,948. 16 pages.4Amendment in Response to Office Action dated Jun. 15, 2007, with mail date of Nov. 15, 2007, re U.S. Appl. No. 10/468,167. 9 pages.5Amendment in response to Office Action mailed Dec. 21, 2009, mail date Sep. 21, 2010, re U.S. Appl. No. 11/752,300, includes RCE. 10 pages.6Amendment in response to Office Action of Apr. 7, 2005, with mail date of Apr. 4, 2005, re U.S. Appl. No. 10/074,022. 16 pages.7Amendment in Response to Restriction Requirement dated Apr. 6, 2007, with mail date of May 6, 2007, re U.S. Appl. No. 10/073,948. 7 pages.8Amendment Response dated Mar. 31, 2009 to the Final Office Action mailed Dec. 31, 2008 re U.S. Appl. No. 11/752,299. 7 pages.9Amendment Response to Final Office Action mailed Aug. 11, 2009, mail date of May 11, 2010 for U.S. Appl. No. 10/073,948. 12 pages.10Amendment response to nonfinal Office Action dated Jan. 22, 2009, with mail dated of Jun. 25, 2009, re U.S. Appl. No. 10/073,948. 18 pages.11Amendment Response to Office Action issued Apr. 27, 2009, with mail date of Oct. 26, 2009, re U.S. Appl. No. 11/752,300, includes Declaration and Terminal Disclaimer. 20 pages.12Amendment response to Office Action mailed Apr. 27, 2006, with mail date of Jul. 26, 2006, re U.S. Appl. No. 10/074,022. 11 pages.13Amendment response to Office Action mailed Jun. 15, 2007, with mail date of Nov. 15, 2007, re U.S. Appl. No. 10/074,022. 17 pages.14Amendment response to Office Action mailed Sep. 16, 2005, with mail date of Sep. 16, 2005, re U.S. Appl. No. 10/074,022. 8 pages.15Amendment response to Office Action mailed Sep. 26, 2006, with mail date of Mar. 18, 2007, re U.S. Appl. No. 10/074,022. 11 pages.16Amendment Response to the Office Action dated Jun. 24, 2005, with mail date of Oct. 24, 2005, re U.S. Appl. No. 10/073,948. 18 pages.17Amendment Response to the Office Action of Nov. 17, 2004, with mail date Apr. 18, 2005, re U.S. Appl. No. 10/073,948. 16 pages.18Asanovic, Krste; Beck, James; Kingsbury, Brian E.; Kohn, Phil; Morgan, Nelson; and Wawrzynek, John,"SPERT: A VLIW/SIMD Microprocessor for Artificial Neural Network Computations". IEEE, 0-8186-2967-3/92 (c), Mar. 1992, pp. 178-190. 13 pages.19Bellaouar, A., et al., "Low-Power Digital VLSI Design: Circuits and Systems," Springer 1995, pp. 505-506. 3 pages.20CN First Office Action dated Aug. 12, 2005, re CN Application No. 02808124.2. 11 Pages.21CN Response to Second Office Action dated Jun. 16, 2006, wing submission date of Aug. 16, 2006, re CN Application No. 02808124.2. 7 pages.22CN Response to Third Office Action dated Feb. 16, 2007, with mail date of Jun. 20, 2007, re CN Application No. 02808124.2. 15 pages.23CN Second Office Action dated Jun. 16, 2006, re CN Application No. 02808124.2. 6 pages.24Combined Search and Examination Report issued on Feb. 24, 2005 in connection with British Application No. GB500774.5, which is a divisional application of British Application No. GB0103678.9. 5 pages.25Comments dated Oct. 26, 2010 on statement of Reasons for Allowance re U.S. Appl. No. 10/073,948. 2 Pages.26Comments on statement of Reasons for Allowance dated Feb. 16, 2011 re U.S. Appl. No. 11/752,300. 2 Pages.27Comments on Statement of Reasons for Allowance, dated Oct. 26, 2010 in U.S. Appl. No. 10/073,948. 2 pages.28Dally et al., "Route Packets, Not Wires: On-Chip Interconnection Networks," Design Automation Conference, 2001, Las Vegas, Nevada, Jun. 18-22, 2001. 6 pages.29Final Office Action with mail date Aug. 11, 2009 for U.S. Appl. No. 10/073,948. 44 pages.30Final Office Action with mail date Feb. 7, 2008, re U.S. Appl. No. 10/073,948, includes information Disclosure Statement. 21 pages.31Final Office Action with mail date Jul. 9, 2009 for U.S. Appl. No. 11/752,299 includes Information Disclosure Statement. 18 pages.32Final Office Action with mail date of Apr. 28, 2011 re U.S. Appl. No. 11/151,271. 9 Pages.33Final Office Action with mail date of Dec. 21, 2009, in U.S. Appl. No. 11/752,300. 45 pages.34Final Office Action with mail date of Feb. 4, 2008, re U.S. Appl. No. 10/468,167. 10 pages.35Final Office Action with mail date of Jan. 30, 2008, re U.S. Appl. No. 10/074,022, includes Information Disclosure Statement. 14 pages.36Final Office Action with mail date of Jun. 24, 2005, re U.S. Appl. No. 10/073,948 includes Information Disclosure Statement. 16 pages.37Final Office Action with mail date of Sep. 16, 2005, re U.S. Appl. No. 10/074,022, includes Information Disclosure Statement. 10 pages.38Final Office Action with mail date of Sep. 26, 2006, re U.S. Appl. No. 10/074,022. 9 pages.39Final Office Action with mail date Sep. 13, 2006, re U.S. Appl. No. 10/073,948. 13 pages.40Ganjali, Yashar; Keshavarzian, Abtin; Shah, Devavrat; "Input Queued Switches: Cell Switching vs. Packet Switching," IEEE, 0-7803-7753-2/03, Feb. 2003, pp. 1651-1658. 8 pages.41GB Combined Search and Examination Report dated Feb. 24, 2005, re Int'l Application GB 0500780.2. 4 pages.42GB Examination Report under Section 18(3) with mail date of Feb. 24, 2005, re GB Application No. 0203632.5. 1 page.43GB Examination Report under Section 18(3) with mail date of Jan. 21, 2004, re GB 0321186.9. 2 pages.44GB Examination Report under Section 18(3) with mail date of Jul. 22, 2004; re GB 0203633.3. 2 pages.45GB Examination Report under Section 18(3) with mail date of Jul. 28, 2004, re GB 0319801.7. 2 pages.46GB Examination Report under Section 18(3) with mail date of Jun. 15, 2004, re GB Application No. 0203632.5. 2 pages.47GB Examination Report under Section 18(3) with mail date of Sep. 21, 2004, re GB 0321186.9. 1 page.48GB Examination Report under Section 18(3) with mail date of Sep. 3, 2004, re GB Application No. 0203634.1. 4 pages.49GB Response to Combined Search and Examination Reports dated Feb. 24, 2005, re UK Application GB 0500774.5. 10 pages.50GB Response to Examination Report dated Feb. 24, 2005, with mail date of Apr. 18, 2005, re GB Application No. 0203632.5. 3 pages.51GB Response to Examination Report dated Jul. 22, 2004, with mail date of Jan. 24, 2005; re GB 0203633.3. 8 pages.52GB Response to Examination Report dated Jul. 28, 2004 with mail date of Mar. 23, 2005, re GB 0319801.7. 5 pages.53GB Response to Examination Report dated Jun. 15, 2004, with mail date of Dec. 8, 2004, re GB Application No. 0203632.5. 5 pages.54GB Response to Examination Report dated Sep. 3, 2005 [should be 2004], with mail date of Mar. 31, 2005, re GB Application No. 0203634.1. 11 pages.55GB Response to first Written Opinion dated May 21, 2003 with mail date of Jun. 11, 2003, re GB 0319801.7. 3 pages.56GB Response to official letter dated Jan. 21, 2004 with mail date of Aug. 23, 2004, re GB 0321186.9. 6 pages.57GB Response to official letter dated Sep. 21, 2004 with mail date of Jan. 19, 2005, re GB 0321186.9. 6 pages.58GB Response to the Office Action dated Feb. 24, 2005, with mail date of Jun. 14, 2005, re UK Application No. GB 0500780.2. 6 pages.59GB Search Report dated May 23, 2005, in connection with GB Patent Application No. GB0506813.5. 3 pages.60GB Search Report dated May 23, 2005, in connection with GB Patent Application No. GB0506818.4. 3 pages.61GB Search Report under Section 17(5) relating to claims 1-21 & 24-25 with mail date of Nov. 6, 2002, re GB Application No. 0203632.5. 3 pages.62GB Search Report under Section 17(5) with mail date of Aug. 9, 2002; re GB 0203633.3. 2 pages.63GB Search Report under Section 17(6) relating to claim 40 with mail date of Mar. 21, 2003, re GB Application No. 0203632.5. 2 pages.64GB Search Report under Section 17(6) relating to claims 22&23 with mail date of Mar. 21, 2003, re GB Application No. 0203632.5. 2 pages.65GB Search Report under Section 17(6) relating to claims 27-39 & 41-44 with mail date of Mar. 21, 2003, re GB Application No. 0203632.5. 2 pages.66GB Search Report, dated Aug. 12, 2002, with mail date of Aug. 13, 2002, re GB Application No. 0203634.1. 3 pages.67GB Search Reports with mail date of May 9, 2003, re GB Application No. 0203634.1. 7 pages.68Information Disclosure Statement dated Aug. 26, 2004, re U.S. Appl. No. 10/468,167. 3 pages.69Information Disclosure Statement dated Feb. 8, 2009, re U.S. Appl. No. 11/752,300. 6 pages.70Information Disclosure Statement dated Mar. 1, 2006, re U.S. Appl. No. 11/151,271. 5 pages.71Information Disclosure Statement dated Mar. 31, 2009, re U.S. Appl. No. 11/752,299. 4 pages.72Information Disclosure Statement with mail date of Jul. 17, 2003, re U.S. Appl. No. 10/074,022. 3 pages.73Information Disclosure Statement with mail date of Sep. 20, 2002, re U.S. Appl. No. 10/073,948. 3 pages.74International Preliminary Examination Report with mail date of Feb. 13, 2003, re Int'l Application No. PCT/GB02/00662, with Notification of Transmittal. 12 pages.75International Search Report with mail date of Aug. 27, 2002, re Int'l Application No. PCT/GB02/00662, includes Notification of Transmittal. 6 pages.76ISSC95 (Evening discussion Session). Large-Scale Integration versus Multi-Chip Modules; This paper appears in: Solid State Circuits Conference, 1995. Digest of Technical Papers. 42nd ISSCC, 1995 IEEE International; Publication Date: Feb. 15-17, 1995.77Marsan et al.: "Router Architectures Exploiting Input-Queued, Cell-Based Switching Fabrics", Aug. 17, 2000. 19 Pages.78Microsoft Computer Dictionary, 5th ed., 2002, p. 406, Redmond, Washington, USA. 3 pages.79Non-Final Office Action with mail date of Nov. 22, 2010 re U.S. Appl. No. 11/151,271 includes Notice of References Cited. 10 Pages.80Notice of Allowance and Fee(s) Due with mail date of Jul. 26, 2010 for U.S. Appl. No. 10/073,948 (Includes Examiner-Initiated Interview Summary). 19 pages.81Notice of Allowance and Fee(s) Due with mail date of Jun. 16, 2010, Includes Notice of References Cited, for U.S. Appl. No. 11/752,299. 7 pages.82Notice of Allowance and Fee(s) Due with mail date of Nov. 19, 2010 re U.S. Appl. No. 11/752,300 includes Notices of References Cited. 43 Pages.83Notice of Appeal from the Examiner to the Board of Patent Appeals and Interferences filed on Feb. 14, 2002, mail date Feb. 11, 2010 re U.S. Appl. No. 10/073,948. 2 pages.84Office Action dated Dec. 3, 2009, in response to Office Action filed on Jul. 28, 2009, re U.S. Appl. No. 11/151,271. 11 pages.85Office Action dated Jul. 28, 2009, in response to Office Action issued on Apr. 1, 2009, re U.S. Appl. No. 11/151,271. 13 pages.86Office Action with mail date Apr. 6, 2007, re U.S. Appl. No. 10/073,948. 7 pages.87Office Action with mail date Jan. 21, 2009, re U.S. Appl. No. 10/073,948, includes notice of references cited. 43 pages.88Office Action with mail date Jan. 9, 2006, re U.S. Appl. No. 10/073,948, includes Information Disclosure Statement and Notice of References cited. 24 pages.89Office Action with mail date Jul. 27, 2007, re U.S. Appl. No. 10/073,948, includes Notice of References Cited. 19 pages.90Office Action with mail date Nov. 31, 2008 re U.S. Appl. No. 11/752,299, includes Notice of References Cited. 15 pages.91Office Action with mail date of Apr. 1, 2009, re U.S. Appl. No. 11/151,271 includes Notice of References Cited. 15 pages.92Office Action with mail date of Apr. 17, 2009 re U.S. Appl. No. 11/752,300, includes Notice of References Cited and Information Disclosure Statement. 39 pages.93Office Action with mail date of Apr. 27, 2006, re U.S. Appl. No. 10/074,022. 8 pages.94Office Action with mail date of Apr. 7, 2005, re U.S. Appl. No. 10/074,022, includes Notice of References Cited and Information Disclosure Statement. 11 pages.95Office Action with mail date of Dec. 10, 2004, re U.S. Appl. No. 10/074,022. 4 pages.96Office Action with mail date of Jun. 15, 2007, re U.S. Appl. No. 10/074,022, includes Notice of References Cited. 13 pages.97Office Action with mail date of Jun. 15, 2007, re U.S. Appl. No. 10/468,167, includes Notice of References Cited and Information Disclosure Statement. 10 pages.98Office Action with mail date of Nov. 17, 2004, re U.S. Appl. No. 10/073,948. 18 pages.99Office Action, Interview Summary conducted Oct. 22, 2009, with mail date of Oct. 28, 2009, in U.S. Appl. No. 11/752,300. 4 pages.100Office Action, Interview Summary conducted Sep. 8, 2008, with mail date of Sep. 15, 2010 in U.S. Appl. No. 10/073,948. 4 pages.101Office Action, Interview Summary conducted Sep. 9, 2010, with mail date of Sep. 14, 2010, in U.S. Appl. No. 11/752,300, with Notice of Appeal from the Examiner. 6 pages.102Office Action, Interview Summary, with mail date of Feb. 4, 2010 in U.S. Appl. No. 10/073,948. 4 pages.103Preliminary Amendment with mail date May 23, 2007, re US Application No. Unassigned (Divisional of U.S. Appl. No. 10/073,948). 5 pages.104Preliminary Amendment with mail date of Jun. 14, 2005, re Application No. Unassigned (Divisional of U.S. Appl. No.: 10/074,022). 5 pages.105 *Rai et al. (Packet Processing on a SIMD Stream Processor); Network Processor Design, vol. 3: Issues and Practices, vol. 3 (The Morgan Kaufmann Series in Computer Architecture and Design); Morgan Kaufmann (Feb. 15, 2005); 26 pages.106Rai et al. (Packet Processing on a SIMD Stream Processor); Network Processor, vol. 3: Issues and Practices, vol. 3 (The Morgan Kaufmann Series in Computer Architecture and Design), dated Feb. 15, 2005. 26 Pages.107Response dated Dec. 9, 2009 to the Final Office Action mailed Jul. 9, 2009 includes Declaration re U.S. Appl. No. 11/752,299. 12 pages.108Response dated Feb. 22, 2011 to the Office Action mailed Nov. 22, 2010 re U.S. Appl. No. 11/151,271. 8 Pages.109Response dated Jul. 25, 2011 to the Office Action of Apr. 28, 2011 re U.S. Appl. No. 11/151,271. 8 Pages.110Response to Non-Final Office Action of Jul. 27, 2007, with mail date of Nov. 23, 2007, re U.S. Appl. No. 10/073,948. 6 pages.111Response to Office Action mailed Jan. 9, 2006, with mail date of Jun. 30, 2006, re U.S. Appl. No. 10/073,948. 13 pages.112Response to Restriction Requirement with mail date of Jan. 10, 2005, re U.S. Appl. No. 10/074,022. 8 pages.113Second Information Disclosure Statement with mail date of May 20, 2005, re U.S. Appl. No. 10/074,022. 4 pages.114Second Information Disclosure Statement, date Aug. 23, 2005, re U.S. Appl. No. 10/073,948. 4 pages.115Seshadri et al. (A Case for Vector Network Processors); Proceedings of the Network Processors Conference West, Oct. 2002, 19 Pages.116Supplement to Second Information Disclosure Statement, dated Aug. 23, 2005, re U.S. Appl. No. 10/073,948. 3 pages.117Supplemental Amendment dated Jun. 25, 2009 in U.S. Appl. No. 10/073,948. 8 pages.118Third Information Disclosure Statement with mail date of Nov. 19, 2007, re U.S. Appl. No. 10/074,022. 3 pages.119 *Wolf et al. (Design Issues for High-Performance Active Routers); This paper appears in: Selected Areas in Communications, IEEE Journal on ; Issue Date: Mar. 2001 ; vol. 19 Issue:3 ; On pp. 404-409.120Wolf et al. (Design Issues for High-Performance Active Routers); This paper appears in: Selected Areas in Communications, IEEE Journal on; Issue Date: Mar. 2001, vol. 19 Issue 3, pp. 404-409. 6 Pages.121Written Opinion with mail date of Feb. 13, 2003, re Int'l Application No. PCT/GB02/00662. 6 pages.* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS8719331 *Aug 2, 2012May 6, 2014Cavium, Inc.Work migration in a processorUS8923306Mar 15, 2013Dec 30, 2014Cavium, Inc.Phased bucket pre-fetch in a network processorUS8995449May 23, 2013Mar 31, 2015Cavium, Inc.Lookup cluster complexUS9225643Mar 17, 2015Dec 29, 2015Cavium, Inc.Lookup cluster complexUS9323537 *Oct 13, 2011Apr 26, 2016Federal State Unitary Enterprise—AU—Russian Scientific Research Institute of Experimental Physics—FSUE RVNC—VNIIEFMethod for determining the structure of a hybrid computing systemUS9531723Dec 29, 2014Dec 27, 2016Cavium, Inc.Phased bucket pre-fetch in a network processorUS9535693 *Apr 17, 2013Jan 3, 2017Renesas Electronics CorporationSignal processing circuitUS9614762Mar 31, 2014Apr 4, 2017Cavium, Inc.Work migration in a processorUS20130036151 *Aug 2, 2012Feb 7, 2013Cavium, Inc.Work migration in a processorUS20130212356 *Oct 13, 2011Aug 15, 2013Federal State Unitary EnterpriseMethod for determining the structure of a hybrid computing systemUS20130283016 *Apr 17, 2013Oct 24, 2013Renesas Electronics CorporationSignal processing circuitUS20170075687 *Nov 23, 2016Mar 16, 2017Renesas Electronics CorporationSignal processing circuit* Cited by examinerClassifications U.S. Classification712/22, 712/36International ClassificationH04L12/28, G06F15/16, G06F1/10, G06F13/36, G06F17/50, H04L12/54, H04L12/701, H04L12/747Cooperative ClassificationG06F1/10, H04L45/742, H04L45/00, Y10S707/99936, H04L12/56, G06F17/505, G06F15/8007European ClassificationH04L12/56, G06F17/50D2, G06F1/10, H04L45/742, G06F15/80A, H04L45/00Legal EventsDateCodeEventDescriptionAug 28, 2015FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services