Source: http://www.google.com/patents/US8081474?dq=7,603,356
Timestamp: 2016-10-25 18:15:18
Document Index: 170970961

Matched Legal Cases: ['Application No. 11', 'Application No. 11', 'Application No. 11', 'Application No. 11', 'Application No. 11', 'Application No. 12', 'Application No. 07870726']

Patent US8081474 - Embossed heat spreader - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsOne embodiment of the present invention sets forth a heat spreader module for dissipating thermal heat generated by electronic components. The assembly comprises a printed circuit board (PCB), electronic components disposed on the PCB, a thermal interface material (TIM) thermally coupled to the electronic...http://www.google.com/patents/US8081474?utm_source=gb-gplus-sharePatent US8081474 - Embossed heat spreaderAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS8081474 B1Publication typeGrantApplication numberUS 12/203,100Publication dateDec 20, 2011Priority dateDec 18, 2007Fee statusPaidAlso published asUS8705240, US8730670Publication number12203100, 203100, US 8081474 B1, US 8081474B1, US-B1-8081474, US8081474 B1, US8081474B1InventorsWael O. Zohni, William L. Schmidt, Michael John Sebastian Smith, Jeremy Matthew PlunkettOriginal AssigneeGoogle Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (756), Non-Patent Citations (140), Referenced by (27), Classifications (15), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetEmbossed heat spreader
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3800292Oct 5, 1972Mar 26, 1974Honeywell Inf SystemsVariable masking for segmented memoryUS4069452Sep 15, 1976Jan 17, 1978Dana Laboratories, Inc.Apparatus for automatically detecting values of periodically time varying signalsUS4323965Jan 8, 1980Apr 6, 1982Honeywell Information Systems Inc.Sequential chip select decode apparatus and methodUS4334307Dec 28, 1979Jun 8, 1982Honeywell Information Systems Inc.Data processing system with self testing and configuration mapping capabilityUS4345319Jun 22, 1979Aug 17, 1982Cselt-Centro Studi E Laboratori Telecomunicazioni S.P.A.Self-correcting, solid-state-mass-memory organized by bits and with reconfiguration capability for a stored program control systemUS4392212Nov 12, 1980Jul 5, 1983Fujitsu LimitedSemiconductor memory device with decoder for chip selection/write inUS4525921Jul 25, 1983Jul 2, 1985Irvine Sensors CorporationHigh-density electronic processing package-structure and fabricationUS4566082Mar 23, 1983Jan 21, 1986Tektronix, Inc.Memory pack addressing systemUS4592019Aug 31, 1983May 27, 1986At&T Bell LaboratoriesBus oriented LIFO/FIFO memoryUS4646128Apr 8, 1985Feb 24, 1987Irvine Sensors CorporationHigh-density electronic processing package--structure and fabricationUS4698748Oct 7, 1983Oct 6, 1987Essex Group, Inc.Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system inactivityUS4706166Apr 25, 1986Nov 10, 1987Irvine Sensors CorporationHigh-density electronic modules--process and productUS4710903Mar 31, 1986Dec 1, 1987Wang Laboratories, Inc.Pseudo-static memory subsystemUS4764846Jan 5, 1987Aug 16, 1988Irvine Sensors CorporationHigh density electronic package comprising stacked sub-modulesUS4780843Oct 13, 1987Oct 25, 1988Motorola, Inc.Wait mode power reduction system and method for data processorUS4794597Dec 23, 1986Dec 27, 1988Mitsubishi Denki Kabushiki KaishaMemory device equipped with a RAS circuitUS4796232Oct 20, 1987Jan 3, 1989Contel CorporationDual port memory controllerUS4841440Apr 26, 1984Jun 20, 1989Nec CorporationControl processor for controlling a peripheral unitUS4862347Apr 22, 1986Aug 29, 1989International Business Machine CorporationSystem for simulating memory arrays in a logic simulation machineUS4884237Mar 17, 1989Nov 28, 1989International Business Machines CorporationStacked double density memory module using industry standard memory chipsUS4887240Dec 15, 1987Dec 12, 1989National Semiconductor CorporationStaggered refresh for dram arrayUS4888687May 4, 1987Dec 19, 1989Prime Computer, Inc.Memory control systemUS4899107Sep 30, 1988Feb 6, 1990Micron Technology, Inc.Discrete die burn-in for nonpackaged dieUS4912678Sep 22, 1988Mar 27, 1990Mitsubishi Denki Kabushiki KaishaDynamic random access memory device with staggered refreshUS4922451Aug 7, 1989May 1, 1990International Business Machines CorporationMemory re-mapping in a microcomputer systemUS4935734Sep 10, 1986Jun 19, 1990Pilkington Micro-Electronics LimitedSemi-conductor integrated circuits/systemsUS4937791Jun 2, 1988Jun 26, 1990The California Institute Of TechnologyHigh performance dynamic ram interfaceUS4956694Nov 4, 1988Sep 11, 1990Dense-Pac Microsystems, Inc.Integrated circuit chip stackingUS4982265Jun 22, 1988Jan 1, 1991Hitachi, Ltd.Semiconductor integrated circuit device and method of manufacturing the sameUS4983533Oct 28, 1987Jan 8, 1991Irvine Sensors CorporationHigh-density electronic modules - process and productUS5025364Jun 29, 1987Jun 18, 1991Hewlett-Packard CompanyMicroprocessor emulation system with memory mapping using variable definition and addressing of memory spaceUS5072424Jul 11, 1986Dec 10, 1991Anamartic LimitedWafer-scale integrated circuit memoryUS5083266Dec 24, 1987Jan 21, 1992Kabushiki Kaisha ToshibaMicrocomputer which enters sleep mode for a predetermined period of time on response to an activity of an input/output deviceUS5104820Jun 24, 1991Apr 14, 1992Irvine Sensors CorporationMethod of fabricating electronic circuitry unit containing stacked IC layers having lead reroutingUS5220672Dec 23, 1991Jun 15, 1993Mitsubishi Denki Kabushiki KaishaLow power consuming digital circuit deviceUS5241266Apr 10, 1992Aug 31, 1993Micron Technology, Inc.Built-in test circuit connection for wafer level burnin and testing of individual diesUS5252807Oct 23, 1991Oct 12, 1993George ChizinskyHeated plate rapid thermal processorUS5257233Oct 31, 1990Oct 26, 1993Micron Technology, Inc.Low power memory module using restricted RAM activationUS5278796Apr 12, 1991Jan 11, 1994Micron Technology, Inc.Temperature-dependent DRAM refresh circuitUS5282177Apr 8, 1992Jan 25, 1994Micron Technology, Inc.Multiple register block write method and circuit for video DRAMsUS5332922Apr 26, 1991Jul 26, 1994Hitachi, Ltd.Multi-chip semiconductor packageUS5347428Dec 3, 1992Sep 13, 1994Irvine Sensors CorporationModule comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chipUS5384745Apr 14, 1993Jan 24, 1995Mitsubishi Denki Kabushiki KaishaSynchronous semiconductor memory deviceUS5388265Apr 26, 1993Feb 7, 1995Intel CorporationMethod and apparatus for placing an integrated circuit chip in a reduced power consumption stateUS5390334Nov 9, 1992Feb 14, 1995International Business Machines CorporationWorkstation power management by page placement controlUS5408190Jun 7, 1993Apr 18, 1995Micron Technology, Inc.Testing apparatus having substrate interconnect for discrete die burn-in for nonpackaged dieUS5432729Jun 8, 1994Jul 11, 1995Irvine Sensors CorporationElectronic module comprising a stack of IC chips each interacting with an IC chip secured to the stackUS5448511Jun 1, 1994Sep 5, 1995Storage Technology CorporationMemory stack with an integrated interconnect and mounting structureUS5467455Nov 3, 1993Nov 14, 1995Motorola, Inc.Data processing system and method for performing dynamic bus terminationUS5483497Jul 19, 1994Jan 9, 1996Fujitsu LimitedSemiconductor memory having a plurality of banks usable in a plurality of bank configurationsUS5498886May 20, 1994Mar 12, 1996Monolithic System Technology, Inc.Circuit module redundancy architectureUS5502333Mar 30, 1994Mar 26, 1996International Business Machines CorporationSemiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuitUS5502667Sep 13, 1993Mar 26, 1996International Business Machines CorporationIntegrated multichip memory module structureUS5513135Dec 2, 1994Apr 30, 1996International Business Machines CorporationSynchronous memory packaged in single/dual in-line memory module and method of fabricationUS5513339Dec 19, 1994Apr 30, 1996At&T Corp.Concurrent fault simulation of circuits with both logic elements and functional circuitsUS5519832Feb 9, 1995May 21, 1996Digital Equipment CorporationMethod and apparatus for displaying module diagnostic resultsUS5526320Dec 23, 1994Jun 11, 1996Micron Technology Inc.Burst EDO memory deviceUS5530836Aug 12, 1994Jun 25, 1996International Business Machines CorporationMethod and apparatus for multiple memory bank selectionUS5559990Oct 24, 1994Sep 24, 1996Advanced Micro Devices, Inc.Memories with burst mode accessUS5561622Sep 13, 1993Oct 1, 1996International Business Machines CorporationIntegrated memory cube structureUS5563086Mar 17, 1995Oct 8, 1996International Business Machines CorporationIntegrated memory cube, structure and fabricationUS5566344May 19, 1995Oct 15, 1996National Semiconductor CorporationIn-system programming architecture for a multiple chip processorUS5581498Oct 20, 1994Dec 3, 1996Irvine Sensors CorporationStack of IC chips in lieu of single IC chipUS5581779May 19, 1995Dec 3, 1996National Semiconductor CorporationMultiple chip processor architecture with memory interface control register for in-system programmingUS5590071Nov 16, 1995Dec 31, 1996International Business Machines CorporationMethod and apparatus for emulating a high capacity DRAMUS5598376Jun 30, 1995Jan 28, 1997Micron Technology, Inc.Distributed write data drivers for burst access memoriesUS5604714Nov 30, 1995Feb 18, 1997Micron Technology, Inc.DRAM having multiple column address strobe operationUS5606710Dec 20, 1994Feb 25, 1997National Semiconductor CorporationMultiple chip package processor having feed through paths on one dieUS5608262Feb 24, 1995Mar 4, 1997Lucent Technologies Inc.Packaging multi-chip modules without wire-bond interconnectionUS5610864Feb 10, 1995Mar 11, 1997Micron Technology, Inc.Burst EDO memory device with maximized write cycle timingUS5623686May 19, 1995Apr 22, 1997National Semiconductor CorporationNon-volatile memory control and data loading architecture for multiple chip processorUS5627791Feb 16, 1996May 6, 1997Micron Technology, Inc.Multiple bank memory with auto refresh to specified bankUS5640337Aug 13, 1996Jun 17, 1997Lsi Logic Corp.Method and apparatus for interim in-situ testing of an electronic system with an inchoate ASICUS5640364Dec 6, 1995Jun 17, 1997Micron Technology, Inc.Self-enabling pulse trapping circuitUS5652724Feb 10, 1995Jul 29, 1997Micron Technology, Inc.Burst EDO memory device having pipelined output bufferUS5654204Jul 20, 1994Aug 5, 1997Anderson; James C.Die sorterUS5661677May 15, 1996Aug 26, 1997Micron Electronics, Inc.Circuit and method for on-board programming of PRD Serial EEPROMSUS5661695Apr 11, 1996Aug 26, 1997Micron Technolgy, Inc.Burst EDO memory deviceUS5668773Nov 2, 1995Sep 16, 1997Micron Technology, Inc.Synchronous burst extended data out DRAMUS5675549Jun 1, 1995Oct 7, 1997Micron Technology, Inc.Burst EDO memory device address counterUS5680342Apr 10, 1996Oct 21, 1997International Business Machines CorporationMemory module package with address bus bufferingUS5682354Nov 6, 1995Oct 28, 1997Micron Technology, Inc.CAS recognition in burst extended data out DRAMUS5692121Apr 30, 1996Nov 25, 1997International Business Machines CorporationRecovery unit for mirrored processorsUS5692202Dec 29, 1995Nov 25, 1997Intel CorporationSystem, apparatus, and method for managing power in a computer systemUS5696732Nov 21, 1996Dec 9, 1997Micron Technology, Inc.Burst EDO memory deviceUS5702984Nov 14, 1996Dec 30, 1997International Business Machines CorporationIntegrated mulitchip memory module, structure and fabricationUS5703813Nov 14, 1996Dec 30, 1997Micron Technology, Inc.DRAM having multiple column address strobe operationUS5706247Nov 21, 1996Jan 6, 1998Micron Technology, Inc.Self-enabling pulse-trapping circuitUS5717654Feb 10, 1997Feb 10, 1998Micron Technology, Inc.Burst EDO memory device with maximized write cycle timingUS5721859Nov 7, 1995Feb 24, 1998Micron Technology, Inc.Counter control circuit in a burst memoryUS5724288Aug 30, 1995Mar 3, 1998Micron Technology, Inc.Data communication for memoryUS5729503Jul 24, 1995Mar 17, 1998Micron Technology, Inc.Address transition detection on a synchronous designUS5729504Dec 14, 1995Mar 17, 1998Micron Technology, Inc.Continuous burst edo memory deviceUS5742792May 28, 1996Apr 21, 1998Emc CorporationRemote data mirroringUS5748914Oct 19, 1995May 5, 1998Rambus, Inc.Protocol for communication with dynamic memoryUS5752045Jul 14, 1995May 12, 1998United Microelectronics CorporationPower conservation in synchronous SRAM cache memory blocks of a computer systemUS5757703Jan 21, 1997May 26, 1998Micron Technology, Inc.Distributed write data drivers for burst access memoriesUS5761703Aug 16, 1996Jun 2, 1998Unisys CorporationApparatus and method for dynamic memory refreshUS5781766May 13, 1996Jul 14, 1998National Semiconductor CorporationProgrammable compensating device to optimize performance in a DRAM controller chipsetUS5787457Oct 18, 1996Jul 28, 1998International Business Machines CorporationCached synchronous DRAM architecture allowing concurrent DRAM operationsUS5798961Aug 23, 1994Aug 25, 1998Emc CorporationNon-volatile memory moduleUS5802010Jun 10, 1996Sep 1, 1998Micron Technology, Inc.Burst EDO memory deviceUS5802395Jul 8, 1996Sep 1, 1998International Business Machines CorporationHigh density memory modules with improved data bus performanceUS5802555Mar 13, 1997Sep 1, 1998Texas Instruments IncorporatedComputer system including a refresh controller circuit having a row address strobe multiplexer and associated methodUS5812488Mar 5, 1997Sep 22, 1998Micron Technology, Inc.Synchronous burst extended data out dramUS5831833Jul 16, 1996Nov 3, 1998Nec CorporationBear chip mounting printed circuit board and a method of manufacturing thereof by photoetchingUS5831931Jul 9, 1997Nov 3, 1998Micron Technology, Inc.Address strobe recognition in a memory deviceUS5831932Aug 19, 1997Nov 3, 1998Micron Technology, Inc.Self-enabling pulse-trapping circuitUS5834838Dec 16, 1996Nov 10, 1998Anderson; James C.Pin array set-up deviceUS5835435Dec 2, 1997Nov 10, 1998Intel CorporationMethod and apparatus for dynamically placing portions of a memory in a reduced power consumtion stateUS5838165Aug 21, 1996Nov 17, 1998Chatter; MukeshHigh performance self modifying on-the-fly alterable logic FPGA, architecture and methodUS5838177Jan 6, 1997Nov 17, 1998Micron Technology, Inc.Adjustable output driver circuit having parallel pull-up and pull-down elementsUS5841580Feb 10, 1997Nov 24, 1998Rambus, Inc.Integrated circuit I/O using a high performance bus interfaceUS5843799Jan 13, 1997Dec 1, 1998Monolithic System Technology, Inc.Circuit module redundancy architecture processUS5843807Jul 25, 1996Dec 1, 1998Staktek CorporationMethod of manufacturing an ultra-high density warp-resistant memory moduleUS5845108Dec 19, 1996Dec 1, 1998Samsung Electronics, Co., Ltd.Semiconductor memory device using asynchronous signalUS5850368Sep 2, 1997Dec 15, 1998Micron Technology, Inc.Burst EDO memory address counterUS5859792Jun 12, 1997Jan 12, 1999Micron Electronics, Inc.Circuit for on-board programming of PRD serial EEPROMsUS5860106Jul 13, 1995Jan 12, 1999Intel CorporationMethod and apparatus for dynamically adjusting power/performance characteristics of a memory subsystemUS5870347Mar 11, 1997Feb 9, 1999Micron Technology, Inc.Multi-bank memory input/output line selectionUS5870350May 21, 1997Feb 9, 1999International Business Machines CorporationHigh performance, high bandwidth memory bus architecture utilizing SDRAMsUS5872907Jun 7, 1995Feb 16, 1999International Business Machines CorporationFault tolerant design for identification of AC defects including variance of cycle time to maintain system operationUS5875142Jun 17, 1997Feb 23, 1999Micron Technology, Inc.Integrated circuit with temperature detectorUS5878279Aug 1, 1996Mar 2, 1999Sgs-Thomson Microelectronics S.A.HDLC integrated circuit using internal arbitration to prioritize access to a shared internal bus amongst a plurality of devicesUS5884088Jul 10, 1997Mar 16, 1999Intel CorporationSystem, apparatus and method for managing power in a computer systemUS5901105Jun 5, 1997May 4, 1999Ong; Adrian EDynamic random access memory having decoding circuitry for partial memory blocksUS5903500Apr 11, 1997May 11, 1999Intel Corporation1.8 volt output buffer on flash memoriesUS5905688Feb 26, 1998May 18, 1999Lg Semicon Co., Ltd.Auto power down circuit for a semiconductor memory deviceUS5907512Oct 20, 1993May 25, 1999Micron Technology, Inc.Mask write enablement for memory devices which permits selective masked enablement of plural segmentsUS5915105Nov 26, 1997Jun 22, 1999Rambus Inc.Integrated circuit I/O using a high performance bus interfaceUS5915167Apr 4, 1997Jun 22, 1999Elm Technology CorporationThree dimensional structure memoryUS5917758Nov 4, 1996Jun 29, 1999Micron Technology, Inc.Adjustable output driver circuitUS5923611Dec 20, 1996Jul 13, 1999Micron Technology, Inc.Memory having a plurality of external clock signal inputsUS5924111Oct 17, 1995Jul 13, 1999Huang; Chu-KaiMethod and system for interleaving data in multiple memory bank partitionsUS5926435Dec 30, 1997Jul 20, 1999Hyundai Electronics Industries Co., Ltd.Apparatus for saving power consumption in semiconductor memory devicesUS5929650Feb 4, 1997Jul 27, 1999Motorola, Inc.Method and apparatus for performing operative testing on an integrated circuitUS5943254Aug 28, 1997Aug 24, 1999International Business Machines CorporationMultichip semiconductor structures with consolidated circuitry and programmable ESD protection for input/output nodesUS5946265Jul 11, 1997Aug 31, 1999Micron Technology, Inc.Continuous burst EDO memory deviceUS5949254Nov 26, 1996Sep 7, 1999Micron Technology, Inc.Adjustable output driver circuitUS5953215Jun 26, 1998Sep 14, 1999Karabatsos; ChrisApparatus and method for improving computer memory speed and capacityUS5953263Nov 20, 1998Sep 14, 1999Rambus Inc.Synchronous memory device having a programmable register and method of controlling sameUS5954804Feb 10, 1997Sep 21, 1999Rambus Inc.Synchronous memory device having an internal registerUS5956233Dec 19, 1997Sep 21, 1999Texas Instruments IncorporatedHigh density single inline memory moduleUS5963429Aug 20, 1997Oct 5, 1999Sulzer Intermedics Inc.Printed circuit substrate with cavities for encapsulating integrated circuitsUS5963463Jun 12, 1997Oct 5, 1999Micron Electronics, Inc.Method for on-board programming of PRD serial EEPROMSUS5963464Feb 26, 1998Oct 5, 1999International Business Machines CorporationStackable memory cardUS5963504Dec 19, 1997Oct 5, 1999Micron Technology, Inc.Address transition detection in a synchronous designUS5966724Jan 11, 1996Oct 12, 1999Micron Technology, Inc.Synchronous memory device with dual page and burst mode operationsUS5966727Jun 16, 1997Oct 12, 1999Dux Inc.Combination flash memory and dram memory board interleave-bypass memory access method, and memory access device incorporating both the sameUS5969996Aug 31, 1998Oct 19, 1999Hiachi, Ltd.Semiconductor memory device and memory systemUS5973392Mar 3, 1998Oct 26, 1999Nec CorporationStacked carrier three-dimensional memory module and semiconductor device using the sameUS5995424Jul 16, 1997Nov 30, 1999Tanisys Technology, Inc.Synchronous memory test systemUS5995443Mar 4, 1999Nov 30, 1999Rambus Inc.Synchronous memory deviceUS6001671Apr 18, 1996Dec 14, 1999Tessera, Inc.Methods for manufacturing a semiconductor package having a sacrificial layerUS6002613Nov 10, 1997Dec 14, 1999Micron, Technology, Inc.Data communication for memoryUS6002627Jan 26, 1999Dec 14, 1999Micron Technology, Inc.Integrated circuit with temperature detectorUS6014339Aug 29, 1997Jan 11, 2000Fujitsu LimitedSynchronous DRAM whose power consumption is minimizedUS6016282May 28, 1998Jan 18, 2000Micron Technology, Inc.Clock vernier adjustmentUS6026050Feb 10, 1999Feb 15, 2000Micron Technology, Inc.Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using sameUS6029250Sep 9, 1998Feb 22, 2000Micron Technology, Inc.Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using sameUS6032214Feb 19, 1999Feb 29, 2000Rambus Inc.Method of operating a synchronous memory device having a variable data output lengthUS6032215Mar 5, 1999Feb 29, 2000Rambus Inc.Synchronous memory device utilizing two external clocksUS6034916Oct 14, 1998Mar 7, 2000Samsung Electronics Co., Ltd.Data masking circuits and methods for integrated circuit memory devices, including data strobe signal synchronizationUS6034918Feb 19, 1999Mar 7, 2000Rambus Inc.Method of operating a memory having a variable data output length and a programmable registerUS6035365Nov 27, 1998Mar 7, 2000Rambus Inc.Dual clocked synchronous memory device having a delay time register and method of operating sameUS6038195Nov 20, 1998Mar 14, 2000Rambus Inc.Synchronous memory device having a delay time register and method of operating sameUS6038673Nov 3, 1998Mar 14, 2000Intel CorporationComputer system with power management scheme for DRAM devicesUS6044032Dec 3, 1998Mar 28, 2000Micron Technology, Inc.Addressing scheme for a double data rate SDRAMUS6047073Nov 2, 1994Apr 4, 2000Advanced Micro Devices, Inc.Digital wavetable audio synthesizer with delay-based effects processingUS6047344Mar 4, 1998Apr 4, 2000Kabushiki Kaisha ToshibaSemiconductor memory device with multiplied internal clockUS6053948Dec 22, 1997Apr 25, 2000Synopsys, Inc.Method and apparatus using a memory modelUS6069504Sep 3, 1998May 30, 2000Micron Technnology, Inc.Adjustable output driver circuit having parallel pull-up and pull-down elementsUS6070217May 12, 1998May 30, 2000International Business Machines CorporationHigh density memory module with in-line bus switches being enabled in response to read/write selection state of connected RAM banks to improve data bus performanceUS6073223Jul 21, 1997Jun 6, 2000Hewlett-Packard CompanyMemory controller and method for intermittently activating and idling a clock signal for a synchronous memoryUS6075730Oct 9, 1998Jun 13, 2000Rambus IncorporatedHigh performance cost optimized memory with delayed memory writesUS6075744Oct 9, 1998Jun 13, 2000Rambus Inc.Dram core refresh with reduced spike currentUS6078546Mar 18, 1998Jun 20, 2000Samsung Electronics Co., Ltd.Synchronous semiconductor memory device with double data rate schemeUS6079025Jul 23, 1998Jun 20, 2000VademSystem and method of computer operating mode control for power consumption reductionUS6084434Jun 9, 1999Jul 4, 2000Micron Technology, Inc.Adjustable output driver circuitUS6088290Aug 11, 1998Jul 11, 2000Kabushiki Kaisha ToshibaSemiconductor memory device having a power-down modeUS6091251Jul 7, 1997Jul 18, 2000Wood; Alan G.Discrete die burn-in for nonpackaged dieUS6101152Dec 17, 1998Aug 8, 2000Rambus Inc.Method of operating a synchronous memory deviceUS6101564Aug 1, 1996Aug 8, 2000Sgs-Thomson Microelectronics S.A.Device for organizing the access to a memory busUS6101612Oct 30, 1998Aug 8, 2000Micron Technology, Inc.Apparatus for aligning clock and data signals received from a RAMUS6108795Oct 30, 1998Aug 22, 2000Micron Technology, Inc.Method for aligning clock and data signals received from a RAMUS6111812Jul 23, 1999Aug 29, 2000Micron Technology, Inc.Method and apparatus for adjusting control signal timing in a memory deviceUS6134638Aug 13, 1997Oct 17, 2000Compaq Computer CorporationMemory controller supporting DRAM circuits with different operating speedsUS6154370Jul 21, 1998Nov 28, 2000Lucent Technologies Inc.Recessed flip-chip packageUS6166991Nov 3, 1999Dec 26, 2000Cypress Semiconductor Corp.Circuit, architecture and method for reducing power consumption in a synchronous integrated circuitUS6182184Feb 22, 2000Jan 30, 2001Rambus Inc.Method of operating a memory device having a variable data input lengthUS6199151Jun 5, 1998Mar 6, 2001Intel CorporationApparatus and method for storing a device row indicator for use in a subsequent page-miss memory cycleUS6208168Jun 26, 1998Mar 27, 2001Samsung Electronics Co., Ltd.Output driver circuits having programmable pull-up and pull-down capability for driving variable loadsUS6216246Dec 12, 1997Apr 10, 2001Jeng-Jye ShauMethods to make DRAM fully compatible with SRAM using error correction code (ECC) mechanismUS6222739Jan 12, 1999Apr 24, 2001Viking ComponentsHigh-density computer module with stacked parallel-plane packagingUS6226709Oct 24, 1997May 1, 2001Compaq Computer CorporationMemory refresh control systemUS6233192Mar 5, 1999May 15, 2001Sharp Kabushiki KaishaSemiconductor memory deviceUS6233650Apr 1, 1998May 15, 2001Intel CorporationUsing FET switches for large memory arraysUS6240048Jun 26, 2000May 29, 2001Nec CorporationSynchronous type semiconductor memory system with less power consumptionUS6243282Sep 11, 2000Jun 5, 2001Micron Technology Inc.Apparatus for on-board programming of serial EEPROMsUS6252807Dec 9, 1999Jun 26, 2001Mitsubishi Electric Engineering Company, LimitedMemory device with reduced power consumption when byte-unit accessedUS6260097Feb 28, 2000Jul 10, 2001RambusMethod and apparatus for controlling a synchronous memory deviceUS6260154Jul 25, 2000Jul 10, 2001Micron Technology, Inc.Apparatus for aligning clock and data signals received from a RAMUS6262938Mar 3, 2000Jul 17, 2001Samsung Electronics Co., Ltd.Synchronous DRAM having posted CAS latency and method for controlling CAS latencyUS6266285May 8, 2000Jul 24, 2001Rambus Inc.Method of operating a memory device having write latencyUS6266292Apr 27, 2000Jul 24, 2001Rambus, Inc.DRAM core refresh with reduced spike currentUS6274395Dec 23, 1999Aug 14, 2001Lsi Logic CorporationMethod and apparatus for maintaining test data during fabrication of a semiconductor waferUS6279069Dec 26, 1996Aug 21, 2001Intel CorporationInterface for flash EEPROM memory arraysUS6295572Jan 24, 1994Sep 25, 2001Advanced Micro Devices, Inc.Integrated SCSI and ethernet controller on a PCI local busUS6298426Dec 31, 1997Oct 2, 2001Intel CorporationController configurable for use with multiple memory organizationsUS6304511Aug 29, 2000Oct 16, 2001Micron Technology, Inc.Method and apparatus for adjusting control signal timing in a memory deviceUS6307769Sep 2, 1999Oct 23, 2001Micron Technology, Inc.Semiconductor devices having mirrored terminal arrangements, devices including same, and methods of testing such semiconductor devicesUS6314051Jul 31, 2000Nov 6, 2001Rambus Inc.Memory device having write latencyUS6317352Sep 18, 2000Nov 13, 2001Intel CorporationApparatus for implementing a buffered daisy chain connection between a memory controller and memory modulesUS6317381Dec 7, 1999Nov 13, 2001Micron Technology, Inc.Method and system for adaptively adjusting control signal timing in a memory deviceUS6324120Feb 8, 2001Nov 27, 2001Rambus Inc.Memory device having a variable data output lengthUS6326810May 21, 1999Dec 4, 2001Micron Technology, Inc.Adjustable output driver circuitUS6327664Apr 30, 1999Dec 4, 2001International Business Machines CorporationPower management on a memory card having a signal processing elementUS6330683Jul 25, 2000Dec 11, 2001Micron Technology, Inc.Method for aligning clock and data signals received from a RAMUS6336174Aug 9, 1999Jan 1, 2002Maxtor CorporationHardware assisted memory backup system and methodUS6338108Apr 14, 1998Jan 8, 2002Nec CorporationCoprocessor-integrated packet-type memory LSI, packet-type memory/coprocessor bus, and control method thereofUS6338113Nov 19, 1998Jan 8, 2002Mitsubishi Denki Kabushiki KaishaMemory module system having multiple memory modulesUS6341347May 11, 1999Jan 22, 2002Sun Microsystems, Inc.Thread switch logic in a multiple-thread processorUS6343042Apr 27, 2000Jan 29, 2002Rambus, Inc.DRAM core refresh with reduced spike currentUS6353561Sep 17, 1999Mar 5, 2002Fujitsu LimitedSemiconductor integrated circuit and method for controlling the sameUS6356105Jun 28, 2000Mar 12, 2002Intel CorporationImpedance control system for a center tapped termination busUS6356500Aug 23, 2000Mar 12, 2002Micron Technology, Inc.Reduced power DRAM device and methodUS6362656Jan 3, 2001Mar 26, 2002Samsung Electronics Co., Ltd.Integrated circuit memory devices having programmable output driver circuits thereinUS6363031Dec 22, 2000Mar 26, 2002Cypress Semiconductor Corp.Circuit, architecture and method for reducing power consumption in a synchronous integrated circuitUS6378020Apr 10, 2000Apr 23, 2002Rambus Inc.System having double data transfer rate and intergrated circuit thereforUS6381188Jan 11, 2000Apr 30, 2002Samsung Electronics Co., Ltd.DRAM capable of selectively performing self-refresh operation for memory bankUS6381668Mar 21, 1997Apr 30, 2002International Business Machines CorporationAddress mapping for system memoryUS6389514Mar 25, 1999May 14, 2002Hewlett-Packard CompanyMethod and computer system for speculatively closing pages in memoryUS6392304Nov 12, 1998May 21, 2002United Memories, Inc.Multi-chip memory apparatus and associated methodUS6414868Jun 7, 1999Jul 2, 2002Sun Microsystems, Inc.Memory expansion module including multiple memory banks and a bank control circuitUS6418034Nov 27, 2001Jul 9, 2002Micron Technology, Inc.Stacked printed circuit board memory module and method of augmenting memory thereinUS6421754Jun 7, 1995Jul 16, 2002Texas Instruments IncorporatedSystem management mode circuits, systems and methodsUS6424532 *Jun 14, 1999Jul 23, 2002Nec CorporationHeat sink and memory module with heat sinkUS6426916Feb 27, 2001Jul 30, 2002Rambus Inc.Memory device having a variable data output length and a programmable registerUS6429029Dec 31, 1998Aug 6, 2002Formfactor, Inc.Concurrent design and subsequent partitioning of product and test dieUS6430103Feb 5, 2001Aug 6, 2002Hitachi, Ltd.Semiconductor integrated circuit device with memory banks and read buffer capable of storing data read out from one memory bank when data of another memory bank is outputtingUS6437600Aug 7, 2001Aug 20, 2002Micron Technology, Inc.Adjustable output driver circuitUS6438057Jul 6, 2001Aug 20, 2002Infineon Technologies AgDRAM refresh timing adjustment device, system and methodUS6442698Nov 4, 1998Aug 27, 2002Intel CorporationMethod and apparatus for power management in a memory subsystemUS6445591Aug 10, 2000Sep 3, 2002Nortel Networks LimitedMultilayer circuit boardUS6452826May 9, 2001Sep 17, 2002Samsung Electronics Co., Ltd.Memory module systemUS6452863Jan 27, 2000Sep 17, 2002Rambus Inc.Method of operating a memory device having a variable data input lengthUS6453400Sep 16, 1998Sep 17, 2002Nec CorporationSemiconductor integrated circuit deviceUS6453402Jul 13, 1999Sep 17, 2002Micron Technology, Inc.Method for synchronizing strobe and data signals from a RAMUS6453434Aug 23, 2001Sep 17, 2002International Business Machines CorporationDynamically-tunable memory controllerUS6455348Mar 8, 2000Sep 24, 2002Matsushita Electric Industrial Co., Ltd.Lead frame, resin-molded semiconductor device, and method for manufacturing the sameUS6457095Dec 13, 1999Sep 24, 2002Intel CorporationMethod and apparatus for synchronizing dynamic random access memory exiting from a low power stateUS6459651Jun 21, 2001Oct 1, 2002Samsung Electronics Co., Ltd.Semiconductor memory device having data masking pin and memory system including the sameUS6473831Oct 1, 1999Oct 29, 2002Avido Systems CorporationMethod and system for providing universal memory bus and moduleUS6480929Oct 31, 1998Nov 12, 2002Advanced Micro Devices Inc.Pseudo-concurrency between a volatile memory and a non-volatile memory on a same data busUS6487102Sep 18, 2000Nov 26, 2002Intel CorporationMemory module having buffer for isolating stacked memory devicesUS6489669Aug 27, 2001Dec 3, 2002Rohm Co., Ltd.Integrated circuit deviceUS6493789Sep 28, 2001Dec 10, 2002Rambus Inc.Memory device which receives write masking and automatic precharge informationUS6496440Jan 23, 2001Dec 17, 2002Micron Technology, Inc.Method and system for accessing rows in multiple memory banks within an integrated circuitUS6496897May 14, 2001Dec 17, 2002Rambus Inc.Semiconductor memory device which receives write masking informationUS6498766May 22, 2001Dec 24, 2002Samsung Electronics Co., Ltd.Integrated circuit memory devices that utilize indication signals to increase reliability of reading and writing operations and methods of operating sameUS6510097Nov 2, 2001Jan 21, 2003Oki Electric Industry Co., Ltd.DRAM interface circuit providing continuous access across row boundariesUS6510503Oct 30, 1998Jan 21, 2003Mosaid Technologies IncorporatedHigh bandwidth memory interfaceUS6512392Dec 15, 2000Jan 28, 2003International Business Machines CorporationMethod for testing semiconductor devicesUS6521984Apr 10, 2001Feb 18, 2003Mitsubishi Denki Kabushiki KaishaSemiconductor module with semiconductor devices attached to upper and lower surface of a semiconductor substrateUS6526471Sep 18, 1998Feb 25, 2003Digeo, Inc.Method and apparatus for a high-speed memory subsystemUS6526473Nov 16, 1999Feb 25, 2003Samsung Electronics Co., Ltd.Memory module system for controlling data input and output by connecting selected memory modules to a data lineUS6526484Nov 12, 1999Feb 25, 2003Infineon Technologies AgMethods and apparatus for reordering of the memory requests to achieve higher average utilization of the command and data busUS6545895Apr 22, 2002Apr 8, 2003High Connection Density, Inc.High capacity SDRAM memory module with stacked printed circuit boardsUS6546446Dec 21, 2001Apr 8, 2003Rambus Inc.Synchronous memory device having automatic prechargeUS6553450Sep 18, 2000Apr 22, 2003Intel CorporationBuffer to multiply memory interfaceUS6560158Oct 17, 2001May 6, 2003Samsung Electronics Co., Ltd.Power down voltage control method and apparatusUS6563337Jun 28, 2001May 13, 2003Intel CorporationDriver impedance control mechanismUS6563759Jun 4, 2001May 13, 2003Hitachi, Ltd.Semiconductor memory deviceUS6564281Oct 1, 2001May 13, 2003Rambus Inc.Synchronous memory device having automatic prechargeUS6564285Jun 14, 2000May 13, 2003Intel CorporationSynchronous interface for a nonvolatile memoryUS6574150Jun 21, 2002Jun 3, 2003Oki Electric Industry Co., Ltd.Dynamic random access memory with low power consumptionUS6584037Feb 4, 2002Jun 24, 2003Rambus IncMemory device which samples data after an amount of time transpiresUS6587912Sep 30, 1998Jul 1, 2003Intel CorporationMethod and apparatus for implementing multiple memory buses on a memory moduleUS6590822Aug 9, 2001Jul 8, 2003Samsung Electronics Co., Ltd.System and method for performing partial array self-refresh operation in a semiconductor memory deviceUS6594770Nov 30, 1999Jul 15, 2003Fujitsu LimitedSemiconductor integrated circuit deviceUS6597616Jan 29, 2002Jul 22, 2003Rambus Inc.DRAM core refresh with reduced spike currentUS6597617Jun 13, 2002Jul 22, 2003Mitsubishi Denki Kabushiki KaishaSemiconductor device with reduced current consumption in standby stateUS6614700Apr 5, 2002Sep 2, 2003Infineon Technologies AgCircuit configuration with a memory arrayUS6618791Sep 29, 2000Sep 9, 2003Intel CorporationSystem and method for controlling power states of a memory device via detection of a chip select signalUS6621760Mar 31, 2000Sep 16, 2003Intel CorporationMethod, apparatus, and system for high speed data transfer using source synchronous data strobeUS6630729Jul 18, 2001Oct 7, 2003Siliconware Precision Industries Co., Ltd.Low-profile semiconductor package with strengthening structureUS6631086Jul 22, 2002Oct 7, 2003Advanced Micro Devices, Inc.On-chip repair of defective address of core flash memory cellsUS6639820Jun 27, 2002Oct 28, 2003Intel CorporationMemory buffer arrangementUS6646939Jul 26, 2002Nov 11, 2003Hynix Semiconductor Inc.Low power type Rambus DRAMUS6650588Jun 25, 2002Nov 18, 2003Mitsubishi Denki Kabushiki KaishaSemiconductor memory module and register buffer device for use in the sameUS6650594Oct 28, 2002Nov 18, 2003Samsung Electronics Co., Ltd.Device and method for selecting power down exitUS6657634Feb 25, 1999Dec 2, 2003Ati International SrlDynamic graphics and/or video memory power reducing circuit and methodUS6657918Oct 23, 2002Dec 2, 2003Mosaid Technologies IncorporatedDelayed locked loop implementation in a synchronous dynamic random access memoryUS6657919Jan 17, 2003Dec 2, 2003Mosaid Technologies IncorporatedDelayed locked loop implementation in a synchronous dynamic random access memoryUS6658016Feb 29, 2000Dec 2, 2003Broadcom CorporationPacket switching fabric having a segmented ring with token based resource control protocol and output queuing controlUS6658530Oct 12, 2000Dec 2, 2003Sun Microsystems, Inc.High-performance memory moduleUS6665224May 22, 2002Dec 16, 2003Infineon Technologies AgPartial refresh for synchronous dynamic random access memory (SDRAM) circuitsUS6665227Oct 24, 2001Dec 16, 2003Hewlett-Packard Development Company, L.P.Method and apparatus for reducing average power in RAMs by dynamically changing the bias on PFETs contained in memory cellsUS6668242Sep 25, 1998Dec 23, 2003Infineon Technologies North America Corp.Emulator chip package that plugs directly into the target systemUS6674154Feb 27, 2002Jan 6, 2004Matsushita Electric Industrial Co., Ltd.Lead frame with multiple rows of external terminalsUS6683372Nov 18, 1999Jan 27, 2004Sun Microsystems, Inc.Memory expansion module with stacked memory packages and a serial storage unitUS6684292Sep 28, 2001Jan 27, 2004Hewlett-Packard Development Company, L.P.Memory module resyncUS6697295Mar 7, 2001Feb 24, 2004Rambus Inc.Memory device having a programmable registerUS6701446Jun 21, 2001Mar 2, 2004Rambus Inc.Power control system for synchronous memory deviceUS6705877Jan 17, 2003Mar 16, 2004High Connection Density, Inc.Stackable memory module with variable bandwidthUS6708144Jan 27, 1997Mar 16, 2004Unisys CorporationSpreadsheet driven I/O buffer synthesis processUS6710430Feb 27, 2002Mar 23, 2004Matsushita Electric Industrial Co., Ltd.Resin-encapsulated semiconductor device and method for manufacturing the sameUS6713856Sep 3, 2002Mar 30, 2004Ultratera CorporationStacked chip package with enhanced thermal conductivityUS6714891Dec 14, 2001Mar 30, 2004Intel CorporationMethod and apparatus for thermal management of a power supply to a high performance processor in a computer systemUS6724684Oct 1, 2002Apr 20, 2004Hynix Semiconductor Inc.Apparatus for pipe latch control circuit in synchronous memory deviceUS6731527Jul 11, 2001May 4, 2004Micron Technology, Inc.Architecture for a semiconductor memory device for minimizing interference and cross-coupling between control signal lines and power linesUS6742098Oct 3, 2000May 25, 2004Intel CorporationDual-port buffer-to-memory interfaceUS6744687Dec 30, 2002Jun 1, 2004Hynix Semiconductor Inc.Semiconductor memory device with mode register and method for controlling deep power down mode thereinUS6747887Oct 2, 2002Jun 8, 2004Intel CorporationMemory module having buffer for isolating stacked memory devicesUS6751113Mar 7, 2002Jun 15, 2004Netlist, Inc.Arrangement of integrated circuits in a memory moduleUS6751696Apr 13, 2001Jun 15, 2004Rambus Inc.Memory device having a programmable registerUS6754129Jan 24, 2002Jun 22, 2004Micron Technology, Inc.Memory module with integrated bus terminationUS6754132Aug 21, 2002Jun 22, 2004Samsung Electronics Co., Ltd.Devices and methods for controlling active termination resistors in a memory systemUS6757751Aug 11, 2000Jun 29, 2004Harrison GeneHigh-speed, multiple-bank, stacked, and PCB-mounted memory moduleUS6762948Oct 10, 2002Jul 13, 2004Samsung Electronics Co., Ltd.Semiconductor memory device having first and second memory architecture and memory system using the sameUS6765812Jan 17, 2002Jul 20, 2004Honeywell International Inc.Enhanced memory module architectureUS6766469Jan 25, 2001Jul 20, 2004Hewlett-Packard Development Company, L.P.Hot-replace of memoryUS6771526Feb 11, 2002Aug 3, 2004Micron Technology, Inc.Method and apparatus for data transferUS6772359Nov 30, 2000Aug 3, 2004Hyundai Electronics Industries Co., Ltd.Clock control circuit for Rambus DRAMUS6779097Sep 20, 2002Aug 17, 2004Mosaid Technologies IncorporatedHigh bandwidth memory interfaceUS6785767Dec 26, 2000Aug 31, 2004Intel CorporationHybrid mass storage system and method with two different types of storage mediumUS6791877Jun 10, 2002Sep 14, 2004Renesas Technology CorporationSemiconductor device with non-volatile memory and random access memoryUS6795899Mar 22, 2002Sep 21, 2004Intel CorporationMemory system with burst length shorter than prefetch lengthUS6799241Jan 3, 2002Sep 28, 2004Intel CorporationMethod for dynamically adjusting a memory page closing policyUS6801989Jun 28, 2001Oct 5, 2004Micron Technology, Inc.Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using sameUS6807598Jan 22, 2002Oct 19, 2004Rambus Inc.Integrated circuit device having double data rate capabilityUS6807655Jul 16, 2002Oct 19, 2004Lsi Logic CorporationAdaptive off tester screening method based on intrinsic die parametric measurementsUS6816991Nov 27, 2001Nov 9, 2004Sun Microsystems, Inc.Built-in self-testing for double data rate input/outputUS6819602Oct 23, 2002Nov 16, 2004Samsung Electronics Co., Ltd.Multimode data buffer and method for controlling propagation delay timeUS6819617Jun 2, 2003Nov 16, 2004Samsung Electronics Co., Ltd.System and method for performing partial array self-refresh operation in a semiconductor memory deviceUS6820163Sep 18, 2000Nov 16, 2004Intel CorporationBuffering data transfer between a chipset and memory modulesUS6820169Sep 25, 2001Nov 16, 2004Intel CorporationMemory control with lookahead power managementUS6826104Aug 26, 2002Nov 30, 2004Kabushiki Kaisha ToshibaSynchronous semiconductor memoryUS6839290Sep 15, 2003Jan 4, 2005Intel CorporationMethod, apparatus, and system for high speed data transfer using source synchronous data strobeUS6845027Dec 30, 2002Jan 18, 2005Infineon Technologies AgSemiconductor chipUS6845055Jun 15, 2004Jan 18, 2005Fujitsu LimitedSemiconductor memory capable of transitioning from a power-down state in a synchronous mode to a standby state in an asynchronous mode without setting by a control registerUS6847582Mar 11, 2003Jan 25, 2005Micron Technology, Inc.Low skew clock input buffer and methodUS6850449Oct 10, 2003Feb 1, 2005Nec Electronics Corp.Semiconductor memory device having mode storing one bit data in two memory cells and method of controlling sameUS6862202Sep 23, 2003Mar 1, 2005Micron Technology, Inc.Low power memory module using restricted device activationUS6862249Feb 13, 2004Mar 1, 2005Samsung Electronics Co., Ltd.Devices and methods for controlling active termination resistors in a memory systemUS6862653Sep 18, 2000Mar 1, 2005Intel CorporationSystem and method for controlling data flow direction in a memory systemUS6873534Jan 30, 2004Mar 29, 2005Netlist, Inc.Arrangement of integrated circuits in a memory moduleUS6878570Jul 29, 2004Apr 12, 2005Samsung Electronics Co., Ltd.Thin stacked package and manufacturing method thereofUS6894933Jan 20, 2004May 17, 2005Infineon Technologies AgBuffer amplifier architecture for semiconductor memory circuitsUS6898683Aug 7, 2001May 24, 2005Fujitsu LimitedClock synchronized dynamic memory and clock synchronized integrated circuitUS6908314Jul 15, 2003Jun 21, 2005AlcatelTailored interconnect moduleUS6912778Jul 19, 2001Jul 5, 2005Micron Technology, Inc.Methods of fabricating full-wafer silicon probe cards for burn-in and testing of semiconductor devicesUS6914786Jun 14, 2001Jul 5, 2005Lsi Logic CorporationConverter deviceUS6917219Mar 12, 2003Jul 12, 2005Xilinx, Inc.Multi-chip programmable logic device having configurable logic circuitry and configuration data storage on different diceUS6922371May 28, 2002Jul 26, 2005Nec Electronics CorporationSemiconductor storage deviceUS6930900Jan 27, 2004Aug 16, 2005Netlist, Inc.Arrangement of integrated circuits in a memory moduleUS6930903Jan 27, 2004Aug 16, 2005Netlist, Inc.Arrangement of integrated circuits in a memory moduleUS6938119Oct 18, 2002Aug 30, 2005Sun Microsystems, Inc.DRAM power managementUS6943450Aug 30, 2004Sep 13, 2005Micron Technology, Inc.Packaged microelectronic devices and methods of forming sameUS6944748Jul 26, 2001Sep 13, 2005Stmicroelectronics SaSignal processor executing variable size instructions using parallel memory banks that do not include any no-operation type codes, and corresponding methodUS6947341Dec 9, 2004Sep 20, 2005Micron Technology, Inc.Integrated semiconductor memory chip with presence detect data capabilityUS6951982Dec 18, 2002Oct 4, 2005Micron Technology, Inc.Packaged microelectronic component assembliesUS6952794Oct 10, 2002Oct 4, 2005Ching-Hung LuMethod, system and apparatus for scanning newly added disk drives and automatically updating RAID configuration and rebuilding RAID dataUS6961281Sep 12, 2003Nov 1, 2005Sun Microsystems, Inc.Single rank memory module for use in a two-rank memory module systemUS6968416Feb 15, 2002Nov 22, 2005International Business Machines CorporationMethod, system, and program for processing transaction requests during a pendency of a delayed read request in a system including a bus, a target device and devices capable of accessing the target device over the busUS6968419Feb 13, 1998Nov 22, 2005Intel CorporationMemory module having a memory module controller controlling memory transactions for a plurality of memory devicesUS6970968Feb 13, 1998Nov 29, 2005Intel CorporationMemory module controller for providing an interface between a system memory controller and a plurality of memory devices on a memory moduleUS6980021Jun 18, 2004Dec 27, 2005Inphi CorporationOutput buffer with time varying source impedance for driving capacitively-terminated transmission linesUS6986118Sep 26, 2003Jan 10, 2006Infineon Technologies AgMethod for controlling semiconductor chips and control apparatusUS6992501Mar 15, 2004Jan 31, 2006Staktek Group L.P.Reflection-control system and methodUS6992950Aug 21, 2003Jan 31, 2006Mosaid Technologies IncorporatedDelay locked loop implementation in a synchronous dynamic random access memoryUS7000062Feb 10, 2005Feb 14, 2006Rambus Inc.System and method featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devicesUS7003618Mar 11, 2005Feb 21, 2006Rambus Inc.System featuring memory modules that include an integrated circuit buffer devicesUS7003639Jun 21, 2004Feb 21, 2006Rambus Inc.Memory controller with power management logicUS7007095Dec 7, 2001Feb 28, 2006Redback Networks Inc.Method and apparatus for unscheduled flow control in packet formUS7007175Dec 4, 2001Feb 28, 2006Via Technologies, Inc.Motherboard with reduced power consumptionUS7010642Sep 28, 2004Mar 7, 2006Rambus Inc.System featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devicesUS7010736Jul 22, 2002Mar 7, 2006Advanced Micro Devices, Inc.Address sequencer within BIST (Built-in-Self-Test) systemUS7024518Mar 13, 2002Apr 4, 2006Intel CorporationDual-port buffer-to-memory interfaceUS7026708Jul 14, 2003Apr 11, 2006Staktek Group L.P.Low profile chip scale stacking system and methodUS7028215Jun 25, 2002Apr 11, 2006Hewlett-Packard Development Company, L.P.Hot mirroring in a computer system with redundant memory subsystemsUS7028234Sep 27, 2002Apr 11, 2006Infineon Technologies AgMethod of self-repairing dynamic random access memoryUS7033861May 18, 2005Apr 25, 2006Staktek Group L.P.Stacked module systems and methodUS7035150Oct 31, 2002Apr 25, 2006Infineon Technologies AgMemory device with column select being variably delayedUS7043599Oct 9, 2002May 9, 2006Rambus Inc.Dynamic memory supporting simultaneous refresh and data-access transactionsUS7045396May 16, 2003May 16, 2006Amkor Technology, Inc.Stackable semiconductor package and method for manufacturing sameUS7045901Feb 21, 2003May 16, 2006Megic CorporationChip-on-chip connection with second chip located in rectangular open window hole in printed circuit boardUS7046538Sep 1, 2004May 16, 2006Micron Technology, Inc.Memory stacking system and methodUS7053470Feb 19, 2005May 30, 2006Azul Systems, Inc.Multi-chip package having repairable embedded memories on a system chip with an EEPROM chip storing repair informationUS7053478Aug 9, 2004May 30, 2006Staktek Group L.P.Pitch change and chip scale stacking systemUS7058776Mar 25, 2003Jun 6, 2006Samsung Electronics Co., Ltd.Asynchronous memory using source synchronous transfer and system employing the sameUS7058863Apr 25, 2002Jun 6, 2006Kabushiki Kaisha ToshibaSemiconductor integrated circuitUS7061784Jul 8, 2004Jun 13, 2006Infineon Technologies AgSemiconductor memory moduleUS7061823Aug 24, 2004Jun 13, 2006Promos Technologies Inc.Limited output address register technique providing selectively variable write latency in DDR2 (double data rate two) integrated circuit memory devicesUS7066741May 30, 2003Jun 27, 2006Staktek Group L.P.Flexible circuit connector for stacked chip moduleUS7075175Apr 22, 2004Jul 11, 2006Qualcomm IncorporatedSystems and methods for testing packaged diesUS7079396 *Jun 14, 2004Jul 18, 2006Sun Microsystems, Inc.Memory module coolingUS7079441Feb 4, 2005Jul 18, 2006Infineon Technologies AgMethods and apparatus for implementing a power down in a memory deviceUS7079446Aug 12, 2004Jul 18, 2006Integrated Device Technology, Inc.DRAM interface circuits having enhanced skew, slew rate and impedance controlUS7085152Dec 29, 2003Aug 1, 2006Intel CorporationMemory system segmented power supply and controlUS7085941Apr 16, 2003Aug 1, 2006Fujitsu LimitedClock control apparatus and method, for a memory controller, that processes a block access into single continuous macro access while minimizing power consumptionUS7089438Jun 25, 2002Aug 8, 2006Micron Technology, Inc.Circuit, system and method for selectively turning off internal clock driversUS7093101Nov 4, 2005Aug 15, 2006Microsoft CorporationDynamic data structures for tracking file system free space in a flash memory deviceUS7103730Apr 9, 2002Sep 5, 2006Intel CorporationMethod, system, and apparatus for reducing power consumption of a memoryUS7119428Dec 28, 2004Oct 10, 2006Hitachi, Ltd.Semiconductor deviceUS7120727Jun 19, 2003Oct 10, 2006Micron Technology, Inc.Reconfigurable memory module and methodUS7126399May 27, 2004Oct 24, 2006Altera CorporationMemory interface phase-shift circuitry to support multiple frequency rangesUS7127567Dec 18, 2003Oct 24, 2006Intel CorporationPerforming memory RAS operations over a point-to-point interconnectUS7133960Dec 31, 2003Nov 7, 2006Intel CorporationLogical to physical address mapping of chip selectsUS7136978May 28, 2003Nov 14, 2006Renesas Technology CorporationSystem and method for using dynamic random access memory and flash memoryUS7149145Jul 19, 2004Dec 12, 2006Micron Technology, Inc.Delay stage-interweaved analog DLL/PLLUS7149824Jul 10, 2002Dec 12, 2006Micron Technology, Inc.Dynamically setting burst length of memory device by applying signal to at least one external pin during a read or write transactionUS7173863Mar 8, 2004Feb 6, 2007Sandisk CorporationFlash controller cache architectureUS7200021Dec 10, 2004Apr 3, 2007Infineon Technologies AgStacked DRAM memory chip for a dual inline memory module (DIMM)US7205789Aug 25, 2005Apr 17, 2007Chris KarabatsosTermination arrangement for high speed data rate multi-drop data bit connectionsUS7210059Aug 19, 2003Apr 24, 2007Micron Technology, Inc.System and method for on-board diagnostics of memory modulesUS7215561Aug 21, 2003May 8, 2007Samsung Electronics Co., Ltd.Semiconductor memory system having multiple system data busesUS7218566Apr 28, 2005May 15, 2007Network Applicance, Inc.Power management of memory via wake/sleep cyclesUS7224595Jul 30, 2004May 29, 2007International Business Machines Corporation276-Pin buffered memory module with enhanced fault toleranceUS7228264Apr 4, 2002Jun 5, 2007Infineon Technologies AgProgram-controlled unitUS7231562Jan 9, 2004Jun 12, 2007Infineon Technologies AgMemory module, test system and method for testing one or a plurality of memory modulesUS7233541Jun 7, 2005Jun 19, 2007Sony CorporationStorage deviceUS7234081Feb 4, 2004Jun 19, 2007Hewlett-Packard Development Company, L.P.Memory module with testing logicUS7243185Apr 5, 2004Jul 10, 2007Super Talent Electronics, Inc.Flash memory system with a high-speed flash controllerUS7245541Aug 31, 2005Jul 17, 2007Micron Technology, Inc.Active termination controlUS7254036Apr 7, 2005Aug 7, 2007Netlist, Inc.High density memory module using stacked printed circuit boardsUS7266639Dec 10, 2004Sep 4, 2007Infineon Technologies AgMemory rank decoder for a multi-rank Dual Inline Memory Module (DIMM)US7269042Apr 28, 2006Sep 11, 2007Micron Technology, Inc.Memory stacking system and methodUS7269708Apr 20, 2004Sep 11, 2007Rambus Inc.Memory controller for non-homogenous memory systemUS7274583Jun 1, 2005Sep 25, 2007PostechMemory system having multi-terminated multi-drop busUS7286436Mar 7, 2005Oct 23, 2007Netlist, Inc.High-density memory module utilizing low-density memory componentsUS7289386Jul 1, 2005Oct 30, 2007Netlist, Inc.Memory module decoderUS7296754May 10, 2005Nov 20, 2007Renesas Technology Corp.IC card moduleUS7299330Aug 17, 2004Nov 20, 2007Mosaid Technologies IncorporatedHigh bandwidth memory interfaceUS7302598Apr 23, 2004Nov 27, 2007Fujitsu LimitedApparatus to reduce the internal frequency of an integrated circuit by detecting a drop in the voltage and frequencyUS7307863Aug 2, 2005Dec 11, 2007Inphi CorporationProgrammable strength output buffer for RDIMM address registerUS7317250Sep 30, 2004Jan 8, 2008Kingston Technology CorporationHigh density memory card assemblyUS7363422Jan 28, 2004Apr 22, 2008Rambus Inc.Configurable width buffered moduleUS7366947Apr 20, 2006Apr 29, 2008International Business Machines CorporationHigh reliability memory module with a fault tolerant address and command busUS7379316Sep 1, 2006May 27, 2008Metaram, Inc.Methods and apparatus of stacking DRAMsUS7386656Sep 20, 2006Jun 10, 2008Metaram, Inc.Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuitUS7392338Sep 20, 2006Jun 24, 2008Metaram, Inc.Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuitsUS7408393Mar 8, 2007Aug 5, 2008Inphi CorporationMaster-slave flip-flop and clocking schemeUS7409492May 26, 2006Aug 5, 2008Hitachi, Ltd.Storage system using flash memory modules logically grouped for wear-leveling and RAIDUS7428644Jun 20, 2003Sep 23, 2008Micron Technology, Inc.System and method for selective memory module power managementUS7437579May 11, 2006Oct 14, 2008Micron Technology, Inc.System and method for selective memory module power managementUS7441064Mar 13, 2006Oct 21, 2008Via Technologies, Inc.Flexible width data protocolUS7457122 *Jul 13, 2006Nov 25, 2008Fu Zhun Precision Industry (Shen Zhen) Co., Ltd.Memory module assembly including a clip for mounting a heat sink thereonUS7464225Sep 26, 2005Dec 9, 2008Rambus Inc.Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topologyUS7472220Sep 20, 2006Dec 30, 2008Metaram, Inc.Interface circuit system and method for performing power management operations utilizing power management signalsUS7474576Mar 21, 2008Jan 6, 2009Kingston Technology Corp.Repairing Advanced-Memory Buffer (AMB) with redundant memory buffer for repairing DRAM on a fully-buffered memory-moduleUS7480147 *Oct 13, 2006Jan 20, 2009Dell Products L.P.Heat dissipation apparatus utilizing empty component slotUS7480774Apr 1, 2003Jan 20, 2009International Business Machines CorporationMethod for performing a command cancel function in a DRAMUS7496777Oct 12, 2005Feb 24, 2009Sun Microsystems, Inc.Power throttling in a memory systemUS7515453Jun 23, 2006Apr 7, 2009Metaram, Inc.Integrated memory core and memory interface circuitUS7532537Jan 19, 2006May 12, 2009Netlist, Inc.Memory module with a circuit providing load isolation and memory domain translationUS7539800Jul 30, 2004May 26, 2009International Business Machines CorporationSystem, method and storage medium for providing segment level sparingUS7573136May 27, 2005Aug 11, 2009Micron Technology, Inc.Semiconductor device assemblies and packages including multiple semiconductor device componentsUS7580312Jul 31, 2006Aug 25, 2009Metaram, Inc.Power saving system and method for use with a plurality of memory circuitsUS7581121Jun 14, 2005Aug 25, 2009Rambus Inc.System for a memory device having a power down mode and methodUS7581127Oct 20, 2006Aug 25, 2009Metaram, Inc.Interface circuit system and method for performing power saving operations during a command-related latencyUS7590796Sep 20, 2006Sep 15, 2009Metaram, Inc.System and method for power management in memory systemsUS7599205Mar 25, 2008Oct 6, 2009Metaram, Inc.Methods and apparatus of stacking DRAMsUS7606245Aug 18, 2005Oct 20, 2009Cisco Technology, Inc.Distributed packet processing architecture for network access serversUS7609567Oct 27, 2009Metaram, Inc.System and method for simulating an aspect of a memory circuitUS7613880Nov 27, 2003Nov 3, 2009Renesas Technology Corp.Memory module, memory system, and information deviceUS7724589Jul 31, 2006May 25, 2010Google Inc.System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuitsUS7730338Apr 29, 2008Jun 1, 2010Google Inc.Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuitsUS7761724Jul 20, 2010Google Inc.Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuitUS20010000822Dec 28, 2000May 3, 2001Dell Timothy JayDynamic configuration of memory module using presence detect dataUS20010003198Nov 29, 2000Jun 7, 2001Chung-Che WuMethod for timing setting of a system memoryUS20010011322Jun 22, 1998Aug 2, 2001Patrick F. StoltData strobe for faster data access from a memory arrayUS20010021106Jan 14, 1999Sep 13, 2001Rick WeberStacked printed circuit board memory moduleUS20010021137Jan 5, 2001Sep 13, 2001Yasukazu KaiDynamic random access memoryUS20010046163May 18, 2001Nov 29, 2001Fujitsu LimitedMemory system and memory controller with reliable data latch operationUS20020004897Dec 27, 2000Jan 10, 2002Min-Cheng KaoData processing apparatus for executing multiple instruction setsUS20020015340Jul 25, 2001Feb 7, 2002Victor BatinovichMethod and apparatus for memory module circuit interconnectionUS20020019961Aug 17, 2001Feb 14, 2002Blodgett Greg A.Device and method for repairing a semiconductor memoryUS20020034068Nov 27, 2001Mar 21, 2002Rick WeberStacked printed circuit board memory module and method of augmenting memory thereinUS20020038405Sep 30, 1998Mar 28, 2002Michael W. LeddigeMethod and apparatus for implementing multiple memory buses on a memory moduleUS20020041507Nov 21, 2001Apr 11, 2002Woo Steven C.Methods and systems for reducing heat flux in memory systemsUS20020051398Sep 12, 2001May 2, 2002Seiko Epson CorporationSemiconductor device, method for refreshing the same, system memory, and electronics apparatusUS20020060945Apr 12, 2001May 23, 2002Fujitsu LimitedSynchronous semiconductor device and method for latching input signalsUS20020064073Nov 30, 2000May 30, 2002Pien ChienDram module and method of using sram to replace damaged dram cellUS20020064083Jun 19, 2001May 30, 2002Ryu Dong-RyulClock generating circuits controlling activation of a delay locked loop circuit on transition to a standby mode of a semiconductor memory device and methods for operating the sameUS20020089831Jan 9, 2001Jul 11, 2002Forthun John A.Module with one side stacked memoryUS20020089970Feb 7, 2002Jul 11, 2002Kabushiki Kaisha ToshibaMultimedia private branch exchanger and private branch exchange systemUS20020121650Feb 27, 2002Sep 5, 2002Masanori MinamioResin-encapsulated semiconductor device and method for manufacturing the sameUS20020121670Feb 27, 2002Sep 5, 2002Matsushita Electric Industrial Co., Ltd.Lead frameUS20020124195Nov 4, 1998Sep 5, 2002Puthiya K. NizarMethod and apparatus for power management in a memory subsystemUS20020129204Mar 6, 2001Sep 12, 2002Lance LeighnorHypercache RAM based disk emulation and methodUS20020145900Dec 20, 2001Oct 10, 2002Scott SchaeferLow power memory module using restricted RAM activationUS20020165706May 3, 2001Nov 7, 2002Raynham Michael B.Memory controller emulatorUS20020174274Aug 17, 2001Nov 21, 2002Wu Kun HoDDR and QDR converter and interface card, motherboard and memory module interface using the sameUS20020184438Jan 7, 2002Dec 5, 2002Fujitsu LimitedMemory control systemUS20030002262Jul 2, 2002Jan 2, 2003Martin BenisekElectronic printed circuit board having a plurality of identically designed, housing-encapsulated semiconductor memoriesUS20030011993 *Jun 28, 2001Jan 16, 2003Intel CorporationHeat transfer apparatusUS20030021175Jul 26, 2002Jan 30, 2003Jong Tae KwakLow power type Rambus DRAMUS20030026155Jun 25, 2002Feb 6, 2003Mitsubishi Denki Kabushiki KaishaSemiconductor memory module and register buffer device for use in the sameUS20030026159Jul 31, 2002Feb 6, 2003Infineon Technologies North America Corp.Fuse programmable I/O organizationUS20030035312Oct 2, 2002Feb 20, 2003Intel CorporationMemory module having buffer for isolating stacked memory devicesUS20030039158Sep 30, 2002Feb 27, 2003Masashi HoriguchiSemiconductor device, such as a synchronous dram, including a control circuit for reducing power consumptionUS20030041295Aug 24, 2001Feb 27, 2003Chien-Tzu HouMethod of defects recovery and status display of dramUS20030061458Sep 25, 2001Mar 27, 2003Wilcox Jeffrey R.Memory control with lookahead power managementUS20030061459Sep 27, 2001Mar 27, 2003Nagi AbouleneinMethod and apparatus for memory access scheduling to reduce memory access latencyUS20030093614Oct 18, 2002May 15, 2003Sun MicrosystemsDram power managementUS20030101392Apr 24, 2002May 29, 2003Lee Chen-TsaiMethod of testing memory with continuous, varying dataUS20030105932Nov 30, 2001Jun 5, 2003David Howard S.Emulation of memory clock enable pin and use of chip select for memory power controlUS20030117875Sep 26, 2002Jun 26, 2003Lee Kang SeolPower-up signal generator for semiconductor memory devicesUS20030123389Sep 20, 2002Jul 3, 2003Russell Patrick GeneApparatus and method for controlling data transmissionUS20030126338Dec 31, 2001Jul 3, 2003Dodd James M.Memory bus termination with memory unit having termination controlUS20030131160Oct 22, 2002Jul 10, 2003Hampel Craig E.Timing calibration apparatus and method for a memory device signaling systemUS20030145163Jan 17, 2003Jul 31, 2003Jong-Cheul SeoElectronic system and refresh methodUS20030158995Feb 15, 2002Aug 21, 2003Ming-Hsien LeeMethod for DRAM control with adjustable page sizeUS20030164539Mar 1, 2002Sep 4, 2003Sampson Taiwan Ltd.Method for stacking semiconductor package units and stacked packageUS20030182513Mar 22, 2002Sep 25, 2003Dodd James M.Memory system with burst length shorter than prefetch lengthUS20030183934Mar 29, 2002Oct 2, 2003Barrett Joseph C.Method and apparatus for stacking multiple die in a flip chip semiconductor packageUS20030189868Apr 9, 2002Oct 9, 2003Riesenman Robert J.Early power-down digital memory device and methodUS20030189870Apr 5, 2002Oct 9, 2003Wilcox Jeffrey R.Individual memory page activity timing method and systemUS20030191888Apr 9, 2002Oct 9, 2003Klein Dean A.Method and system for dynamically operating memory in a power-saving error correction modeUS20030191915Apr 9, 2002Oct 9, 2003Alankar SaxenaMethod, system, and apparatus for reducing power consumption of a memoryUS20030200382Apr 18, 2002Oct 23, 2003Wells Owen NewtonMethods and apparatus for backing up a memory deviceUS20030200474Apr 16, 2003Oct 23, 2003Fujitsu LimitedClock control apparatus and method for a memory controllerUS20030205802Feb 19, 2003Nov 6, 2003Segaram Para KanagasabaiMethod of bonding a semiconductor die without an ESD circuit and a separate ESD circuit to an external lead, and a semiconductor device made therebyUS20030206476May 6, 2002Nov 6, 2003Micron Technology, Inc.Low power consumption memory device having row-to-column shortUS20030217303May 20, 2002Nov 20, 2003Hitachi, Ltd.Interface circuitUS20030223290Apr 29, 2003Dec 4, 2003Park Myun-JooSemiconductor memory device with data bus scheme for reducing high frequency noiseUS20030227798Jun 7, 2002Dec 11, 2003Pax George EReduced power registered memory module and methodUS20030229821Jun 5, 2002Dec 11, 2003Kenneth MaMethod and apparatus for adaptive power management of memoryUS20030231540Jun 18, 2002Dec 18, 2003Nanoamp Solutions, Inc.DRAM with total self refresh and control circuitUS20030231542Jun 14, 2002Dec 18, 2003Zaharinova-Papazova Vesselina K.Power governor for dynamic ramUS20040016994Jul 25, 2003Jan 29, 2004Siliconware Precision Industries Co., Ltd.Semiconductor package and fabricating method thereofUS20040027902Jun 27, 2003Feb 12, 2004Mitsubishi Denki Kabushiki KaishaSemiconductor device with reduced current consumption in standby stateUS20040034732Apr 4, 2003Feb 19, 2004Network Appliance, Inc.Apparatus and method for placing memory into self-refresh stateUS20040034755Aug 16, 2002Feb 19, 2004Laberge Paul A.Latency reduction using negative clock edge and read flagsUS20040037133Aug 21, 2003Feb 26, 2004Park Myun-JooSemiconductor memory system having multiple system data busesUS20040044808Aug 29, 2002Mar 4, 2004Intel Corporation (A Delaware Corporation)Slave I/O driver calibration using error-nulling master referenceUS20040047228Sep 4, 2003Mar 11, 2004Cascade Semiconductor CorporationAsynchronous hidden refresh of semiconductor memoryUS20040057317Sep 23, 2003Mar 25, 2004Scott SchaeferLow power memory module using restricted device activationUS20040064647Feb 21, 2003Apr 1, 2004Microsoft CorporationMethod and apparatus to reduce power consumption and improve read/write performance of hard disk drives using non-volatile memoryUS20040064767Sep 27, 2002Apr 1, 2004Infineon Technologies North America Corp.Method of self-repairing dynamic random access memoryUS20040083324Nov 18, 2002Apr 29, 2004Josef RabinovitzLarge array of mass data storage devices connected to a computer by a serial linkUS20040088475Oct 31, 2002May 6, 2004Infineon Technologies North America Corp.Memory device with column select being variably delayedUS20040117723Oct 29, 2003Jun 17, 2004Foss Richard C.Error correction scheme for memoryUS20040123173Dec 23, 2002Jun 24, 2004Emberling Brian D.Controlling the propagation of a control signal by means of variable I/O delay compensation using a programmable delay circuit and detection sequenceUS20040125635Nov 17, 2003Jul 1, 2004Maksim KuzmenkaMemory system and memory subsystemUS20040133736Dec 18, 2003Jul 8, 2004Samsung Electronics Co., Ltd.Memory module device for use in high-frequency operationUS20040139359Jan 9, 2003Jul 15, 2004Samson Eric C.Power/performance optimized memory controller considering processor power statesUS20040145963Jan 16, 2004Jul 29, 2004Byon Gyung-SuSemiconductor device including duty cycle correction circuitUS20040151038Dec 1, 2003Aug 5, 2004Hermann RuckerbauerMemory module and method for operating a memory module in a data memory systemUS20040174765Mar 4, 2004Sep 9, 2004Samsung Electronics Co., Ltd.Double data rate synchronous dynamic random access memory semiconductor deviceUS20040177079Mar 5, 2003Sep 9, 2004Ilya GluhovskyModeling overlapping of memory references in a queueing system modelUS20040178824Mar 11, 2003Sep 16, 2004Micron Technology, Inc.Low skew clock input buffer and methodUS20040184324Mar 30, 2004Sep 23, 2004Pax George EReduced power registered memory module and methodUS20040186956Jan 28, 2004Sep 23, 2004Richard PeregoConfigurable width buffered moduleUS20040188704Feb 11, 2004Sep 30, 2004Intel Corporation, A Delaware CorporationBuffering and interleaving data transfer between a chipset and memory modulesUS20040196732Apr 1, 2004Oct 7, 2004Sang-Bo LeeMulti-stage output multiplexing circuits and methods for double data rate synchronous memory devicesUS20040205433Apr 14, 2003Oct 14, 2004International Business Machines CorporationHigh reliability memory module with a fault tolerant address and command busUS20040208173Apr 15, 2004Oct 21, 2004Infineon Technologies AgScheduler for signaling a time outUS20040225858May 9, 2003Nov 11, 2004Brueggen Christopher M.Systems and methods for processor memory allocationUS20040228166Mar 3, 2004Nov 18, 2004Georg BraunBuffer chip and method for actuating one or more memory arrangementsUS20040228203Dec 22, 2003Nov 18, 2004Kie-Bong KooData input device in semiconductor memory deviceUS20040230932Sep 26, 2003Nov 18, 2004Rory DickmannMethod for controlling semiconductor chips and control apparatusUS20040236877Jun 16, 2004Nov 25, 2004Lee A. BurtonSwitch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM)US20040250989 *Feb 10, 2004Dec 16, 2004Yun-Hyeok ImClothespin type heat dissipating apparatus for semiconductor moduleUS20040256638May 18, 2004Dec 23, 2004Richard PeregoConfigurable width buffered module having a bypass circuitUS20040257847Apr 21, 2004Dec 23, 2004Yoshinori MatsuiMemory module and memory systemUS20040260957Jun 20, 2003Dec 23, 2004Jeddeloh Joseph M.System and method for selective memory module power managementUS20040264255Jun 24, 2003Dec 30, 2004Micron Technology, Inc.Memory device having data paths with multiple speedsUS20040268161Jun 30, 2003Dec 30, 2004Ross Jason MReference voltage generatorUS20050018495Jan 29, 2004Jan 27, 2005Netlist, Inc.Arrangement of integrated circuits in a memory moduleUS20050021874Jan 30, 2004Jan 27, 2005Georgiou Christos J.Single chip protocol converterUS20050024963Jul 8, 2004Feb 3, 2005Infineon Technologies AgSemiconductor memory moduleUS20050027928Nov 12, 2003Feb 3, 2005M-Systems Flash Disk Pioneers, Ltd.SDRAM memory device with an embedded NAND flash controllerUS20050028038Jul 30, 2003Feb 3, 2005Pomaranski Ken GaryPersistent volatile memory fault trackingUS20050036350May 26, 2004Feb 17, 2005So Byung-SeMemory moduleUS20050041504Sep 28, 2004Feb 24, 2005Perego Richard E.Method of operating a memory system including an integrated circuit buffer deviceUS20050044303Sep 28, 2004Feb 24, 2005Perego Richard E.Memory system including an integrated circuit buffer deviceUS20050044305Jul 8, 2004Feb 24, 2005Infineon Technologies AgSemiconductor memory moduleUS20050047192Jul 21, 2004Mar 3, 2005Renesas Technology Corp.Semiconductor integrated circuitUS20050071543Sep 29, 2003Mar 31, 2005Ellis Robert M.Memory buffer device integrating refreshUS20050078532Jul 30, 2004Apr 14, 2005Hermann RuckerbauerSemiconductor memory moduleUS20050081085Sep 29, 2003Apr 14, 2005Ellis Robert M.Memory buffer device integrating ECCUS20050099834Nov 3, 2004May 12, 2005Elpida Memory, IncStacked memory, memory module and memory systemUS20050102590Nov 6, 2003May 12, 2005International Business Machines CorporationMethod for performing a burn-in testUS20050105318Oct 31, 2003May 19, 2005Seiji FunabaMemory module, memory chip, and memory systemUS20050108460Nov 14, 2003May 19, 2005Intel CorporationPartial bank DRAM refreshUS20050127531Jan 24, 2005Jun 16, 2005Tay Wuu Y.Method for ball grid array chip packages having improved testing and stacking characteristicsUS20050132158Jan 18, 2005Jun 16, 2005Rambus Inc.Memory device signaling system and method with independent timing calibration for parallel signal pathsUS20050135176Dec 18, 2003Jun 23, 2005Siva RamakrishnanSynchronizing memory copy operations with memory accessesUS20050138267Dec 23, 2003Jun 23, 2005Bains Kuljit S.Integral memory buffer and serial presence detect capability for fully-buffered memory modulesUS20050138304Dec 18, 2003Jun 23, 2005Siva RamakrishnanPerforming memory RAS operations over a point-to-point interconnectUS20050139977Dec 23, 2004Jun 30, 2005Elpida Memory, IncSemiconductor integrated circuit deviceUS20050141199Dec 24, 2003Jun 30, 2005Super Talent Electronics Inc.Heat Sink Riveted to Memory Module with Upper Slots and Open Bottom Edge for Air FlowUS20050149662Feb 10, 2005Jul 7, 2005Perego Richard E.System having a plurality of integrated circuit buffer devicesUS20050152212Jan 5, 2005Jul 14, 2005Sunplus Technology Co., Ltd.Memory controller capable of estimating memory power consumptionUS20050156934Mar 11, 2005Jul 21, 2005Perego Richard E.System featuring memory modules that include an integrated circuit buffer devicesUS20050166026Jul 13, 2004Jul 28, 2005Fred WareConfigurable width buffered module having switch elementsUS20050193163Apr 29, 2005Sep 1, 2005Perego Richard E.Integrated circuit buffer deviceUS20050194676Mar 3, 2005Sep 8, 2005Matsushita Electric Industrial Co., Ltd.Resin-encapsulated semiconductor device and lead frame, and method for manufacturing the sameUS20050194991Mar 8, 2004Sep 8, 2005Navneet DourMethod and apparatus for PVT controller for programmable on die terminationUS20050195629Mar 2, 2004Sep 8, 2005Leddige Michael W.Interchangeable connection arrays for double-sided memory module placementUS20050201063 *Oct 6, 2004Sep 15, 2005Hae-Hyung LeeSemiconductor module with heat sink and method thereofUS20050204111Mar 10, 2004Sep 15, 2005Rohit NatarajanCommand scheduling for dual-data-rate two (DDR2) memory devicesUS20050207255May 25, 2005Sep 22, 2005Perego Richard ESystem having a controller device, a buffer device and a plurality of memory devicesUS20050210196May 13, 2005Sep 22, 2005Perego Richard EMemory module having an integrated circuit buffer deviceUS20050223179May 17, 2005Oct 6, 2005Perego Richard EBuffer device and method of operation in a buffer deviceUS20050224948Jan 13, 2005Oct 13, 2005Jong-Joo LeeSemiconductor device package having buffered memory module and method thereofUS20050232049Apr 20, 2005Oct 20, 2005Hynix Semiconductor Inc.Semiconductor memory deviceUS20050235119Jun 9, 2005Oct 20, 2005Microsoft CorporationMethods and mechanisms for proactive memory managementUS20050235131Apr 20, 2004Oct 20, 2005Ware Frederick AMemory controller for non-homogeneous memory systemUS20050237838Dec 22, 2004Oct 27, 2005Jong-Tae KwakRefresh control circuit and method for multi-bank structure DRAMUS20050243635Jul 6, 2005Nov 3, 2005Micron Technology, Inc.Power savings in active standby modeUS20050249011Jul 13, 2005Nov 10, 2005Canon Kabushiki KaishaMemory control device having less power consumption for backupUS20050259504Aug 12, 2004Nov 24, 2005Paul MurtughDRAM interface circuits having enhanced skew, slew rate and impedance controlUS20050265506Aug 1, 2005Dec 1, 2005Mosaid Technologies, Inc.Delay locked loop implementation in a synchronous dynamic random access memoryUS20050269715Jan 6, 2005Dec 8, 2005Cheol-Joon YooSemiconductor package, mold used in manufacturing the same, and method for manufacturing the sameUS20050278474May 25, 2005Dec 15, 2005Perersen Ryan MMethod of increasing DDR memory bandwidth in DDR SDRAM modulesUS20050281096Mar 7, 2005Dec 22, 2005Bhakta Jayesh RHigh-density memory module utilizing low-density memory componentsUS20050281123Aug 29, 2005Dec 22, 2005Micron Technology, Inc.Memory with address managementUS20050283572May 2, 2005Dec 22, 2005Yuzo IshiharaSemiconductor integrated circuit and power-saving control method thereofUS20050285174Jun 14, 2005Dec 29, 2005Nec CorporationStacked semiconductor memory deviceUS20050289292Jun 29, 2004Dec 29, 2005Morrow Warren RSystem and method for thermal throttling of memory modulesUS20050289317Mar 4, 2005Dec 29, 2005Ming-Shi LiouMethod and related apparatus for accessing memoryUS20060002201Aug 31, 2005Jan 5, 2006Micron Technology, Inc.Active termination controlUS20060010339Jun 24, 2004Jan 12, 2006Klein Dean AMemory system and method having selective ECC during low power refreshUS20060026484Sep 29, 2005Feb 2, 2006Broadcom CorporationSystem and method for interleaving data in a communication deviceUS20060038597Aug 20, 2004Feb 23, 2006Eric BeckerDelay circuit with reset-based forward path static delayUS20060039204Aug 23, 2004Feb 23, 2006Cornelius William PMethod and apparatus for encoding memory control signals to reduce pin countUS20060039205Aug 23, 2004Feb 23, 2006Cornelius William PReducing the number of power and ground pins required to drive address signals to memory modulesUS20060041711Nov 27, 2003Feb 23, 2006Renesas Technology CorporationMemory module, memory system, and information deviceUS20060041730Aug 19, 2004Feb 23, 2006Larson Douglas AMemory command delay balancing in a daisy-chained memory topologyUS20060044909Aug 31, 2004Mar 2, 2006Kinsley Thomas HMethod and system for reducing the peak current in refreshing dynamic random access memory devicesUS20060044913Jul 28, 2005Mar 2, 2006Klein Dean AMemory system and method using ECC to achieve low power refreshUS20060049502May 9, 2005Mar 9, 2006Staktek Group, L.P.Module thermal management system and methodUS20060050574Oct 26, 2005Mar 9, 2006Harald StreifMemory device with column select being variably delayedUS20060056244Sep 15, 2004Mar 16, 2006Ware Frederick AMemory systems with variable delays for write data signalsUS20060062047Jul 1, 2005Mar 23, 2006Bhakta Jayesh RMemory module decoderUS20060067141Jul 23, 2003Mar 30, 2006Perego Richard EIntegrated circuit buffer deviceUS20060085616Oct 20, 2004Apr 20, 2006Zeighami Roy MMethod and system for dynamically adjusting DRAM refresh rateUS20060087900Oct 20, 2005Apr 27, 2006Infineon Technologies AgSemi-conductor component, as well as a process for the in-or output of test dataUS20060090031Oct 21, 2004Apr 27, 2006Microsoft CorporationUsing external memory devices to improve system performanceUS20060090054Oct 24, 2005Apr 27, 2006Hee-Joo ChoiSystem controlling interface timing in memory module and related methodUS20060106951Nov 18, 2004May 18, 2006Bains Kuljit SCommand controlling different operations in different chipsUS20060112214May 13, 2005May 25, 2006Tsuei-Chi YehMethod for applying downgraded DRAM to an electronic device and the electronic device thereofUS20060112219Nov 19, 2004May 25, 2006Gaurav ChawlaFunctional partitioning method for providing modular data storage systemsUS20060117152Jan 5, 2004Jun 1, 2006Smart Modular Technologies Inc., A California CorporationTransparent four rank memory module for standard two rank sub-systemsUS20060117160Dec 1, 2004Jun 1, 2006Intel CorporationMethod to consolidate memory usage to reduce power consumptionUS20060118933Nov 21, 2005Jun 8, 2006Tessera, Inc.Stackable frames for packaging microelectronic devicesUS20060120193Dec 3, 2004Jun 8, 2006Casper Stephen LSystem and method for reducing power consumption during extended refresh periods of dynamic random access memory devicesUS20060123265Dec 3, 2004Jun 8, 2006Hermann RuckerbauerSemiconductor memory moduleUS20060126369Dec 10, 2004Jun 15, 2006Siva RaghuramStacked DRAM memory chip for a dual inline memory module (DIMM)US20060129712Dec 10, 2004Jun 15, 2006Siva RaghuramBuffer chip for a multi-rank dual inline memory module (DIMM)US20060129740Dec 13, 2004Jun 15, 2006Hermann RuckerbauerMemory device, memory controller and method for operating the sameUS20060129755Dec 10, 2004Jun 15, 2006Siva RaghuramMemory rank decoder for a Multi-Rank Dual Inline Memory Module (DIMM)US20060133173Dec 21, 2004Jun 22, 2006Jain Sandeep KMethod, apparatus, and system for active refresh managementUS20060136791Dec 16, 2004Jun 22, 2006Klaus NierleTest method, control circuit and system for reduced time combined write window and retention testingUS20060149982Dec 30, 2004Jul 6, 2006Vogt Pete DMemory power saving stateUS20060174082Feb 3, 2005Aug 3, 2006Bellows Mark DMethod and apparatus for managing write-to-read turnarounds in an early read after write memory systemUS20060176744Feb 10, 2005Aug 10, 2006Micron Technology, Inc.Low power chip select (CS) latency optionUS20060179333Feb 9, 2005Aug 10, 2006International Business Machines CorporationPower management via DIMM read operation limiterUS20060179334Feb 9, 2005Aug 10, 2006International Business Machines CorporationDynamic power management via DIMM read operation limiterUS20060180926 *Feb 11, 2005Aug 17, 2006Rambus, Inc.Heat spreader clamping mechanism for semiconductor modulesUS20060181953Feb 11, 2005Aug 17, 2006Eric RotenbergSystems, methods and devices for providing variable-latency write operations in memory devicesUS20060195631Jan 31, 2005Aug 31, 2006Ramasubramanian RajamaniMemory buffers for merging local data from memory modulesUS20060198178Apr 28, 2006Sep 7, 2006Kinsley Thomas HMemory stacking system and methodUS20060203590Jan 30, 2006Sep 14, 2006Yuki MoriDynamic random access memories and method for testing performance of the sameUS20060206738May 11, 2006Sep 14, 2006Jeddeloh Joseph MSystem and method for selective memory module power managementUS20060233012Mar 30, 2006Oct 19, 2006Elpida Memory, Inc.Semiconductor storage device having a plurality of stacked memory chipsUS20060236165Mar 21, 2005Oct 19, 2006Cepulis Darren JManaging memory healthUS20060236201Apr 20, 2006Oct 19, 2006Gower Kevin CHigh reliability memory module with a fault tolerant address and command busUS20060248261Apr 17, 2006Nov 2, 2006Jacob Bruce LSystem and method for performing multi-rank command scheduling in DDR SDRAM memory systemsUS20060248387Apr 15, 2005Nov 2, 2006Microsoft CorporationIn-line non volatile memory disk read cache and write bufferUS20060262586Jan 19, 2006Nov 23, 2006Solomon Jeffrey CMemory module with a circuit providing load isolation and memory domain translationUS20060294295Jun 24, 2005Dec 28, 2006Yukio FukuzoDRAM chip device well-communicated with flash memory chip and multi-chip package comprising such a deviceUS20070005998Jun 30, 2005Jan 4, 2007Sandeep JainVarious apparatuses and methods for reduced power states in system memoryUS20070050530Jun 23, 2006Mar 1, 2007Rajan Suresh NIntegrated memory core and memory interface circuitUS20070058471Sep 1, 2006Mar 15, 2007Rajan Suresh NMethods and apparatus of stacking DRAMsUS20070070669Sep 26, 2005Mar 29, 2007Rambus Inc.Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topologyUS20070088995Jul 28, 2006Apr 19, 2007Rambus Inc.System including a buffered memory moduleUS20070091696Nov 15, 2004Apr 26, 2007Tim NiggemeierMemory controllerUS20070106860Nov 10, 2005May 10, 2007International Business Machines CorporationRedistribution of memory to reduce computer system power consumptionUS20070136537Dec 14, 2005Jun 14, 2007Sun Microsystems, Inc.System memory board subsystem using dram with stacked dedicated high speed point to point linksUS20070162700Dec 16, 2005Jul 12, 2007Microsoft CorporationOptimizing write and wear performance for a memoryUS20070188997Feb 14, 2006Aug 16, 2007Sun Microsystems, Inc.Interconnect design for reducing radiated emissionsUS20070192563Feb 8, 2007Aug 16, 2007Rajan Suresh NSystem and method for translating an address associated with a command communicated between a system and memory circuitsUS20070195613Feb 5, 2007Aug 23, 2007Rajan Suresh NMemory module with memory stack and interface with enhanced capabilitiesUS20070204075Feb 8, 2007Aug 30, 2007Rajan Suresh NSystem and method for reducing command scheduling constraints of memory circuitsUS20070216445Mar 14, 2006Sep 20, 2007Inphi CorporationOutput buffer with switchable output impedanceUS20070247194Apr 24, 2006Oct 25, 2007Inphi CorporationOutput buffer to drive AC-coupled terminated transmission linesUS20070288683Jun 7, 2006Dec 13, 2007Microsoft CorporationHybrid memory device with single interfaceUS20070288686Jun 8, 2006Dec 13, 2007Bitmicro Networks, Inc.Optimized placement policy for solid state storage devicesUS20070288687Jun 9, 2006Dec 13, 2007Microsoft CorporationHigh speed nonvolatile memory deviceUS20080002447Jun 29, 2006Jan 3, 2008Smart Modular Technologies, Inc.Memory supermodule utilizing point to point serial data linksUS20080010435Jun 14, 2007Jan 10, 2008Michael John Sebastian SmithMemory systems and memory modulesUS20080025108Jul 31, 2006Jan 31, 2008Metaram, Inc.System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuitsUS20080025122Jul 31, 2006Jan 31, 2008Metaram, Inc.Memory refresh system and methodUS20080025136Jul 31, 2006Jan 31, 2008Metaram, Inc.System and method for storing at least a portion of information received in association with a first operation for use in performing a second operationUS20080025137Jul 31, 2006Jan 31, 2008Metaram, Inc.System and method for simulating an aspect of a memory circuitUS20080027697Oct 26, 2006Jan 31, 2008Metaram, Inc.Memory circuit simulation system and method with power saving capabilitiesUS20080027702Jul 31, 2006Jan 31, 2008Metaram, Inc.System and method for simulating a different number of memory circuitsUS20080027703Oct 26, 2006Jan 31, 2008Metaram, Inc.Memory circuit simulation system and method with refresh capabilitiesUS20080028135Jul 31, 2006Jan 31, 2008Metaram, Inc.Multiple-component memory interface system and methodUS20080028136Jul 25, 2007Jan 31, 2008Schakel Keith RMethod and apparatus for refresh management of memory modulesUS20080028137Jul 25, 2007Jan 31, 2008Schakel Keith RMethod and Apparatus For Refresh Management of Memory ModulesUS20080031030Sep 20, 2006Feb 7, 2008Metaram, Inc.System and method for power management in memory systemsUS20080031072Jul 31, 2006Feb 7, 2008Metaram, Inc.Power saving system and method for use with a plurality of memory circuitsUS20080037353Oct 20, 2006Feb 14, 2008Metaram, Inc.Interface circuit system and method for performing power saving operations during a command-related latencyUS20080056014Jun 12, 2007Mar 6, 2008Suresh Natarajan RajanMemory device with emulated characteristicsUS20080062773Jun 12, 2007Mar 13, 2008Suresh Natarajan RajanSystem and method for simulating an aspect of a memory circuitUS20080065820Oct 3, 2007Mar 13, 2008Peter GillinghamHigh bandwidth memory interfaceUS20080082763Oct 2, 2006Apr 3, 2008Metaram, Inc.Apparatus and method for power management of memory circuits by a system or component thereofUS20080086588Dec 15, 2006Apr 10, 2008Metaram, Inc.System and Method for Increasing Capacity, Performance, and Flexibility of Flash StorageUS20080089034 *Oct 13, 2006Apr 17, 2008Dell Products L.P.Heat dissipation apparatus utilizing empty component slotUS20080098277Oct 23, 2006Apr 24, 2008International Business Machines CorporationHigh density high reliability memory module with power gating and a fault tolerant address and command busUS20080103753Oct 30, 2007May 1, 2008Rajan Suresh NMemory device with emulated characteristicsUS20080104314Oct 30, 2007May 1, 2008Rajan Suresh NMemory device with emulated characteristicsUS20080109206Oct 30, 2007May 8, 2008Rajan Suresh NMemory device with emulated characteristicsUS20080109595Oct 30, 2007May 8, 2008Rajan Suresh NSystem and method for reducing command scheduling constraints of memory circuitsUS20080109597Oct 30, 2007May 8, 2008Schakel Keith RMethod and apparatus for refresh management of memory modulesUS20080109598Oct 30, 2007May 8, 2008Schakel Keith RMethod and apparatus for refresh management of memory modulesUS20080115006Nov 13, 2007May 15, 2008Michael John Sebastian SmithSystem and method for adjusting the timing of signals associated with a memory systemUS20080120443Oct 30, 2007May 22, 2008Suresh Natarajan RajanSystem and method for reducing command scheduling constraints of memory circuitsUS20080120458Oct 30, 2007May 22, 2008Peter GillinghamHigh bandwidth memory interfaceUS20080123459Oct 26, 2006May 29, 2008Metaram, Inc.Combined signal delay and power saving system and method for use with a plurality of memory circuitsUS20080126687Oct 30, 2007May 29, 2008Suresh Natarajan RajanMemory device with emulated characteristicsUS20080126688Oct 30, 2007May 29, 2008Suresh Natarajan RajanMemory device with emulated characteristicsUS20080126689Oct 30, 2007May 29, 2008Suresh Natarajan RajanMemory device with emulated characteristicsUS20080126690Feb 5, 2007May 29, 2008Rajan Suresh NMemory module with memory stackUS20080126692Oct 30, 2007May 29, 2008Suresh Natarajan RajanMemory device with emulated characteristicsUS20080133825Oct 30, 2007Jun 5, 2008Suresh Natarajan RajanSystem and method for simulating an aspect of a memory circuitUS20080159027Jul 16, 2007Jul 3, 2008Young Ju KimSemiconductor memory device with mirror function module and using the sameUS20080170425Mar 25, 2008Jul 17, 2008Rajan Suresh NMethods and apparatus of stacking dramsUS20080239857Apr 29, 2008Oct 2, 2008Suresh Natarajan RajanInterface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuitUS20080239858Apr 29, 2008Oct 2, 2008Suresh Natarajan RajanInterface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuitsUS20090024789Oct 30, 2007Jan 22, 2009Suresh Natarajan RajanMemory circuit system and methodUS20090024790Oct 30, 2007Jan 22, 2009Suresh Natarajan RajanMemory circuit system and methodUS20090109613 *Jan 16, 2007Apr 30, 2009Qimonda AgMemory module heat sinkUS20090216939Feb 14, 2009Aug 27, 2009Smith Michael J SEmulation of abstracted DIMMs using abstracted DRAMsUS20090285031Jul 22, 2009Nov 19, 2009Suresh Natarajan RajanSystem and method for simulating an aspect of a memory circuitUS20090290442Jul 27, 2009Nov 26, 2009Rajan Suresh NMethod and circuit for configuring memory core integrated circuit dies with memory interface integrated circuit diesUS20100005218Jul 1, 2008Jan 7, 2010International Business Machines CorporationEnhanced cascade interconnected memory systemUS20100020585Oct 6, 2009Jan 28, 2010Rajan Suresh NMethods and apparatus of stacking dramsUS20100257304Jun 16, 2010Oct 7, 2010Google Inc.Apparatus and method for power management of memory circuits by a system or component thereofUS20100271888Oct 28, 2010Google Inc.System and Method for Delaying a Signal Communicated from a System to at Least One of a Plurality of Memory CircuitsUS20100281280Jul 19, 2010Nov 4, 2010Google Inc.Interface Circuit System And Method For Performing Power Management Operations In Conjunction With Only A Portion Of A Memory CircuitUSRE35733Dec 9, 1994Feb 17, 1998Circuit Components IncorporatedDevice for interconnecting integrated circuit packages to circuit boardsUSRE36839Dec 16, 1998Aug 29, 2000Philips Semiconductor, Inc.Method and apparatus for reducing power consumption in digital electronic circuitsDE102004051345B4Oct 21, 2004Aug 22, 2013Qimonda AgHalbleiter-Bauelement, Verfahren zum Ein- und/oder Ausgeben von Testdaten, sowie SpeichermodulDE102004053316A1Nov 4, 2004May 18, 2006Infineon Technologies AgOperating parameters e.g. operating temperatures, reading and selecting method for e.g. dynamic RAM, involves providing memory with registers to store parameters, where read and write access on register takes place similar to access on cellDE102005036528B4Aug 3, 2005Jan 26, 2012Qimonda AgSpeicherbaustein und Verfahren zum Betreiben eines SpeicherbausteinsEP0644547A2Sep 2, 1994Mar 22, 1995International Business Machines CorporationIntegrated multichip memory module, structure and fabricationJP3304893B2 Title not availableJP22025255A2 Title not availableJP62121978A Title not availableJP2006236388A Title not available* Cited by examinerNon-Patent CitationsReference1Bios and Kernel Developer's Guide (BKDG) Family 10h Processor, Sep. 7, 2007, Published for Processor Family Purchasers.2Buffer Device for Memory Modules (DIMM), IP.com Prior Art Database, , Feb. 10, 2007, 1 pg.3Buffer Device for Memory Modules (DIMM), IP.com Prior Art Database, <URL: http://ip.com/IPCOM/000144850>, Feb. 10, 2007, 1 pg.4Copy of Non-Final Office Action from Application No. 11/702,981 Dated Mar. 11, 2009.5Copy of Notice of Allowance from Application No. 11/763,365 Dated Oct. 20, 2010.6Fang et al., W. Power Complexity Analysis of Adiabatic SRAM, 6th Int. Conference on ASIC, vol. 1, Oct. 2005, pp. 334-337.7Final Office Action from U.S. Appl. No. 11/461,420 Dated Apr. 28, 2010.8Final Office Action from U.S. Appl. No. 11/461,420 Mailed Apr. 28, 2010.9Final Office Action from U.S. Appl. No. 11/461,430 mailed on Sep. 8, 2008.10Final Office Action from U.S. Appl. No. 11/461,435 Dated May 13, 2010.11Final Office Action From U.S. Appl. No. 11/461,435 Mailed Jan. 28, 2009.12Final Office Action from U.S. Appl. No. 11/461,435 mailed on Jan. 28, 2009.13Final Office Action from U.S. Appl. No. 11/515,167 Dated Jun. 3, 2010.14Final Office Action from U.S. Appl. No. 11/553,390 Dated Jun. 24, 2010.15Final Office Action from U.S. Appl. No. 11/672,921 Dated Jul. 23, 2010.16Final Office Action from U.S. Appl. No. 11/672,924 Dated Sep. 7, 2010.17Final Office Action from U.S. Appl. No. 11/702,960 Dated Jun. 21, 2010.18Final Office Action from U.S. Appl. No. 11/858,518 Dated Apr. 21, 2010.19Final Office Action from U.S. Appl. No. 11/858,518 Mailed Apr. 21, 2010.20Final Office Action from U.S. Appl. No. 11/929,225 Dated Aug. 27, 2010.21Final Office Action from U.S. Appl. No. 11/929,261 Dated Sep. 7, 2010.22Final Office Action from U.S. Appl. No. 11/929,286 Dated Aug. 20, 2010.23Final Office Action from U.S. Appl. No. 11/929,403 Dated Aug. 31, 2010.24Final Office Action from U.S. Appl. No. 11/929,417 Dated Aug. 31, 2010.25Final Office Action from U.S. Appl. No. 11/929,432 Dated Aug. 20, 2010.26Final Office Action from U.S. Appl. No. 11/929,450 Dated Aug. 20, 2010.27Final Office Action from U.S. Appl. No. 11/929,500 Dated Jun. 24, 2010.28Final Office Action from U.S. Appl. No. 11/929,631 Dated Nov. 18, 2010.29Final Office Action from U.S. Appl. No. 11/929,655 Dated Nov. 22, 2010.30Final Rejection From U.S. Appl. No. 11/461,437 Mailed Nov. 10, 2009.31Final Rejection from U.S. Appl. No. 11/762,010 Mailed Dec. 4, 2009.32German Office Action from German Patent Application No. 11 2006 001 810.8-55 Dated Feb. 18, 2009 (With Translation).33German Office Action from German Patent Application No. 11 2006 002 300.4-55 Dated May 11, 2009 (With Translation).34German Office Action From German Patent Application No. 11 2006 002 300.4-55 Mailed Jun. 5, 2009 (With Translation).35Great Britain Office Action from GB Patent Application No. GB0800734.6 Dated Mar. 1, 2010.36Great Britain Office Action from GB Patent Application No. GB0800734.6 Mailed Mar. 1, 2010.37Great Britain Office Action from GB Patent Application No. GB0803913.3 Dated Mar. 1, 2010.38International Preliminary Examination Report From PCT Application No. PCT/US07/016385 Dated Feb. 3, 2009.39International Search Report From PCT Application No. PCT/US06/34390 Dated on Nov. 21, 2007.40Kellerbauer, R. "Die Schnelle Million," with translation, "The Quick Million: Memory Expansion for 1040 ST and Mega ST 1," Dec. 1991.41Non-Final Office Action from U.S. Appl. No. 11/461,420 Dated Jul. 23, 2009.42Non-Final Office Action From U.S. Appl. No. 11/461,430 Mailed Feb. 19, 2009.43Non-final Office Action from U.S. Appl. No. 11/461,430 mailed on Feb. 19, 2009.44Non-Final Office Action from U.S. Appl. No. 11/461,435 Dated Aug. 5, 2009.45Non-Final Office Action From U.S. Appl. No. 11/461,437 Mailed Jan. 26, 2009.46Non-final Office Action from U.S. Appl. No. 11/461,437 mailed on Jan. 26, 2009.47Non-Final Office Action From U.S. Appl. No. 11/461,441 Mailed Apr. 2, 2009.48Non-Final Office Action from U.S. Appl. No. 11/515,167 Dated Sep. 25, 2009.49Non-Final Office Action from U.S. Appl. No. 11/515,223 Dated Sep. 22, 2009.50Non-Final Office Action from U.S. Appl. No. 11/538,041 Dated Jun. 10, 2009.51Non-Final Office Action from U.S. Appl. No. 11/553,372 Dated Jun. 25, 2009.52Non-Final Office Action from U.S. Appl. No. 11/553,390 Dated Sep. 9, 2009.53Non-Final Office Action from U.S. Appl. No. 11/553,399 Dated Jul. 7, 2009.54Non-Final Office Action from U.S. Appl. No. 11/588,739 Dated Dec. 29, 2009.55Non-Final Office Action from U.S. Appl. No. 11/588,739 Mailed Dec. 29, 2009.56Non-Final Office Action From U.S. Appl. No. 11/611,374 Mailed Mar. 23, 2009.57Non-Final Office Action from U.S. Appl. No. 11/702,960 Dated Sep. 25, 2009.58Non-Final Office Action from U.S. Appl. No. 11/702,981 Dated Aug. 19, 2009.59Non-Final Office Action From U.S. Appl. No. 11/762,010 Mailed Mar. 20, 2009.60Non-Final Office Action from U.S. Appl. No. 11/762,013 Dated Jun. 5, 2009.61Non-Final Office Action from U.S. Appl. No. 11/763,365 Dated Oct. 28, 2009.62Non-Final Office Action from U.S. Appl. No. 11/828,181 Dated Mar. 2, 2010.63Non-Final Office Action from U.S. Appl. No. 11/828,181 Mailed Mar. 2, 2010.64Non-Final Office Action from U.S. Appl. No. 11/828,182 Dated Mar. 29, 2010.65Non-Final Office Action from U.S. Appl. No. 11/828,182 Mailed Mar. 29, 2010.66Non-Final Office Action from U.S. Appl. No. 11/855,805 Dated Sep. 21, 2010.67Non-Final Office Action from U.S. Appl. No. 11/858,518 Dated Aug. 14, 2009.68Non-Final Office Action from U.S. Appl. No. 11/858,518 Dated Sep. 8, 2010.69Non-Final Office Action from U.S. Appl. No. 11/929,432 Dated Jan. 14, 2010.70Non-Final Office Action from U.S. Appl. No. 11/929,432 Mailed Jan. 14, 2010.71Non-Final Office Action from U.S. Appl. No. 11/929,500 Dated Oct. 13, 2009.72Non-Final Office Action from U.S. Appl. No. 11/929,571 Dated Mar. 3, 2010.73Non-Final Office Action from U.S. Appl. No. 11/929,571 Mailed Mar. 3, 2010.74Non-Final Office Action from U.S. Appl. No. 11/929,631 Dated Mar. 3, 2010.75Non-Final Office Action from U.S. Appl. No. 11/929,631 Mailed Mar. 3, 2010.76Non-Final Office Action from U.S. Appl. No. 11/929,636 Dated Mar. 9, 2010.77Non-Final Office Action from U.S. Appl. No. 11/929,636 Mailed Mar. 9, 2010.78Non-Final Office Action from U.S. Appl. No. 11/929,655 Dated Mar. 3, 2010.79Non-Final Office Action from U.S. Appl. No. 11/929,655 Mailed Mar. 3, 2010.80Non-Final Office Action from U.S. Appl. No. 11/939,432 Dated Apr. 12, 2010.81Non-Final Office Action from U.S. Appl. No. 11/939,432 Mailed Apr. 12, 2010.82Non-Final Office Action From U.S. Appl. No. 11/939,432 Mailed Feb. 6, 2009.83Non-final Office Action from U.S. Appl. No. 11/939,432 mailed on Feb. 19, 2009.84Non-Final Office Action from U.S. Appl. No. 11/939,440 Dated Sep. 17, 2010.85Non-Final Office Action from U.S. Appl. No. 11/941,589 Dated Oct. 1, 2009.86Non-Final Office Action from U.S. Appl. No. 12/057,306 Dated Oct. 8, 2010.87Non-Final Office Action From U.S. Appl. No. 12/111,819 Mailed Apr. 27, 2009.88Non-Final Office Action From U.S. Appl. No. 12/111,828 Mailed Apr. 17, 2009.89Non-Final Office Action from U.S. Appl. No. 12/507,682 Dated Mar. 8, 2010.90Non-Final Office Action from U.S. Appl. No. 12/507,682 Mailed Mar. 8, 2010.91Non-Final Office Action from U.S. Appl. No. 12/574,628 Dated Jun. 10, 2010.92Non-Final Office Action from U.S. Appl. No. 12/769,428 Dated Nov. 8, 2010.93Non-Final Office Action from U.S. Appl. No. 12/838,896 Dated Sep. 3, 2010.94Non-Final Rejection from U.S. Appl. No. 11/672,921 Mailed Dec. 8, 2009.95Non-Final Rejection from U.S. Appl. No. 11/672,924 Mailed Dec. 14, 2009.96Non-Final Rejection from U.S. Appl. No. 11/929,225 Mailed Dec. 14, 2009.97Non-Final Rejection from U.S. Appl. No. 11/929,261 Mailed Dec. 14, 2009.98Notice of Allowance from Application No. 12/111,819 Mailed Mar. 10, 2010.99Notice of Allowance from U.S. Appl. No. 11/461,430 Dated Sep. 9, 2009.100Notice of Allowance from U.S. Appl. No. 11/474,075 mailed on Nov. 26, 2008.101Notice of Allowance from U.S. Appl. No. 11/515,223 Dated Jul. 30, 2010.102Notice of Allowance from U.S. Appl. No. 11/553,372 Dated Aug. 4, 2010.103Notice of Allowance from U.S. Appl. No. 11/553,372 Dated Mar. 12, 2010.104Notice of Allowance from U.S. Appl. No. 11/553,372 Dated Sep. 30, 2009.105Notice of Allowance from U.S. Appl. No. 11/553,372 Mailed Mar. 12, 2010.106Notice of Allowance from U.S. Appl. No. 11/553,399 Dated Dec. 3, 2010.107Notice of Allowance from U.S. Appl. No. 11/553,399 Dated Mar. 22, 2010.108Notice of Allowance from U.S. Appl. No. 11/553,399 Dated Oct. 13, 2009.109Notice of Allowance from U.S. Appl. No. 11/553,399 Mailed Mar. 22, 2010.110Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Apr. 5, 2010.111Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Jul. 19, 2010.112Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Oct. 29, 2010.113Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Sep. 15, 2009.114Notice of Allowance from U.S. Appl. No. 11/611,374 Mailed Apr. 5, 2010.115Notice of Allowance From U.S. Appl. No. 11/611,374 Mailed Nov. 30, 2009.116Notice of Allowance from U.S. Appl. No. 11/762,010 Dated Jul. 2, 2010.117Notice of Allowance from U.S. Appl. No. 11/762,010 Dated Oct. 22, 2010.118Notice of Allowance from U.S. Appl. No. 11/762,013 Dated Aug. 17, 2010.119Notice of Allowance from U.S. Appl. No. 11/762,013 Dated Dec. 7, 2010.120Notice of Allowance from U.S. Appl. No. 11/763,365 Dated Jun. 29, 2010.121Notice of Allowance from U.S. Appl. No. 11/929,320 Dated Sep. 29, 2010.122Notice of Allowance from U.S. Appl. No. 11/929,483 Dated Oct. 7, 2010.123Notice of Allowance from U.S. Appl. No. 11/939,432 Dated Sep. 24, 2009.124Notice of Allowance from U.S. Appl. No. 11/939,432 Mailed Dec. 1, 2009.125Notice of Allowance from U.S. Appl. No. 11/941,589 Dated Oct. 25, 2010.126Notice of Allowance from U.S. Appl. No. 12/111,819 Dated Mar. 10, 2010.127Notice of Allowance From U.S. Appl. No. 12/111,819 Mailed Nov. 20, 2009.128Notice of Allowance From U.S. Appl. No. 12/111,828 Mailed Dec. 15, 2009.129Office Action from U.S. Appl. No. 11/461,427 mailed on Sep. 5, 2008.130Office Action from U.S. Appl. No. 11/474,076 mailed on Nov. 3, 2008.131Office Action from U.S. Appl. No. 11/524,811 mailed on Sep. 17, 2008.132Pavan et al., P. A Complete Model of E2PROM Memory Cells for Circuit Simulations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, No. 8, Aug. 2003, pp. 1072-1079.133Preliminary Report on Patentability From PCT Application No. PCT/US06/24360 Dated on Jan. 10, 2008.134Search Report and Written Opinion From PCT Application No. PCT/US07/03460 Dated on Feb. 14, 2008.135Skerlj et al. "Buffer Device for Memory Modules". 2006, p. 1.136Supplemental European Search Report and Search Opinion issued Sep. 21, 2009 in European Application No. 07870726.2, 8 pp.137Using Two Chip Selects to Enable Quad Rank, From IP.COM # 000132468D, Feb. 26, 2008.138Written Opinion From PCT Application No. PCT/US06/24360 Dated on Jan. 8, 2007.139Written Opinion From PCT Application No. PCT/US06/34390 Dated on Nov. 21, 2007.140Wu et al., "eNVy: A Non-Volatile, Main Memory Storage System", ASPLOS-VI Proceedings, Oct. 4-7, 1994, pp. 86-97.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8547703 *Oct 22, 2010Oct 1, 2013Sony CorporationCard-type peripheral apparatusUS8558564 *Feb 24, 2011Oct 15, 2013International Business Machines CorporationHeat spreader flatness detectionUS8659904 *Dec 3, 2011Feb 25, 2014Hong Fu Jin Precision Industry (Shenzhen) Co., LtdSolid state disk assemblyUS8684757Apr 27, 2012Apr 1, 2014International Business Machines CorporationMemory module connector with air deflection systemUS8787021 *Jun 17, 2011Jul 22, 2014Hewlett-Packard Development Company, L.P.Memory coolerUS8930647Apr 6, 2012Jan 6, 2015P4tents1, LLCMultiple class memory systemsUS8941398Aug 12, 2013Jan 27, 2015International Business Machines CorporationHeat spreader flatness detectionUS9158546Jan 5, 2015Oct 13, 2015P4tents1, LLCComputer program product for fetching from a first physical memory between an execution of a plurality of threads associated with a second physical memoryUS9164679Jan 5, 2015Oct 20, 2015Patents1, LlcSystem, method and computer program product for multi-thread operation involving first memory of a first memory class and second memory of a second memory classUS9170744Jan 5, 2015Oct 27, 2015P4tents1, LLCComputer program product for controlling a flash/DRAM/embedded DRAM-equipped systemUS9171585Nov 26, 2013Oct 27, 2015Google Inc.Configurable memory circuit system and methodUS9176671Jan 5, 2015Nov 3, 2015P4tents1, LLCFetching data between thread execution in a flash/DRAM/embedded DRAM-equipped systemUS9182914Jan 5, 2015Nov 10, 2015P4tents1, LLCSystem, method and computer program product for multi-thread operation involving first memory of a first memory class and second memory of a second memory classUS9189442Jan 5, 2015Nov 17, 2015P4tents1, LLCFetching data between thread execution in a flash/DRAM/embedded DRAM-equipped systemUS9195395Jan 5, 2015Nov 24, 2015P4tents1, LLCFlash/DRAM/embedded DRAM-equipped system and methodUS9223507Jan 5, 2015Dec 29, 2015P4tents1, LLCSystem, method and computer program product for fetching data between an execution of a plurality of threadsUS9257358 *Nov 25, 2014Feb 9, 2016Huawei Technologies Co., Ltd.Chip stacking packaging structureUS9384104Nov 27, 2013Jul 5, 2016International Business Machines CorporationTesting a processor assemblyUS9417754Aug 3, 2012Aug 16, 2016P4tents1, LLCUser interface system, method, and computer program productUS20110103027 *May 5, 2011Sony CorporationCard-type peripheral apparatusUS20120217983 *Aug 30, 2012International Business Machines CorporationHeat spreader flatness detectionUS20120320523 *Jun 17, 2011Dec 20, 2012Hewlett-Packard Development Company, L.P.Memory CoolerUS20130050928 *Dec 3, 2011Feb 28, 2013Hon Hai Precision Industry Co., Ltd.Solid state disk assemblyUS20130258601 *May 18, 2012Oct 3, 2013Foxconn Technology Co., Ltd.Heat dissipation apparatus for electronic deviceUS20140202476 *Aug 24, 2012Jul 24, 2014British American Tobacco (Investments) LimitedHeating smokeable materialUS20150076686 *Nov 25, 2014Mar 19, 2015Huawei Technologies Co., Ltd.Chip Stacking Packaging StructureUSD761744Oct 27, 2014Jul 19, 2016Corsair Memory, Inc.Heat spreader with fins and top bar on a memory module* Cited by examinerClassifications U.S. Classification361/719, 361/715, 257/719, 361/704, 361/708International ClassificationH05K7/20, H01L23/34Cooperative ClassificationH01L23/367, H05K7/20509, H01L23/4093, H01L23/42, H01L2924/0002European ClassificationH01L23/40S, H01L23/367, H05K7/20F6Legal EventsDateCodeEventDescriptionNov 12, 2008ASAssignmentOwner name: METARAM, INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZOHNI, WAEL O.;SCHMIDT, WILLIAM L.;SMITH, MICHAEL JOHN SEBASTIAN;AND OTHERS;SIGNING DATES FROM 20080821 TO 20080901;REEL/FRAME:021825/0559Nov 18, 2009ASAssignmentOwner name: GOOGLE INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:METARAM, INC.;REEL/FRAME:023525/0835Effective date: 20090911May 8, 2012CCCertificate of correctionJun 22, 2015FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services