Source: http://www.google.es/patents/US5390141?dq=flatulence
Timestamp: 2013-12-09 14:50:39
Document Index: 551289002

Matched Legal Cases: ['application No. 07', 'application No. 07', 'application No. 07', 'application No. 07', 'application No. 08', 'application No. 08']

Patente US5390141 - Voltage programmable links programmed with low current transistors - Google PatentesB�squeda Im�genes Maps Play YouTube Noticias Gmail Drive M�s » B�squeda avanzada de patentes | Iniciar sesi�n B�squeda avanzada de patentesPatentesAn electrical path can be formed through a transformable insulator between first and second conductors by applying a voltage between such conductors across at least one selected region of the insulator. Much of the current required to complete the link is provided from parasitic capacitance of the writing...http://www.google.es/patents/US5390141?utm_source=gb-gplus-sharePatente US5390141 - Voltage programmable links programmed with low current transistors N�mero de publicaci�nUS5390141 ATipo de publicaci�nConcesi�n N�mero de solicitudUS 08/088,253 Fecha de publicaci�n14 Feb 1995 Fecha de presentaci�n7 Jul 1993 Fecha de prioridad7 Jul 1993TarifaCaducada N�mero de publicaci�n08088253, 088253, US 5390141 A, US 5390141A, US-A-5390141, US5390141 A, US5390141A InventoresSimon S. Cohen, Jack I. Raffel Cesionario originalMassachusetts Institute Of TechnologyExportar citaBiBTeX, EndNote, RefManCitas de patentes (14), Otras citas (6), Citada por (24), Clasificaciones (9), Eventos legales (9) Enlaces externos: USPTO, Cesi�n de USPTO, EspacenetVoltage programmable links programmed with low current transistorsUS 5390141 A Resumen An electrical path can be formed through a transformable insulator between first and second conductors by applying a voltage between such conductors across at least one selected region of the insulator. Much of the current required to complete the link is provided from parasitic capacitance of the writing circuit or from capacitance which is removable from the circuit during normal operations. As a result, small transistors of less than 100 microamps may be used in the writing circuit which applies the programming voltage.
It is believed that there is a three stage process of breaking down the insulating layer and rendering it conductive. During the first high resistance stage of this process, the programming voltage, which may typically be in the range of between 20 and 10 volts, produces a low current with a current density of less than 10 mA/cm.sup.2 for periods of 0.01 to 10 milliseconds. At the end of this time, the conductance increases sharply and in a period measured in nanoseconds a typical link decreases in resistance by some ten orders of magnitude to a value of tens of ohms. This in turn causes a sudden increase in the current. In the final stage, which may last several microseconds, chemical reactions continue until a low resistance link is obtained. The final value of resistance depends on the amount of current passed through the link during the second and third stages. Typically, the current density that yields a ten ohm resistance value is 10.sup.4 A/cm.sup.2 or larger.
Moreover, PECVD techniques permit control over the silicon content. In forming the link structures of the present invention, silicon-rich insulators have been found useful. In some applications, it may be preferable to deposit silicon-rich compositions with up to twice as much silicon as the normal (SiO.sub.2 and Si.sub.3 N.sub.4) stoichiometric formulae. For example, when silicon-rich compositions are desired, the oxide layers of the link compositions can be described by the formula: SiO.sub.x, where x can range from about 1.5 to about 2.0, and the nitride layers can be described by the formula: SiN.sub.y where y can range from about 0.32 to about 1.3.
Following the deposition of the transformable insulator link structure is the deposition of the thin film of conductive material 20. The conductive material is preferably aluminum, but may be a sandwich of aluminum and titanium or molybdenum or amorphous or polycrystalline silicon. The thin aluminum layer serves as a base pad for the second metal layer M2 and as an etch stop and need not be thicker than about 30 nm. Ion implantation is used to delineate the patches of nonconductive and conductive regions. The conductive regions 24 serve to link the first and second metal layers and the remaining nonconductive regions formed by ion implantation serve to isolate the links. Either nitrogen or oxygen ions are implanted in the aluminum surface, yielding aluminum nitride (AlN) or alumina (Al.sub.2 O.sub.3) regions, respectively. The aluminum nitride and alumina patches are nonconductive while regions of the conductive layer 20 that were not ion implanted remain conductive.
Alternatively, each of the switched capacitor circuits can be replaced by a variable capacitor which has a high capacitance during programming but a lower capacitance during operation. A possible variable capacitor structure is illustrated in FIG. 6. An oxide layer 110 is formed on a highly doped (10.sup.15) n-type silicon substrate 112. The oxide layer preferably has a thickness of 20 to 30 microns. A polysilicon plate 114 is formed over the oxide layer 110. The n substrate is coupled to a biased conductor 116 through a heavily doped diffusion region 118. The polysilicon plate 114 would be coupled to the link structure. During normal operation, a positive voltage would be applied to bias conductor 116 to deplete the silicon substrate. The depletion region thickness would reduce the capacitance of the device. However, during programming a negative voltage would be applied to the bias conductor to cause accumulation of electrons at the oxide layer so that the oxide thickness alone determines the capacitance, resulting in increased capacitance.
Citas de patentes Patente citada Fecha de presentaci�n Fecha de publicaci�n Solicitante T�tuloUS3245051 *16 Nov 19605 Abr 1966Robb John HInformation storage matricesUS3582908 *10 Mar 19691 Jun 1971Bell Telephone Labor IncWriting a read-only memory while protecting nonselected elementsUS3863231 *23 Jul 197328 Ene 1975Nat Res DevRead only memory with annular fuse linksUS4042950 *1 Mar 197616 Ago 1977Advanced Micro Devices, Inc.Platinum silicide fuse links for integrated circuit devicesUS4758745 *19 Sep 198619 Jul 1988Actel CorporationUser programmable integrated circuit interconnect architecture and test methodUS4823181 *9 May 198618 Abr 1989Actel CorporationProgrammable low impedance anti-fuse elementUS4876220 *13 Nov 198724 Oct 1989Actel CorporationMethod of making programmable low impedance interconnect diode elementUS4881114 *16 May 198614 Nov 1989Actel CorporationSelectively formable vertical diode circuit elementUS4899205 *28 Dic 19876 Feb 1990Actel CorporationElectrically-programmable low-impedance anti-fuse elementUS4910417 *5 Ene 198920 Mar 1990Actel CorporationUniversal logic module comprising multiplexersUS4943538 *10 Mar 198824 Jul 1990Actel CorporationProgrammable low impedance anti-fuse elementUS5057451 *12 Abr 199015 Oct 1991Actel CorporationMethod of forming an antifuse element with substantially reduced capacitance using the locos techniqueUS5070384 *12 Abr 19903 Dic 1991Actel CorporationElectrically programmable antifuse element incorporating a dielectric and amorphous silicon interlayerUS5171715 *22 May 199215 Dic 1992Actel CorporationProcess for fabricating electrically programmable antifuse element* Citada por examinadorOtras citasReferencia1 *U.S. Pat. application No. 07/735,427 filed Jul. 25, 1991.2 *U.S. Pat. application No. 07/860,678 filed Mar. 30, 1992.3 *U.S. Pat. application No. 07/918,586 filed Jul. 22, 1992.4 *U.S. Pat. application No. 07/949,891 filed Sep. 23, 1992.5 *U.S. Pat. application No. 08/022,980 filed Feb. 25, 1993.6 *U.S. Pat. application No. 08/068,798 filed Jun. 1, 1993.* Citada por examinador Citada por Patente citante Fecha de presentaci�n Fecha de publicaci�n Solicitante T�tuloUS5576576 *24 Ene 199519 Nov 1996Actel CorporationAbove via metal-to-metal antifuseUS5670818 *16 Ago 199423 Sep 1997Actel CorporationElectrically programmable antifuseUS5741720 *4 Oct 199521 Abr 1998Actel CorporationMethod of programming an improved metal-to-metal via-type antifuseUS5753528 *7 Nov 199519 May 1998Actel CorporationMethod of fabricating metal-to-metal antifuse with improved diffusion barrier layerUS5763299 *12 Mar 19969 Jun 1998Actel CorporationReduced leakage antifuse fabrication methodUS5770885 *11 Abr 199623 Jun 1998Actel CorporationElectrically programmable antifuse incorporating dielectric and amorphous silicon interlayersUS5793668 *6 Jun 199711 Ago 1998Timeplex, Inc.Method and apparatus for using parasitic capacitances of a printed circuit board as a temporary data storage medium working with a remote deviceUS5804500 *4 Jun 19968 Sep 1998Actel CorporationFabrication process for raised tungsten plug antifuseUS5825072 *14 Feb 199620 Oct 1998Actel CorporationCircuits for ESD Protection of metal to-metal antifuses during processingUS5859562 *24 Dic 199612 Ene 1999Actel CorporationProgramming circuit for antifuses using bipolar and SCR devicesUS5920109 *23 Dic 19966 Jul 1999Actel CorporationRaised tungsten plug antifuse and fabrication processesUS5962910 *17 Jul 19975 Oct 1999Actel CorporationMetal-to-metal via-type antifuseUS6124193 *17 Abr 199826 Sep 2000Actel CorporationRaised tungsten plug antifuse and fabrication processesUS6150705 *13 Dic 199521 Nov 2000Actel CorporationDielectric-polysilicon-dielectric-polysilicon-dielectric antifuse for field programmable logic applicationUS631682028 Ago 199813 Nov 2001Hughes Electronics CorporationPassivation layer and process for semiconductor devicesUS65042356 Jun 20017 Ene 2003Hughes Electronics CorporationPassivation layer and process for semiconductor devicesUS6613671 *3 Mar 20002 Sep 2003Micron Technology, Inc.Conductive connection forming methods, oxidation reducing methods, and integrated circuits formed therebyUS675667813 Jun 200129 Jun 2004Micron Technology, Inc.Conductive connection forming methods, oxidation reducing methods, and integrated circuits formed therebyUS717657619 May 200413 Feb 2007Micron Technology, Inc.Conductive connection forming methods, oxidation reducing methods, and integrated circuits formed therebyUS722066311 Ago 200422 May 2007Micron Technology, Inc.Conductive connection forming methods, oxidation reducing methods, and integrated circuits formed therebyUS732960715 Jul 200312 Feb 2008Micron Technology, Inc.Conductive connection forming methods, oxidation reducing methods, and integrated circuits formed therebyUS7721599 *20 Feb 200625 May 2010Hitachi, Ltd.Reduced resistance thermal flow measurement deviceUS8263497 *13 Ene 200911 Sep 2012International Business Machines CorporationHigh-yield method of exposing and contacting through-silicon viasEP0753193A1 *23 Ene 199615 Ene 1997Single Chip Systems CorporationImprovements in an apparatus and method of use of radiofrequency identification tags* Citada por examinadorClasificaciones Clasificaci�n de EE.UU.365/96, 365/104, 365/189.16, 365/94, 365/102, 365/149 Clasificaci�n internacionalG11C17/18 Clasificaci�n cooperativaG11C17/18 Clasificaci�n europeaG11C17/18Eventos legales FechaC�digoEventoDescripci�n10 Abr 2007FPExpired due to failure to pay maintenance feeEffective date: 2007021414 Feb 2007LAPSLapse for failure to pay maintenance fees30 Ago 2006REMIMaintenance fee reminder mailed14 Ago 2002FPAYFee paymentYear of fee payment: 813 Ago 1998FPAYFee paymentYear of fee payment: 412 Ene 1998ASAssignmentOwner name: AIR FORCE, UNITED STATES, VIRGINIAFree format text: CONFIRMATORY LICENSE;ASSIGNOR:MASSACHUSSETTS INSTITUTE OF TECHNOLOGY;REEL/FRAME:009686/0469Effective date: 199502146 Jun 1995CCCertificate of correction25 Ago 1993ASAssignmentOwner name: MASSACHUSETTS INSTITUTE OF TECHNOLOGY, MASSACHUSETFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:COHEN, SIMON S.;RAFFEL, JACK I.;REEL/FRAME:006662/0796Effective date: 1993081025 Ago 1993AS02Assignment of assignor's interestOwner name: COHEN, SIMON S.Owner name: MASSACHUSETTS INSTITUTE OF TECHNOLOGY 77 MASSACHUSEffective date: 19930810Owner name: RAFFEL, JACK I.GirarImagen originalP�gina principal de Google - Sitemap - Descargas masivas de USPTO - Pol�tica de privacidad - Condiciones de servicio - Acerca de Google Patentes - Danos tu opini�nDatos proporcionados por IFI CLAIMS Patent Services©2012 Google