Source: http://www.google.com/patents/US7685402?dq=5,815,794
Timestamp: 2015-03-01 13:29:49
Document Index: 480278850

Matched Legal Cases: ['Application No. 01', 'Application No. 02', 'Application No. 63', 'Application No. 01', 'Application No. 55', 'Application No. 59', 'Application No. 59', 'Application No. 61']

Patent US7685402 - RISC microprocessor architecture implementing multiple typed register sets - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA register system for a data processor which operates in a plurality of modes. The register system provides multiple, identical banks of register sets, the data processor controlling access such that instructions and processes need not specify any given bank. An integer register set includes first (RA[23:0])...http://www.google.com/patents/US7685402?utm_source=gb-gplus-sharePatent US7685402 - RISC microprocessor architecture implementing multiple typed register setsAdvanced Patent SearchPublication numberUS7685402 B2Publication typeGrantApplication numberUS 11/651,009Publication dateMar 23, 2010Filing dateJan 9, 2007Priority dateJul 8, 1991Fee statusLapsedAlso published asDE69230057D1, DE69230057T2, EP0547216A1, EP0547216B1, EP0911724A2, EP0911724A3, US5493687, US5560035, US5682546, US5838986, US6044449, US6249856, US7555631, US7941636, US20010034823, US20030115440, US20070113047, US20100106942, WO1993001543A1Publication number11651009, 651009, US 7685402 B2, US 7685402B2, US-B2-7685402, US7685402 B2, US7685402B2InventorsSanjiv Garg, Derek J. Lentz, Le Trong Nguyen, Sho Long ChenOriginal AssigneeSanjiv Garg, Lentz Derek J, Le Trong Nguyen, Sho Long ChenExport CitationBiBTeX, EndNote, RefManPatent Citations (100), Non-Patent Citations (147), Referenced by (3), Classifications (33), Legal Events (6) External Links: USPTO, USPTO Assignment, EspacenetRISC microprocessor architecture implementing multiple typed register sets
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3346851Jul 8, 1964Oct 10, 1967Control Data CorpSimultaneous multiprocessing computer systemUS3718912Dec 22, 1970Feb 27, 1973IbmInstruction execution unitUS3771138Aug 31, 1971Nov 6, 1973IbmApparatus and method for serializing instructions from two independent instruction streamsUS3789365Jun 3, 1971Jan 29, 1974Bunker RamoProcessor interrupt systemUS3913074Dec 18, 1973Oct 14, 1975Honeywell Inf SystemsSearch processing apparatusUS4034349Jan 29, 1976Jul 5, 1977Sperry Rand CorporationApparatus for processing interrupts in microprocessing systemsUS4128880Jun 30, 1976Dec 5, 1978Cray Research, Inc.Computer vector register processingUS4200927Jan 3, 1978Apr 29, 1980International Business Machines CorporationMulti-instruction stream branch processing mechanismUS4212076Sep 24, 1976Jul 8, 1980Giddings & Lewis, Inc.Digital computer structure providing arithmetic and boolean logic operations, the latter controlling the formerUS4228495Dec 19, 1978Oct 14, 1980Allen-Bradley CompanyMultiprocessor numerical control systemUS4296470Jun 21, 1979Oct 20, 1981International Business Machines Corp.Link register storage and restore system for use in an instruction pre-fetch micro-processor interrupt systemUS4315308Dec 21, 1978Feb 9, 1982Intel CorporationInterface between a microprocessor chip and peripheral subsystemsUS4315314Dec 19, 1979Feb 9, 1982Rca CorporationPriority vectored interrupt having means to supply branch address directlyUS4410939Jul 16, 1980Oct 18, 1983Matsushita Electric Industrial Co. Ltd.System for program interrupt processing with quasi-stack of register-setsUS4434461Sep 15, 1980Feb 28, 1984Motorola, Inc.Microprocessor with duplicate registers for processing interruptsUS4459657Sep 22, 1981Jul 10, 1984Tokyo Shibaura Denki Kabushiki KaishaData processing system having re-entrant function for subroutinesUS4476525Aug 14, 1981Oct 9, 1984Nec CorporationPipeline-controlled data processing system capable of performing a plurality of instructions simultaneouslyUS4482950Sep 24, 1981Nov 13, 1984Dshkhunian ValerySingle-chip microcomputerUS4498134Jan 26, 1982Feb 5, 1985Hughes Aircraft CompanySegregator functional plane for use in a modular array processorUS4500963Nov 29, 1982Feb 19, 1985The United States Of America As Represented By The Secretary Of The ArmyAutomatic layout program for hybrid microcircuits (HYPAR)US4532598Jun 8, 1982Jul 30, 1985Hitachi, Ltd.Electron beam exposure systemUS4561051Feb 10, 1984Dec 24, 1985Prime Computer, Inc.Memory access method and apparatus in multiple processor systemsUS4574349Mar 21, 1984Mar 4, 1986International Business Machines Corp.Apparatus for addressing a larger number of instruction addressable central processor registers than can be identified by a program instructionUS4594655Mar 14, 1983Jun 10, 1986International Business Machines Corporation(k)-Instructions-at-a-time pipelined processor for parallel execution of inherently sequential instructionsUS4597054Dec 2, 1982Jun 24, 1986Ncr CorporationArbiter circuit and methodUS4613941Jul 2, 1985Sep 23, 1986The United States Of America As Represented By The Secretary Of The ArmyRouting method in computer aided customization of a two level automated universal arrayUS4626989Aug 5, 1983Dec 2, 1986Hitachi, Ltd.Data processor with parallel-operating operation unitsUS4644466Dec 4, 1984Feb 17, 1987Nec CorporationPipeline processorUS4648045May 23, 1984Mar 3, 1987The Board Of Trustees Of The Leland Standford Jr. UniversityHigh speed memory and processor system for raster displayUS4675806Mar 2, 1983Jun 23, 1987Fujitsu LimitedData processing unit utilizing data flow ordered executionUS4714994Apr 30, 1985Dec 22, 1987International Business Machines Corp.Instruction prefetch buffer controlUS4719569Oct 11, 1985Jan 12, 1988Sun Microsystems, Inc.Arbitrator for allocating access to data processing resourcesUS4722049Oct 11, 1985Jan 26, 1988Unisys CorporationApparatus for out-of-order program executionUS4752873May 21, 1986Jun 21, 1988Hitachi Vlsi Eng. Corp.Data processor having a plurality of operating units, logical registers, and physical registers for parallel instructions executionUS4758948Nov 2, 1984Jul 19, 1988Inmos LimitedMicrocomputerUS4766566Aug 18, 1986Aug 23, 1988International Business Machines Corp.Performance enhancement scheme for a RISC type VLSI processor using dual execution units for parallel instruction processingUS4775927Oct 31, 1984Oct 4, 1988International Business Machines CorporationProcessor including fetch operation for branch instruction with control tagUS4791607Dec 4, 1985Dec 13, 1988Fujitsu LimitedGate array integrated circuit device and method thereof for providing various bit/word constructionsUS4807115Oct 14, 1987Feb 21, 1989Cornell Research Foundation, Inc.Instruction issuing mechanism for processors with multiple functional unitsUS4811208May 16, 1986Mar 7, 1989Intel CorporationStack frame cache on a microprocessor chipUS4814978Jul 15, 1986Mar 21, 1989Dataflow Computer CorporationDataflow processing element, multiprocessor, and processesUS4823201Nov 16, 1987Apr 18, 1989Technology, Inc. 64Processor for expanding a compressed video signalUS4829467Dec 17, 1985May 9, 1989Canon Kabushiki KaishaMemory controller including a priority order determination circuitUS4833599Apr 20, 1987May 23, 1989Multiflow Computer, Inc.Hierarchical priority branch handling for parallel execution in a parallel processorUS4841453Nov 10, 1986Jun 20, 1989Ibm CorporationMultidirectional scan and print capabilityUS4858105Mar 26, 1987Aug 15, 1989Hitachi, Ltd.Pipelined data processor capable of decoding and executing plural instructions in parallelUS4858116May 1, 1987Aug 15, 1989Digital Equipment CorporationMethod and apparatus for managing multiple lock indicators in a multiprocessor computer systemUS4881167Mar 2, 1989Nov 14, 1989Hitachi, Ltd.Data memory systemUS4897810Mar 2, 1989Jan 30, 1990Advanced Micro Devices, Inc.Asynchronous interrupt status bit circuitUS4901228Jul 15, 1987Feb 13, 1990Mitsubishi Denki K.K.Pipelined cache system using back up address registers for providing error recovery while continuing pipeline processingUS4901233Jul 20, 1987Feb 13, 1990International Business Machines CorporationComputer system with logic for writing instruction identifying data into array control lists for precise post-branch recoveriesUS4903196May 2, 1986Feb 20, 1990International Business Machines CorporationMethod and apparatus for guaranteeing the logical integrity of data in the general purpose registers of a complex multi-execution unit uniprocessorUS4916604Jun 24, 1988Apr 10, 1990Hitachi, Ltd.Cache storage apparatusUS4924376Dec 29, 1986May 8, 1990Nec CorporationSystem for dynamically adjusting the accumulation of instructions in an instruction code prefetched pipelined computerUS4926323Mar 3, 1988May 15, 1990Advanced Micro Devices, Inc.Streamlined instruction processorUS4928226Nov 24, 1987May 22, 1990Hitachi, Ltd.Data processor for parallelly executing conflicting instructionsUS4942525Nov 20, 1987Jul 17, 1990Hitachi, Ltd.Data processor for concurrent executing of instructions by plural execution unitsUS4945479Jul 31, 1985Jul 31, 1990Unisys CorporationTightly coupled scientific processing systemUS4964057Jul 27, 1989Oct 16, 1990Nec CorporationBlock placement methodUS4974154Oct 6, 1987Nov 27, 1990Mitsubishi Denki KaishaComputer with instruction prefetch queue retreat unitUS4974155Aug 15, 1988Nov 27, 1990Evans & Sutherland Computer Corp.Variable delay branch systemUS4980817Aug 31, 1987Dec 25, 1990Digital EquipmentVector register system for executing plural read/write commands concurrently and independently routing data to plural read/write portsUS4985825Feb 3, 1989Jan 15, 1991Digital Equipment CorporationSystem for delaying processing of memory access exceptions until the execution stage of an instruction pipeline of a virtual memory system based digital computerUS4991078Sep 29, 1987Feb 5, 1991Digital Equipment CorporationApparatus and method for a pipelined central processing unit in a data processing systemUS4991081Jun 16, 1989Feb 5, 1991Texas Instruments IncorporatedCache memory addressable by both physical and virtual addressesUS4992938Apr 23, 1990Feb 12, 1991International Business Machines CorporationInstruction control mechanism for a computing system with register renaming, map table and queues indicating available registersUS5003462May 31, 1988Mar 26, 1991International Business Machines CorporationApparatus and method for implementing precise interrupts on a pipelined processor with multiple functional units with separate address translation interrupt meansUS5032985Jul 21, 1988Jul 16, 1991International Business Machines CorporationMultiprocessor system with memory fetch buffer invoked during cross-interrogationUS5051925Mar 8, 1989Sep 24, 1991Minolta Camera Kabushiki KaishaPrinter for converting character codes into bit imagesUS5067069Feb 3, 1989Nov 19, 1991Digital Equipment CorporationControl of multiple functional units with parallel operation in a microcoded execution unitUS5072364May 24, 1989Dec 10, 1991Tandem Computers IncorporatedMethod and apparatus for recovering from an incorrect branch prediction in a processor that executes a family of instructions in parallelUS5089951Nov 2, 1988Feb 18, 1992Kabushiki Kaisha ToshibaMicrocomputer incorporating memoryUS5093783Aug 2, 1985Mar 3, 1992Nec CorporationMicrocomputer register bank accessingUS5097409Jun 18, 1991Mar 17, 1992Wang Laboratories, Inc.Multi-processor system with cache memoriesUS5101341Sep 2, 1988Mar 31, 1992Edgcore Technology, Inc.Pipelined system for reducing instruction access time by accumulating predecoded instruction bits a FIFOUS5109495Feb 3, 1989Apr 28, 1992Digital Equipment Corp.Method and apparatus using a source operand list and a source operand pointer queue between the execution unit and the instruction decoding and operand processing units of a pipelined data processorUS5119485May 15, 1989Jun 2, 1992Motorola, Inc.Method for data bus snooping in a data processing system by selective concurrent read and invalidate cache operationUS5120083Mar 19, 1990Jun 9, 1992Henkels & Mccoy, Inc.Expansion joint for conduit for cablesUS5125083Feb 3, 1989Jun 23, 1992Digital Equipment CorporationMethod and apparatus for resolving a variable number of potential memory access conflicts in a pipelined computer systemUS5125092Jan 9, 1989Jun 23, 1992International Business Machines CorporationMethod and apparatus for providing multiple condition code fields to to allow pipelined instructions contention free access to separate condition codesUS5129067Jun 6, 1989Jul 7, 1992Advanced Micro Devices, Inc.Multiple instruction decoder for minimizing register port requirementsUS5133074Feb 8, 1989Jul 21, 1992Acer IncorporatedDeadlock resolution with cache snoopingUS5133077Jun 5, 1990Jul 21, 1992International Business Machines CorporationData processor having multiple execution units for processing plural classs of instructions in parallelUS5134561Dec 5, 1989Jul 28, 1992International Business Machines CorporationComputer system with logic for writing instruction identifying data into array control lists for precise post-branch recoveriesUS5136697Jun 6, 1989Aug 4, 1992Advanced Micro Devices, Inc.System for reducing delay for execution subsequent to correctly predicted branch instruction using fetch information stored with each block of instructions in cacheUS5140682Jul 7, 1989Aug 18, 1992Hitachi, LtdStorage control apparatusUS5142633Feb 3, 1989Aug 25, 1992Digital Equipment CorporationPreprocessing implied specifiers in a pipelined processorUS5142634Feb 3, 1989Aug 25, 1992Digital Equipment CorporationBranch predictionUS5148533Jan 5, 1989Sep 15, 1992Bull Hn Information Systems Inc.Apparatus and method for data group coherency in a tightly coupled data processing system with plural execution and data cache unitsUS5148536Jul 25, 1988Sep 15, 1992Digital Equipment CorporationLoad/store pipeline in a vector processorUS5150309Jun 29, 1990Sep 22, 1992Texas Instruments IncorporatedComprehensive logic circuit layout systemUS5155843Jun 29, 1990Oct 13, 1992Digital Equipment CorporationError transition mode for multi-processor systemUS5167026Feb 3, 1989Nov 24, 1992Digital Equipment CorporationSimultaneously or sequentially decoding multiple specifiers of a variable length pipeline instruction based on detection of modified value of specifier registersUS5167035Feb 13, 1992Nov 24, 1992Digital Equipment CorporationTransferring messages between nodes in a networkUS5179530May 31, 1991Jan 12, 1993Zoran CorporationArchitecture for integrated concurrent vector signal processorUS5179673Dec 18, 1989Jan 12, 1993Digital Equipment CorporationSubroutine return prediction mechanism using ring buffer and comparing predicated address with actual address to validate or flush the pipelineUS5179689Jul 10, 1990Jan 12, 1993Texas Instruments IncorporatedDataprocessing device with instruction cacheUS5185872Feb 28, 1990Feb 9, 1993Intel CorporationSystem for executing different cycle instructions by selectively bypassing scoreboard register and canceling the execution of conditionally issued instruction if needed resources are busyUS5185878Dec 12, 1990Feb 9, 1993Advanced Micro Device, Inc.Programmable cache memory as well as system incorporating same and method of operating programmable cache memoryJPS60225943A Title not availableNon-Patent CitationsReference18-Bit Embedded Controller Handbook, Intel, 1989, pp. 1-1-1-19 and 3-1-3-37.2Acosta, R. D. et al., "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors," IEEE Transactions On Computers, IEEE, vol. C-35, No. 9, pp. 815-828 (Sep. 1986).3Acosta, R.D. et al., "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors," IEEE Transaction On Computers, IEEE, vol. C-35, No. 9, Sep. 1986, pp. 815-828.4Adams et al., "Utilizing low level parallelism in general purpose code: the HARP project," Microprocessors and Microsystems, vol. 29, No. 3, Oct. 1990.5Adams, R.G. et al., "Utilising low level parallelism in general purpose code: the HARP project," Microprocessing and Microprogramming, Elsevier Science Publishers, B.V., vol. 29, No. 3, Oct. 1990, pp. 137-149.6Agerwala, T. and Cocke, J., "High Performance Reduced Instruction Set Processors," IBM Research Division, pp. 1-61 (Mar. 31, 1987).7Agerwala, T. and Cocke, J., A High Performance Reduced Instruction Set Processors, IBM Research Division, Mar. 31, 1987, pp. 1-61.8Aiken, A. and Nicolau, A., "Perfect Pipelining: A New Loop Parallelization Technique*," ESOP '88, 2nd European Symposium on Programming, Springer, ISBN 3-540-19027-9, 1988, pp. 221-235.9Aiken, A. and Nicolau, A., "Perfect Pipelining: A New Loop Parallelization Technique," Proceedings of the 1988 ESOP, Springer Verlag, pp. 221 235 (1988).10Albert, A.J., "User Configurable Local Storage Registers," IBM Technical Disclosure Bulletin, IBM, vol. 18, No. 12, May 1976, pp. 3971-3975.11Albert, AJ, "User Configurable Local Storage Registers," IBM Technical Disclosure Bulletin, pp. 3971-3975 (19176).12Baker, T., "Headroom and Legroom in the 80960 Architecture," COMPCON Spring '90: Thirty-Fifth IEEE Computer Society International Conference, IEEE Computer Society, 1990, pp. 299-306.13Bakoglu et al., "IBM Second-Generation RISC Machine Organization," 1990, IEEE, pp. 173-178.14Birman, M. et al., "Design of a High-Speed Arithmetic Datapath," Proceedings 1988 IEEE International Conference on Computer Design: VLSI in Computers & Processors, IEEE, Oct. 3-5, 1988, pp. 214-216.15Butler, M. and Patt, Y., "An Investigation of the Performance of Various Dynamic Scheduling Techniques," Proceedings from Micro 25, pp. 1-9 (Dec. 14, 1992).16Butler, M. and Patt, Y., "An Improved Area-Efficient Register Alias Table for Implementing HPS," University of Michigan, Ann Arbor, Michigan, 24 pages (Jan. 1990).17Butler, M. et al., "Single Instruction Stream Parallelism Is Greater than Two," Proceedings of the 18th Annual International Symposium on Computer Architecture, ACM, pp. 276-286 (May 1991).18Charlesworth, A.E., "An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family," Computer, IEEE, vol. 14, Sep. 1981, pp. 18-27.19Colwell, R. et al., "Architecture and implementation of a VLIW supercomputer," Proc. Of the 1990 Conf. on Supercomputing, (1990).20Colwell, R.P. et al., "A VLIW Architecture for a Trace Scheduling Compiler," Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, Oct. 1987, pp. 180-192.21Colwell, R.P. et al., "A VLIW Architecture for a Trace Scheduling Compiler," Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, pp. 180-192 (Oct. 1987).22Complaint, 7 pages, filed Oct. 11, 2006, in Transmeta Corporation v. Intel Corporation, in the U.S. District Court for the District of Delaware, Case No. 1:06-cv-00633.23Convex Architecture Handbook, Version 1, Convex Computer Corporation, 1984.24Dwyer, H, A Multiple, Out-of-Order Instruction Issuing System for Superscalar Processors, UMI, pp. 1-249 (Aug. 1991).25English abstract for WO 90/10267, which is a direct counterpart of JP Patent Publication No. 4-503582.26English Language Abstract for JP Patent Publication No. 1-142831, (1 page).27English Language Abstract for JP Patent Publication No. 3-35324, (1 page).28English Language Abstract for JP Patent Publication No. 5-197544.29English Language Abstract for JP Patent Publication No. 63-192135, (1 page).30English Language Abstract for JP Patent Publication No. JP 2-48732.31English Language Abstract for JP Patent Publication No. JP 3-218524.32English Language Abstract for JP Patent Publication No. JP 4-54638.33English Language Abstract for JP Patent Publication No. JP 4-96132.34English Language Abstract for JP Patent Publication No. JP 61-107434.35English Language Abstract for JP Patent Publication No. JP 6-19707.36English Language Abstract for JP Patent Publication No. No. 1-199233.37European Search Report from EP Appl. No. 99102406.8, 3 pages, Completed Nov. 24, 1999.38Fairchild Semiconductor "Clipper 32-Bit Microprocessor�User's Manual," Prentice Hall, Inc., 531 pages (1987).39Findlay, et al., "HARP: A VLIW RISC Processor", Proceeding of 5th Annual European Computer Conference on Advanced Computer Technology, Reliable Systems and Applications, May 16, 1991, pp. 368-372.40First Amended Complaint, 7 pages, filed Dec. 12, 2006, in Transmeta Corporation v. Intel Corporation, in the U.S. District Court for the District of Delaware, Case No. 1:06-cv-00633.41Foster, C.C. and Riseman, E.M., "Percolation of Code to Enhance Parallel Dispatching and Execution," IEEE Trans, On Computers, IEEE, Dec. 1971, pp. 1411-1415.42G. Myers et al., The 80960 Microprocessor Architecture, John Wiley & Sons, Inc., 1988.43Gee, J. et al., "The Implementation of Prolog via VAX 8600 Microcode," Proceedings of Micro 19, IEEE, Oct. 1986, pp. 68-74.44Goodman, J.R. and Hsu, W., "Code Scheduling and Register Allocation in Large Basic Blocks," Proceedings of the 2nd International Conference on Supercomputing, ACM Press, 1988, pp. 442-452.45Gross, T.R. and Hennessy, J.L., "Optimizing Delayed Branches," Proceedings of the 5th Annual Workshop on Microprogramming, IEEE, Oct. 5-7, 1982, pp. 114-120.46Groves, R.D. and Oehler, R., "An IBM Second Generation RISC Processor Architecture," COMPCON 90: 35th IEEE Computer Society International Conference, IEEE, Feb. 26, 1990, pp. 166-172.47Groves, R.D. and Oehler, R., "An IBM Second Generation RISC Processor Architecture," Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors, IEEE, Oct. 1989, pp. 134-137.48Hara et al., "Branch Pipeline of DSNS Superscalar Processor Prototype", Computer Architecture, 86-3, Jan. 24, 1991, pp. 1-8 in Japanese language (with English language translation, 20 pages).49Hennessy, J.L. and Patterson, D.A., Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, pp. xi-xv, 257-278, 290-314 and 449 (1990).50Horst, R.W. et al., "Multiple Instruction Issue in the NonStop Cyclone Processor," Proceedings of the 17th Annual International Symposium on Computer Architecture, ACM Press, 1990, pp. 216-226.51Huang, J.W. et al., "Dynamically Reconfigurable Vectors," IBM Technical Disclosure Bulletin, pp. 3480-3483 (Dec. 1980).52Hunter, C., Series 32000 Programmer's Reference Manual, Prentice-Hall Inc., Englewood Cliffs, NJ, 1987, pp. 2-4, 2-21, 2-23, 6-14 and 6-126.53Hwang, K. and Briggs, F.A., Computer Architecture and Parallel Processing, McGraw-Hill, 1984, pp. 264-280.54Hwu, W. and Patt, Y., "Design Choices for the HPSm Microprocessor Chip," Proceedings of the Twentieth Annual Hawaii International Conference on System Sciences, pp. 330-336 (1987).55Hwu, W. and Patt, Y., "HPSm2: A Refined Single-Chip Microengine," HICSS '88, IEEE,pp. 30-40 (1988).56Hwu, W. and Patt, Y.N., "HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality," Proceedings from ISCA-13, IEEE, Tokyo, Japan, Jun. 2-5, 1986, pp. 297-306.57Hwu, W. W. and Patt, Y.N., "Checkpoint Repair for High-Performance Out-of-Order Execution Machines," IEEE Transactions On Computers, IEEE, vol. C-36, No. 12, Dec. 1987, pp. 1496-1514.58Hwu, W.W. and Chang, P.P., "Exploiting Parallel Microprocessor Microarchitectures with a Compiler Code Generator," Proceedings of the 15th Annual Symposium on Computer Architecture, IEEE, Jun. 1988, pp. 45-53.59Hwu, W-M. et al., "An HPS Implementation of VAX: Initial Design and Analysis," Proceedings of the Nineteenth Annual Hawaii International Conference on System Sciences, pp. 282-291 (1986).60IBM Journal of Research and Development, IBM, vol. 34, No. 1, Jan. 1990, pp. 1-70.61Intel Corporation's Answer, Affirmative Defenses, and Counterclaims to Transmeta's First Amended Complaint, 27 pages, filed Jan. 9, 2007, in Transmeta Corporation v. Intel Corporation, in the U.S. District Court for the District of Delaware, Case No. 1:06-cv-00633.62Intel Corporation's Opening Claim Construction Brief, 76 pages, dated Oct. 19, 2007, in Transmeta Corporation v. Intel Corporation, in the U.S. District for the District of Delaware, Case No. 1:06-cv-00633.63Intel Corporation's Responses to Transmeta's First Set of Interrogatories to Intel Corporation (Nos. 1-24)�Redacted Public Version, 132 pages, dated May 18, 2007, in Transmeta Corporation v. Intel Corporation, in the U.S. District for the District of Delaware, Case No. 1:06-cv-00633.64Intel Corporation's Supplemental Responses to Transmeta Interrogatory Nos. 8, 9, 12, 19, and 21-23�Redacted Public Version, 27 pages, dated Aug. 23, 2007, in Transmeta Corporation v. Intel Corporation, in the U.S. District for the District of Delaware, Case No. 1:06-cv-00633.65Intrater et al., "A Superscalar Microprocessor," IEEE Proceedings of the 17th Convention of Electrical & Electronics Engineers In Israel, pp. 267-270 (Mar. 1991).66Japanese language Notice of Rejection and the English language translation, issued by the Japanese Patent Office in Appl. No. 2004-010369, dated Jun. 1, 2005 (9 pages).67Japanese language Notice of Rejection and the English language translation, issued by the Japanese Patent Office in Appl. No. 517306, dated Aug. 26, 2003 (3 pages).68Japanese language Notice of Rejection and the English language translation, issued by the Japanese Patent Office in Appl. No. 5-502403, dated Jul. 22, 2003 (10 pages).69Japanese language Notice of Rejection and the English language translation, issued by the Japanese Patent Office in Appl. No. 5-502403, dated Mar. 2, 2004 (9 pages).70Jelemensky, "New Microcomputer Features Advanced Hardware For Real-Time Control Applications," Electro Conference Record, vol. 14, Apr. 11, 1989, Los Angeles, CA, pp. 511-519.71Johnson, M. Superscalar Microprocessor Design, Prentice-Hall, pp. vii-xi and 87-125 (1991).72Johnson, M., Superscalar Microprocessor Design, Prentice-Hall, Inc., Dec. 1, 1990.73Johnson, W. M., Super-Scalar Processor Design, (Dissertation), Copyright 1989, 134 pages.74Jouppi, N.H., "Integration and Packaging Plateaus of Processor Performance," International Conference of Computer Design, IEEE, Oct. 2-4, 1989, pp. 229-232.75Jouppi, N.P. and Wall, D.W., "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines," Proceedings-3rd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM Press, Apr. 1989, pp. 272-282.76Jouppi, N.P. and Wall, D.W., "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines," Proceedings�3rd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM Press, Apr. 1989, pp. 272-282.77Jouppi, N.P., "The Nonuniform Distribution of Instruction-Level and Machine Parallelism and Its Effect on Performance," IEEE Transactions on Computers, IEEE, vol. 38, No. 12, Dec. 1989, pp. 1645-1658.78Kanai, T. et al., "A 16-bit Microcomputer muPD70423 for Serial Communication," NEC Research & Development, NEC, vol. 32, No. 3, Jul. 1991, pp. 350-360.79Kanai, T. et al., "A 16-bit Microcomputer μPD70423 for Serial Communication," NEC Research & Development, NEC, vol. 32, No. 3, Jul. 1991, pp. 350-360.80Kateveris, Hardware Support "Thesis," p. 138-145 (1984).81Keller, R.M., "Look-Ahead Processors," Computing Surveys, ACM, vol. 7, No. 4, Dec. 1975, pp. 177-195.82Kogge, P.M., The Architecture of Pipelined Computers, Hemisphere Publishing, 1981, pp. 167-172.83Lam, M.S., "Instruction Scheduling For Superscalar Architectures," Annu. Rev. Comput. Sci., Annual Reviews, Inc., vol. 4, 1990, pp. 173-201.84Lee, R.B., "Precision Architecture," IEEE Computer, IEEE, pp. 78-91, Jan. 1989.85Lightner, B.D. and Hill, G., "The Metaflow Lightning Chipset", Compcon Spring 91, IEEE, pp. 13-18 (Feb. 25-Mar. 1, 1991).86Maejima et al., "A 16-bit Microprocessor with Multi-Register Band Architecture," Proc. Fall Joint Computer Conference, Nov. 2-6, 1986, pp. 1014-1019.87Maejima, H. et al., "A 16-bit Microprocessor with Multi-Register Bank Architecture," Proc. Fall Joint Computer Conference, IEEE, Nov. 2-6, 1986, pp. 1014-1019.88Maly et al., Memory Chip for 24-Port Global Register File, Custom Integrated Circuits Conference, Proceedings of the IEEE, published May 12, 1991.89Margulis, N., "i860 microprocessor internal architecture," Microprocessors and Microsystems, Butterworth & Co. Ltd., vol. 14, No. 2, Mar. 1990, pp. 89-96.90McGeady, "The i960CA SuperScalar Implementation of the 80960 Architecture," IEEE, pp. 232-240 (1990).91Melear, "The Design of the 88000 RISC Family," IEEE Micro, vol. 9, No. 2, pp. 26-38 (Apr. 1989).92Melvin, S. and Patt, Y., "Exploiting Fine Grained Parallelism Through a Combination of Hardware and Software Techniques," The 18th Annual International Symposium on Computer Architecture, ACM SIGARCH, vol. 19, No. 3, pp. 287-296 (May 1991).93Miller et al., "Exploiting Large Register Sets," Microprocessors and Microsystems, Butterworth-Heinemann Ltd., vol. 14, No. 6, Jul. 1990, pp. 333-340.94Molnar, K. et al., "A 40 MHz 64-Bit Floating-Point Co-Processor," 1989 IEEE International Solid-State Circuits Conference, IEEE, Feb. 1989, pp. 48, 49 and 287.95Murakami, K. et al., "SIMP (Single Instruction stream/Multiple instruction Pipelining): A Novel High-Speed Single-Processor Architecture," Proceedings of the 16th Annual International Symposium on Computer Architecture, ACM Press, 1989, pp. 78-85.96Nakano, H. et al., "A 80 Mflops 64-bit Microprocessor for Parallel Computer," 1991, IEEE, pp. 15.2.1-15.2.4.97Odnert, D. et al., "Architecture and Compiler Enhancements for PA-RISC Workstations," COMPCON Spring '91 digest of papers, IEEE, 1991, pp. 214-218.98Order Granting Request for Ex Parte Reexamination, mailed Aug. 13, 2007 in Control No. 90/008,691, 20 pages.99Order Granting Request for Ex Parte Reexamination, mailed Aug. 29, 2007 in Control No. 90/008,712, 16 pages.100Order Granting Request for Ex Parte Reexamination, mailed Jun. 12, 2007 in Control No. 90/008,585, 19 pages.101Order Granting Request for Ex Parte Reexamination, mailed Jun. 16, 2007 in Control No. 90/008,644, 35 pages.102Order Granting Request for Ex Parte Reexamination, mailed May 11, 2007 in Control No. 90/008,569, 27 pages.103Order Granting Request for Ex Parte Reexamination, mailed May 11, 2007 in Control No. 90/008,573, 17 pages.104Paper No. 28 (Office Action dated Jun. 19, 1996) from U.S. Appl. No. 08/481,146.105Paper No. 32 (Office Action dated Nov. 18, 1996) from U.S. Appl. No. 08/481,146.106Patent Abstracts of Japan, Publication No. 02-211534, English Language Abstract for JP Patent Application No. 01-031652 (2 pages).107Patent Abstracts of Japan, Publication No. 02-226342, English Language Abstract for JP Patent Application No. 02-001127 (1 page).108Patent Abstracts of Japan, Publication No. 2-118757, English Language Abstract for JP Patent Application No. 63-271010, (2 pages).109Patent Abstracts of Japan, Publication No. 2-224025, English Language Abstract for JP Patent Application No. 01-270136, (1 page).110Patent Abstracts of Japan, Publication No. 57-057345, English Language Abstract for JP Patent Application No. 55-132633 (2 pages).111Patent Abstracts of Japan, Publication No. 60-144830, English Language Abstract for JP Patent Application No. 59-000424, (2 pages).112Patent Abstracts of Japan, Publication No. 61-40650, English Language Abstract for JP Patent Application No. 59-163061, (1 page).113Patent Abstracts of Japan, Publication No. 62-242243, English Language Abstract for JP Patent Application No. 61-085442, (2 pages).114Patent Abstracts of Japan, vol. 010, No. 089, Apr. 1986, & JP, A, 60 225 943 (Hitachi Seisakusho K K) Nov. 11, 1985.115Patt et al., "Run-Time Generation of HPS Microinstructions From a VAX Instruction Stream," Proceedings of Micro 19 Workshop, New York, pp. 75-81 (Oct. 1986).116Patt, Y.N. et al., "Critical Issues Regarding HPS, A High Performance Microarchitecture," Proceedings of the 18th Annual Workshop on Microprogramming, ACM, Dec. 1985, pp. 109-116.117Patt, Y.N. et al., "HPS, A New Microarchitecture: Rationale and Introduction," Proceedings of the 18th Annual Workshop on Microprogramming, ACM, Dec. 1985, pp. 103-108.118Patt, Y.N. et al., "Experiments with HPS, a Restricted Data Flow Microarchitecture for High Performance Computers," COMPCON 86, IEEE, pp. 254-258 (1986).119Patterson, D. A. and S�quin, C.H., "A VLSI RISC," Computer, IEEE, vol. 15, No. 9, Sep. 1982, pp. 8-18 and 20-21.120Peleg, A. and Weiser, U., "Future Trends in Microprocessors: Out-of-Order Execution, Speculative Branching and their CISC Performance Potential", IEEE, pp. 263-266 (1991).121Pleszkun, A.R. and Sohi, G.S., "The Performance Potential of Multiple Functional Unit Processors*," Proceedings of the 15th Annual Symposium on Computer Architecture, IEEE, Jun. 1988, pp. 37-44.122Pleszkun, A.R. et al., "WISQ: A Restartable Architecture Using Queues," Proceedings of the 14th International Symposium on Computer Architecture, ACM, Jun. 1987, pp. 290-299.123Popescu et al ., "The Metaflow Architecture," IEEE Micro, vol. 1 I, No. 3, pp. 10-13, 63-73 (Jun. 1991).124Russell, R.M., "The CRAY-1 Computer System," Communications of the ACM, ACM, vol. 21, No. 1, Jan. 1978, pp. 63-72.125Smith, J.E. and Pleszkun, A.R.,"Implementation of Precise Interrupts in Pipelined Processors," Proceedings of the 12th Annual International Symposium on Computer Architecture, IEEE, Jun. 1985, pp. 36-44.126Smith, M.D. et al., "Boosting Beyond Static Scheduling in a Superscalar Processor," ACM SIGARCH Computer Architecture News, ACM Press, vol. 18, Issue 3, Jun. 1990, pp. 344-354.127Smith, M.D. et al., "Limits on Multiple Instruction Issue," Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, Apr. 1989, pp. 290-302.128Sohi, G. S. and Vajapeyam, S., "Instruction Issue Logic For High-Performance, Interruptable Pipelined Processors," Proceedings of the 14th Annual International Symposium on Computer Architecture, ACM, Jun. 2-5, 1987, pp. 27-34.129Steven, G.B. et al., "HARP: A parallel pipelined RISC processor," Microprocessors and Microsystems, Butterworth & Co. Ltd., vol. 13, No. 9,Nov. 1989, pp. 579-586.130Stipulation of Dismissal, 1 page, dated Jan. 31, 2008, in Transmeta Corporation v. Intel Corporation, in the U.S. District Court for the District of Delaware, Case No. 1:06-cv-00633.131Swensen, J.A. and Patt, Y.N., "Hierarchical Registers for Scientific Computers," Conference Proceedings: 1988 International Conference on Supercomputing, ICS, Jul. 4-8, 1988, pp. 346-353.132Third-Generation TMS320 User's Guide, Texas Instruments, 1988.133Thornton, J.E., Design of a Computer: The Control Data 6600, Control Data Corporation, 1970, pp. 58-140.134Tjaden, G.J., Representation and Detection of Concurrency Using Ordering Matrices, (Dissertation), UMI Dissertation Services, 1972, pp. 1-199.135Tjaden, G.S. and Flynn, M.J., "Detection and Parallel Execution of Independent Instructions," IEEE Transactions On Computers, IEEE, vol. C-19, No. 10, Oct. 1970, pp. 889-895.136Tjaden, G.S. and Flynn, M.J., "Representation of Concurrency with Ordering Matrices," IEEE Transactions On Computers, IEEE, vol. C-22, No. 8, Aug. 1973, pp. 752-761.137Tomasulo, R.M., "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal, IBM, vol. 11, Jan. 1967, pp. 25-33.138Transmeta Corporation's Opening Claim Construction Brief, 66 pages, dated Oct. 19, 2007, in Transmeta Corporation v. Intel Corporation, in the U.S. District for the District of Delaware, Case No. 1:06-cv-00633.139U.S. Appl. No. 07/259,345, filed Oct. 1988, Barbour.140Uht, A.K., "An Efficient Hardware Algorithm to Extract Concurrency From General-Purpose Code," Proceedings of the 19th Annual Hawaii International Conference on System Sciences, University of Hawaii, IEEE, 1986, pp. 41-50.141Uvieghara, G.A. et al., "An Experimental Single-Chip Data Flow CPU," IEEE Journal of Solid-State Circuits, IEEE, vol. 27, No. 1, pp. 17-28 (Jan. 1992).142Uvieghara, G.A. et al., "An Experimental Single-Chip Data Flow CPU," Symposium on ULSI Circuits Design Digest of Technical Papers, 2 pages (May 1990).143Vin et al., "Instruction Scheduling in High-Performance Architectures�MIDR Algorithm," CIPS Edmonton '88, Chaos Into Order, Proceedings, Edmonton, Alta., Canada, pp. 69-75 (Nov. 7, 1988).144Wedig, R.G., Detection of Concurrency In Directly Executed Language Instruction Streams, (Dissertation), UMI, Jun. 1982, pp. 1-179.145Weiss, R., "Third-Generation RISC Processors", On Special Report, Mar. 30, 1992, pp. 96-108.146Weiss, S. and Smith, J.E., "Instruction Issue Logic in Pipelined Supercomputers," IEEE Transactions on Computers, IEEE, vol. C-33, No. 11, Nov. 1984, pp. 1013-1022 (77-86).147Wilson, J.E. et al., "On Tuning the Microarchitecture of an HPS Implementation of the VAX," Proceedings of the 20th Annual Workshop on Microprogramming, IEEE Computer Society, pp. 162-167 (Dec. 1-4, 1987).Referenced byCiting PatentFiling datePublication dateApplicantTitleUS7941636 *Dec 31, 2009May 10, 2011Intellectual Venture Funding LlcRISC microprocessor architecture implementing multiple typed register setsUS8707013 *Jul 13, 2010Apr 22, 2014Texas Instruments IncorporatedOn-demand predicate registersUS20120017067 *Jul 13, 2010Jan 19, 2012Texas Instruments IncorporatedOn-demand predicate registers* Cited by examinerClassifications U.S. Classification712/23, 712/228International ClassificationG06F9/34, G06F9/38, G06F9/46, G06F9/305, G06F9/30, G06F9/42, G06F9/48, G06F9/318, G06F15/00Cooperative ClassificationG06F9/3012, G06F9/30167, G06F9/30036, G06F9/3013, G06F9/3851, G06F9/30112, G06F9/30123, G06F9/30181, G06F9/30029, G06F9/30138, G06F9/30116European ClassificationG06F9/30R4D, G06F9/30R5, G06F9/30X, G06F9/30T4T, G06F9/30R5X, G06F9/30R4C, G06F9/38E4, G06F9/30R5C, G06F9/30R5D, G06F9/30A1P, G06F9/30A1LLegal EventsDateCodeEventDescriptionMay 13, 2014FPExpired due to failure to pay maintenance feeEffective date: 20140323Mar 23, 2014LAPSLapse for failure to pay maintenance feesNov 1, 2013REMIMaintenance fee reminder mailedApr 3, 2009ASAssignmentOwner name: TRANSMETA LLC, CALIFORNIAFree format text: MERGER;ASSIGNOR:TRANSMETA CORPORATION;REEL/FRAME:022494/0500Effective date: 20090127Owner name: TRANSMETA LLC,CALIFORNIAFree format text: MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:22494/500Free format text: MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:22494/500Free format text: MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:22494/500Mar 4, 2009ASAssignmentOwner name: INTELLECTUAL VENTURE FUNDING LLC, NEVADAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;REEL/FRAME:022343/0219Effective date: 20090128Owner name: INTELLECTUAL VENTURE FUNDING LLC,NEVADAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:22343/219Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:22343/219Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:22343/219Jan 9, 2007ASAssignmentOwner name: S-MOS SYSTEMS, INC.,CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GARG, SANJIV;LENTZ, DEREK J.;NGUYEN, LE TRONG AND OTHERS;SIGNED BETWEEN 19910905 AND 19910906;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:18779/969Owner name: SEIKO EPSON CORPORATION,JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:S-MOS SYSTEMS, INC.;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:18778/17Effective date: 19940913Owner name: TRANSMETA CORPORATION,CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEIKO EPSON CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:18780/677Effective date: 20010524Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:S-MOS SYSTEMS, INC.;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:18778/17Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEIKO EPSON CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:18780/677Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GARG, SANJIV;LENTZ, DEREK J.;NGUYEN, LE TRONG AND OTHERS;SIGNED BETWEEN 19910905 AND 19910906;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:18779/969Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEIKO EPSON CORPORATION;REEL/FRAME:018780/0677Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:S-MOS SYSTEMS, INC.;REEL/FRAME:018778/0017Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GARG, SANJIV;LENTZ, DEREK J.;NGUYEN, LE TRONG;AND OTHERS;SIGNING DATES FROM 19910905 TO 19910906;REEL/FRAME:018779/0969RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services