Source: http://www.google.com/patents/US6307257?dq=6,631,400
Timestamp: 2016-05-31 23:48:35
Document Index: 70758692

Matched Legal Cases: ['art 101', 'art 100', 'art 111', 'art 110', 'art 111', 'art 100', 'art 101', 'art 101', 'art 111']

Patent US6307257 - Dual-chip integrated circuit package with a chip-die pad formed from ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA dual-chip integrated circuit (IC) package is provided, which is characterized in the use of a an extending portion formed from the leads of a leadframe to provide firm support to the bonding pads on the chips. The dual-chip integrated circuit package utilizes a leadframe having a first leads and a...http://www.google.com/patents/US6307257?utm_source=gb-gplus-sharePatent US6307257 - Dual-chip integrated circuit package with a chip-die pad formed from leadframe leadsAdvanced Patent SearchPublication numberUS6307257 B1Publication typeGrantApplication numberUS 09/473,310Publication dateOct 23, 2001Filing dateDec 28, 1999Priority dateMay 14, 1999Fee statusLapsedPublication number09473310, 473310, US 6307257 B1, US 6307257B1, US-B1-6307257, US6307257 B1, US6307257B1InventorsChien-Ping Huang, Lian-Cherng Chiang, Wen-Ta TsaiOriginal AssigneeSiliconware Precision Industries, Co., Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (4), Referenced by (69), Classifications (23), Legal Events (5) External Links: USPTO, USPTO Assignment, EspacenetDual-chip integrated circuit package with a chip-die pad formed from leadframe leads
US 6307257 B1Abstract
A dual-chip integrated circuit (IC) package is provided, which is characterized in the use of a an extending portion formed from the leads of a leadframe to provide firm support to the bonding pads on the chips. The dual-chip integrated circuit package utilizes a leadframe having a first leads and a second leads, with a spacing being defined between the first and second leads; and the first leads is extended toward the spacing to form the extending portion at a downset position with respect to the second plane where the leadframe positions leads. A first integrated circuit chip is mounted on the extending portion in such a manner that the front side thereof is attached to the extending portion; and a second integrated circuit chip is attached to the first integrated circuit chip in a back-to-back manner. The bonding pads on the two integrated circuit chips are electrically connected to the first and second leads via a plurality of bonding wires. The use of the extending portion for the attachment of the two integrated circuit chips can help prevent delamination of the chips and can provide firm support to the bonding pads on the chips so that the chips can be prevented from being cracked during the wire-bonding process. The manufactured integrated circuit package can therefore be more assured in reliability and quality.
What is claimed is: 1. A dual-chip integrated circuit package, which comprises:
a leadframe having a plurality of first leads and a plurality of second leads, with a spacing being defined between the first and second leads; the first leads each having an extending portion wherein said extending portion extends to a length greater than a length of said second leads; a first integrated circuit chip having a front side and a back side, with the front side being formed with a plurality of bonding pads; the first integrated circuit chip being mounted on the extending portion in such a manner that the front side thereof is attached to the extending portion; a second integrated circuit chip having a front side and a back side, with the front side being formed with a plurality of bonding pads; the second integrated circuit chip being attached to the first integrated circuit chip in a back-to-back manner; a plurality of first electric connection means for electrically connecting the bonding pads on the first integrated circuit chip to the second leads of the leadframe; a plurality of second electric connection means for electrically connecting the bonding pads on the second integrated circuit chip to the first leads of the leadframe; and an encapsulant for encapsulating the first integrated circuit chip, the second integrated circuit chip, the first and second electric connection means, and an inner part of the first and second leads of the leadframe. 2. The dual-chip integrated circuit package of claim 1, further comprising:
a plurality of third electric connection means interconnected between the extending portion and the second leads so as to electrically interconnecting the first leads and the second leads. 3. The dual-chip integrated circuit package of claim 2, wherein the first, second, and third electric connection means are gold wires.
4. The dual-chip integrated circuit package of claim 1, wherein the first integrated circuit chip is attached to the extending portion by means of an insulative adhesive film with elastic property.
5. The dual-chip integrated circuit package of claim 4, wherein the insulative adhesive film is made of polyimide.
6. The dual-chip integrated circuit package of claim 1, wherein the second integrated circuit chip is attached onto the first integrated circuit chip by means of silver paste.
7. The dual-chip integrated circuit package of claim 1, wherein the second integrated circuit chip is attached onto the first integrated circuit chip by means of an insulative adhesive tape.
8. The dual-chip integrated circuit package of claim 7, wherein the insulative adhesive tape is made of epoxy resin.
9. The dual-chip integrated circuit package of claim 1, wherein the extending portion is downset from the plane where the leadframe positions.
10. The dual-chip integrated circuit package of claim 1, wherein in the case of the second integrated circuit chip being formed with two rows of bonding pads, the two rows of bonding pads are positioned directly above the extending portion of the first leads.
11. The dual-chip integrated circuit package of claim 10, wherein one row of the bonding pads are electrically connected to the first leads while the other row of the bonding pads are electrically connected to the second leads.
12. The dual-chip integrated circuit package of claim 11, wherein the extending portion of the first leads are held together by adhesive means to maintain planeness thereto.
13. The dual-chip integrated circuit package of claim 1 wherein the second leads are not downset from the plane where the leadframe is positioned.
14. The dual-chip integrated circuit package of claim 9 wherein the second leads are not downset from the plane where the leadframe is positioned.
15. The dual-chip integrated circuit package of claim 1 wherein the first chip or second chip are not supported by the second leads.
This invention relates to integrated circuit (IC) packages, and more particularly, to a new structure for dual-chip integrated circuit package which is characterized in the use of leads of a leadframe to provide firm support and electrical connection with external devices to the chips.
Integrated circuit chips are typically packed in packages for easy handling and utilization. To allow increased functionality from a single integrated circuit package, it is usually desired to pack two or more integrated circuit chips rather than just one in the integrated circuit package. An integrated circuit package that packs two integrated circuit chips therein is customarily referred to as a dual-chip integrated circuit package.
The U.S. Pat. No. 5,793,108 discloses a dual-chip integrated circuit package. FIG. 5 is a schematic sectional diagram showing the structure of this dual-chip integrated circuit package. As shown, this dual-chip integrated circuit package includes a leadframe 200 having a die pad 201 for mounting a first integrated circuit chip 220 and a second integrated circuit chip 240. The first integrated circuit chip 220 has its front side 221 attached to the die pad 201 by means of an insulative adhesive film 210. The bonding pads 223 on the first integrated circuit chip 220 are electrically connected via a plurality of gold wires 250 to the first surface 202 a of the leads 202 of the leadframe 200. An insulative adhesive layer 230 is then coated on the back side 222 of the first integrated circuit chip 220 for attaching the first integrated circuit chip 220 to the back side 242 of the second integrated circuit chip 240. The bonding pads 243 on the front side 241 of the second integrated circuit chip 240 are electrically connected via a plurality of gold wires 260 to a second surface 202 b of the leads 202. Further, an encapsulant 270 is formed to encapsulate the first integrated circuit chip 220, the second integrated circuit chip 240, and the inner part of the leads 202. Electronic components and electric circuits are formed on the front side 221 of the first integrated circuit chip 220 and the front side 241 of the second integrated circuit chip 240.
The forgoing dual-chip integrated circuit package, however, has the following drawbacks. First, it requires the bonding pads 223 on the front side 221 of the first integrated circuit chip 220 to be exposed out of the die pad 201 so as to facilitate the connection of the gold wires 250. This requires the jointed area between the first integrated circuit chip 220 and the die pad 201 to be smaller than the area of the front side 221 of the first integrated circuit chip 220. However, after the second integrated circuit chip 240 has been attached to the first integrated circuit chip 220, the beneath of the bonding pads 243 on the second integrated circuit chip 240 is a void space. As a consequence, as shown in FIG. 6, during the wire-bonding process to connect the bonding wires 260, the second integrated circuit chip 240 is only partly supported by the fixture 280, which would easily cause the areas near the bonding pads 243 on the second integrated circuit chip 240 and the bonding pads 223 on the first integrated circuit chip 220 to be cracked. Second, since the front side 221 of the first integrated circuit chip 220 is attached to the die pad 201 in a direct face-to-face manner, the first integrated circuit chip 220 could be easily subject to delamination during temperature changes in the manufacture process. This is because that the first integrated circuit chip 220 differs in Coefficient of Thermal Expansion (CTE) from the die pad 201. The direct face-to-face attachment also requires the insulative adhesive film 210 to be large enough to cover the whole of the die pad 201. This practice, however, would considerably increase the manufacture cost. Moreover, the insulative adhesive film 210 being made large would hamper the drainage of the air between the insulative adhesive film 210 and the die pad 201 and the air between the insulative adhesive film 210 and the first integrated circuit chip 220, which would undesirably cause voids to be formed therebetween. Under high-temperature condition, the existence of such voids would cause a popcorn effect, which could damage the integrated circuit package structure. Still one drawback is that when the foregoing dual-chip integrated circuit package is formed as a low profile package, the gap between the bottom side of the die pad and the bottom of a cavity of an encapsulation mold (not shown) would become very small, causing the resin flow introduced into the encapsulation mold to be slowed down when passing through the gap, resulting in the undesired thus-forming of voids in the formed encapsulant. The forming of these voids could also lead to the problem of a popcorn effect.
It is therefore an objective of this invention to provide a dual-chip integrated circuit package, which can help prevent delamination from taking place in the interface between the chips and the leadframe.
It is another objective of this invention to provide a dual-chip integrated circuit package, which can provide firm support to the bonding pads on the chips so that the chips can be prevented from being cracked during the wire-bonding process.
It is still another objective of this invention to provide a dual-chip integrated circuit package, which can be more assured in reliability and quality.
In accordance with the foregoing and other objectives, the invention proposes a new structure for dual-chip integrated circuit package. The dual-chip integrated circuit package of the invention includes: (a) a leadframe having a plurality of first leads and a plurality of second leads, with a spacing being defined between the first and second leads; the first leads each having an extending portion; (b) a first integrated circuit chip having a front side and a back side, with the front side being formed with a plurality of bonding pads; the first integrated circuit chip being attached to the extending portions of the first leads in such a manner that the front side thereof is attached to extending portions, allowing the bonding pads on the first integrated circuit chip to be positioned in the spacing; (c) a second integrated circuit chip having a front side and a back side, with the front side being formed with a plurality of bonding pads; the second integrated circuit chip being attached to the first integrated circuit chip in a back-to-back manner; (d) a plurality of first electric connection means for electrically connecting the bonding pads on the first integrated circuit chip to the second leads of the leadframe; (e) a plurality of second electric connection means for electrically connecting the bonding pads on the second integrated circuit chip to at least one of the first leads and the second leads of the leadframe; and (f) an encapsulant for encapsulating the first integrated circuit chip, the second integrated circuit chip, the first and second electric connection means, and an inner part of the first and second leads of the leadframe.
In the foregoing dual-chip integrated circuit package, the electric connection means can be either gold wires or copper wires. The electric connection of the chip with the leads of the leadframe can also be accomplished by TAB (Tape Automated Bonding) techniques.
It is a characteristic feature of the invention that each of the first leads are extended to form an extending portion, preferably being downset from the plane where the leadframe positions. This downset arrangement of the extending portion can help allow the resin flow use in the molding process to be more evenly distributed, thus preventing the forming of voids in the resulted encapsulant. Further, in order to allow planeness to the extending portion of the first leads, they can be held together by means of insulative adhesive tapes, glues, or the like.
In the case of the two integrated circuit chips being flash memory chips, they are each formed with only one row of bonding pads thereon. In this case, the bonding pads on the first integrated circuit chip are electrically connected to the first leads via first electric connection means; while the bonding pads on the second integrated circuit chip are electrically connected to the second leads via second electric connection means.
In the case of the first integrated circuit chip being a flash memory chip and the second integrated circuit chip being an ASIC chip, the second integrated circuit chip is formed with two rows of bonding pads thereon. In this case, the two rows of bonding pads are respectively electrically connected to the first leads and the second leads; and the bonding pads on the first integrated circuit chip are electrically connected to the second leads
FIG. 1 shows a schematic top view of a first preferred embodiment of the dual-chip integrated circuit package according to the invention;
FIG. 2 is a schematic sectional diagram of the dual-chip integrated circuit package of FIG. 1 cutting through the line 2—2;
FIG. 3 is a schematic sectional diagram of a second preferred embodiment of the dual-chip integrated circuit package according to the invention;
FIG. 4 is a schematic sectional diagram of a third preferred embodiment of the dual-chip integrated circuit package according to the invention;
FIG. 5 (PRIOR ART) is a schematic sectional diagram of a conventional integrated circuit package; and
FIG. 6 (PRIOR ART) is a schematic sectional diagram used to depict the mounting of a second integrated circuit chip on the conventional integrated circuit package of FIG. 5.
In accordance with the invention, three preferred embodiments are disclosed in full details in the following.
The first preferred embodiment of the dual-chip integrated circuit package of the invention is disclosed in the following with reference to FIGS. 1-2.
As shown, the dual-chip integrated circuit package of the invention is constructed on a leadframe 1 which is used to mount two integrated circuit chips thereon, including a first integrated circuit chip 3 and a second integrated circuit chip 4. The first integrated circuit chip 3 has a front side 30 and a back side 31, with the front side 30 being formed with electronic components and electric circuits; and similarly, the second integrated circuit chip 4 has a front side 40 and a back side 41, with the front side 40 being formed with electronic components and electric circuits. The leadframe 1 is formed with a plurality of first leads 10 and a plurality of second leads 11 opposite to the first leads 10; and further, a spacing 12 is formed between the first leads 10 and the second leads 11. The first integrated circuit chip 3 is electrically connected via a plurality of first bonding wires 5 to the second leads 11, while the second integrated circuit chip 4 is electrically connected via a plurality of second bonding wires 6 to the first leads 10. These bonding wires 5, 6 can be either gold wires or copper wires; the electric connection between the first integrated circuit chip 3 and the second leads 11 as well as that between the second integrated circuit chip 4 and the first leads 10 can also be implemented by means of TAB (Tape Automated Bonding) techniques. Further, the dual-chip integrated circuit package includes an encapsulant 7 which is formed to encapsulate the first integrated circuit chip 3, the second integrated circuit chip 4, the first bonding wires 5, the second bonding wires 6, and the inner part of the first and second leads 10, 11.
The first leads 10 are defined into an inner part 101, which is to be enclosed in the encapsulant 7, and an outer part 100, which is to exposed to the outside of the encapsulant 7. Further, as shown in FIG. 2, it is a characteristic feature of the invention that the first leads 10 are downset and extended toward the spacing 12 to form an extending portion 102 for the mounting of the two integrated circuit chips 3, 4. The second leads 11 are also defined into an inner part 111, which is to be enclosed in the encapsulant 7, and an outer part 110, which is to exposed to the outside of the encapsulant 7.
In the first preferred embodiment, the first integrated circuit chip 3 is a flash memory chip, which is formed with only one row of bonding pads 32 on the front side 30 thereof. The first integrated circuit chip 3 is attached to the extending portion 102 by means of an insulative adhesive film 8 made of non-conductive epoxy or polyimide. Since the jointed area between the first integrated circuit chip 3 and the extending portion 102 is far smaller than that in the prior art (the dual-chip integrated circuit package of U.S. Pat. No. 5,793,108), it can help prevent delamination under a high-temperature condition during subsequent process steps. It is to be noted that the first integrated circuit chip 3 should be mounted in such a manner as to allow the bonding pads 32 to be positioned in the spacing 12 for the purpose of facilitating the subsequent wire-bonding process for electrically connecting the bonding pads 32 to the inner part 111 of the second leads 11.
In this embodiment, the second integrated circuit chip 4 is also a flash memory chip, which is formed with only one row of bonding pads 42 on the front side 40 thereof The second integrated circuit chip 4 is attached to the first integrated circuit chip 3 in a back-to-back manner, with its back side 41 being attached by means of an adhesive tape 9 to the back side 31 of the first integrated circuit chip 3. The adhesive tape 9 can be made of either silver paste or polyimide. It is to be noted that the bonding pads 42 on the second integrated circuit chip 4 should be positioned directly above extending portion 102 so that it can be firmly supported by the extending portion 102. This can prevent the two integrated circuit chips 3, 4 from being cracked during the wire-bonding process for connecting the bonding wires 6 between the bonding pads 42 on the second integrated circuit chip 4 and the first leads 10. Moreover, it can help increase the quality level of the wire bonding.
The insulative adhesive film 8 is made of an elastic material that can provide a buffering effect to the first integrated circuit chip 3, so that the first integrated circuit chip 3 can be prevented from being crashed by the pressure used to attach the second integrated circuit chip 4 onto the back side 31 of the first integrated circuit chip 3 during the die bond process. Further, since the jointed area between the front side 30 of the first integrated circuit chip 3 and the extending portion 102 is smaller than that in the prior art, it allows the utilization of the insulative adhesive film 8 in the dual-chip integrated circuit package of the invention to be very cost-effective. In addition, the use of the insulative adhesive film 8 can help prevent the forming of voids in the jointed part between the first integrated circuit chip 3 and the extending portion 102. The problem of a popcorn effect can thus be prevented when placing the half-manufactured integrated circuit package assembly under a high-temperature process environment. The quality of the manufactured integrated circuit package can thus be more assured.
Next, a wire-bonding process is performed to connect the second bonding wires 6 between the second integrated circuit chip 4 and the first leads 10. After this, a molding process is performed on the half-manufactured integrated circuit package assembly for the formation of the encapsulant 7. During this process, since the first integrated circuit chip 3 is securely mounted on the extending portion 102, which is an extended from the first leads 10, it can prevent the resin flow from causing the two integrated circuit chips 3, 4 to be displaced that would otherwise cause the first bonding wires 5 or the second bonding wires 6 to expose to the outside of the encapsulant 7. The quality of the manufactured integrated circuit package can thus be more assured.
After the molding process is completed, the outer part 100 of the first leads 10 are bent into predefined shape to facilitate the mounting of the manufactured integrated circuit package on a circuit board (not shown). This completes the manufacture of the dual-chip integrated circuit package of the invention.
FIG. 3 is a schematic sectional diagram of the second preferred embodiment of the dual-chip integrated circuit package according to the invention. For distinguishing purpose, the reference numerals in FIG. 3 are appended with the letter “a”.
This embodiment is specifically designed for the case of the second integrated circuit chip being an ASIC chip formed with two rows of bonding pads 42 a on the front side 40 a thereof In this case, all the two rows of bonding pads 42 a should be positioned directly above the extending portion 102 a so that they can be both firmly supported by the extending portion 102 a. One row of the bonding pads 42 a is electrically connected to the inner part 101 a of the first leads 10 a, while the other row is electrically connected to the inner part 101 a of the second leads 11 a via two sets of bonding wires 6 a. Since all the two rows of bonding pads 42 a are positioned directly above the extending portion 102 a, they can be firmly supported by the extending portion 102 a without being cracked during the wire-bonding process to form the bonding wires 6 a. The second integrated circuit chip 4 a should be smaller in dimension than the first integrated circuit chip 3 a in the extending direction of the extending portion 102 a so that all the two rows of bonding pads 42 a can be positioned directly above the chip-die pad 102 a. Third Preferred Embodiment
FIG. 4 is a schematic sectional diagram of the third preferred embodiment of the dual-chip integrated circuit package according to the invention. For distinguishing purpose, the reference numerals in FIG. 4 are appended with the letter “b”.
This embodiment is specifically designed for the case of the first integrated circuit chip 3 b and the second integrated circuit chip 4 b being functionally connected to each other in parallel. In this case, the inner part 111 b of the second leads 11 b is connected via a third set of bonding wires 50 b to the end part of the extending portion 102, allowing the first leads 10 to be electrically connected to the second leads 11 b. The invention has been described using exemplary preferred embodiments. However, it is to be understood that the scope of the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements. The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5793108Apr 25, 1996Aug 11, 1998Sharp Kabushiki KaishaSemiconductor integrated circuit having a plurality of semiconductor chipsUS6087718 *Dec 15, 1997Jul 11, 2000Lg Semicon Co., Ltd.Stacking type semiconductor chip packageUS6118176 *Apr 26, 1999Sep 12, 2000Advanced Semiconductor Engineering, Inc.Stacked chip assembly utilizing a lead frameUS6118184 *Jul 1, 1998Sep 12, 2000Sharp Kabushiki KaishaSemiconductor device sealed with a sealing resin and including structure to balance sealing resin flow* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS6476474 *Oct 10, 2000Nov 5, 2002Siliconware Precision Industries Co., Ltd.Dual-die package structure and method for fabricating the sameUS6483736 *Aug 24, 2001Nov 19, 2002Matrix Semiconductor, Inc.Vertically stacked field programmable nonvolatile memory and method of fabricationUS6518655 *Oct 12, 2001Feb 11, 2003Oki Electric Industry Co., Ltd.Multi-chip package-type semiconductor deviceUS6525953Aug 13, 2001Feb 25, 2003Matrix Semiconductor, Inc.Vertically-stacked, field-programmable, nonvolatile memory and method of fabricationUS6593624Sep 25, 2001Jul 15, 2003Matrix Semiconductor, Inc.Thin film transistors with vertically offset drain regionsUS6624485Nov 5, 2001Sep 23, 2003Matrix Semiconductor, Inc.Three-dimensional, mask-programmed read only memoryUS6627990 *Feb 6, 2003Sep 30, 2003St. Assembly Test Service Ltd.Thermally enhanced stacked die packageUS6689644Apr 22, 2002Feb 10, 2004Matrix Semiconductor, Inc.Vertically-stacked, field-programmable, nonvolatile memory and method of fabricationUS6731011Feb 19, 2002May 4, 2004Matrix Semiconductor, Inc.Memory module having interconnected and stacked integrated circuitsUS6737675Jun 27, 2002May 18, 2004Matrix Semiconductor, Inc.High density 3D rail stack arraysUS6750080 *Feb 25, 2003Jun 15, 2004Renesas Technology Corp.Semiconductor device and process for manufacturing the sameUS6780711Sep 23, 2002Aug 24, 2004Matrix Semiconductor, IncVertically stacked field programmable nonvolatile memory and method of fabricationUS6841858Sep 27, 2002Jan 11, 2005St Assembly Test Services Pte Ltd.Leadframe for die stacking applications and related die stacking conceptsUS6843421Aug 13, 2001Jan 18, 2005Matrix Semiconductor, Inc.Molded memory module and method of making the module absent a substrate supportUS7008824 *May 10, 2001Mar 7, 2006Micron Technology, Inc.Method of fabricating mounted multiple semiconductor dies in a packageUS7199469 *Sep 28, 2001Apr 3, 2007Renesas Technology Corp.Semiconductor device having stacked semiconductor chips sealed with a resin seal memberUS7235871Jul 15, 2003Jun 26, 2007Micron Technology, Inc.Stacked microelectronic diesUS7247576Oct 28, 2005Jul 24, 2007Renesas Technology Corp.Method of manufacturing a semiconductor deviceUS7253025Aug 20, 2004Aug 7, 2007Micron Technology, Inc.Multiple substrate microelectronic devices and methods of manufactureUS7298031 *Aug 9, 2000Nov 20, 2007Micron Technology, Inc.Multiple substrate microelectronic devices and methods of manufactureUS7329565Nov 12, 2004Feb 12, 2008Sanddisk 3D LlcSilicide-silicon oxide-semiconductor antifuse device and method of makingUS7352199Feb 20, 2001Apr 1, 2008Sandisk CorporationMemory card with enhanced testability and methods of making and using the sameUS7375415 *Jun 30, 2005May 20, 2008Sandisk CorporationDie package with asymmetric leadframe connectionUS7582953 *Aug 6, 2007Sep 1, 2009Chipmos Technologies Inc.Package structure with leadframe on offset chip-stacked structureUS7633143 *Sep 22, 2008Dec 15, 2009Powertech Technology Inc.Semiconductor package having plural chips side by side arranged on a leadframeUS7655509Sep 13, 2007Feb 2, 2010Sandisk 3D LlcSilicide-silicon oxide-semiconductor antifuse device and method of makingUS7678706Mar 16, 2010Renesas Technology Corp.Method of manufacturing a semiconductor deviceUS7727816 *Jul 21, 2006Jun 1, 2010Stats Chippac Ltd.Integrated circuit package system with offset stacked dieUS7763964 *Jul 27, 2010Kabushiki Kaisha ToshibaSemiconductor device and semiconductor module using the sameUS7816189Oct 19, 2010Sandisk 3D LlcVertically stacked field programmable nonvolatile memory and method of fabricationUS7825455Nov 2, 2010Sandisk 3D LlcThree terminal nonvolatile memory device with vertical gated diodeUS7825502 *Jan 9, 2008Nov 2, 2010Fairchild Semiconductor CorporationSemiconductor die packages having overlapping dice, system using the same, and methods of making the sameUS7915095Jan 13, 2010Mar 29, 2011Sandisk 3D LlcSilicide-silicon oxide-semiconductor antifuse device and method of makingUS7968996 *Sep 23, 2009Jun 28, 2011Stats Chippac Ltd.Integrated circuit package system with supported stacked dieUS7978492Jul 12, 2011Sandisk 3D LlcIntegrated circuit incorporating decoders disposed beneath memory arraysUS8018041Apr 13, 2010Sep 13, 2011Stats Chippac Ltd.Integrated circuit package system with offset stacked dieUS8067827Nov 29, 2011Micron Technology, Inc.Stacked microelectronic device assembliesUS8097495Jan 17, 2012Sandisk Technologies Inc.Die package with asymmetric leadframe connectionUS8208282Oct 7, 2010Jun 26, 2012Sandisk 3D LlcVertically stacked field programmable nonvolatile memory and method of fabricationUS8288847Jul 6, 2010Oct 16, 2012Freescale Semiconductor, Inc.Dual die semiconductor packageUS8503215Jun 19, 2012Aug 6, 2013Sandisk 3D LlcVertically stacked field programmable nonvolatile memory and method of fabricationUS8575719Jun 30, 2003Nov 5, 2013Sandisk 3D LlcSilicon nitride antifuse for use in diode-antifuse memory arraysUS8587109Nov 28, 2011Nov 19, 2013Micron Technology, Inc.Stacked microelectronic dies and methods for stacking microelectronic diesUS8759954Aug 3, 2011Jun 24, 2014Stats Chippac Ltd.Integrated circuit package system with offset stacked dieUS8823076Mar 27, 2014Sep 2, 2014Sandisk 3D LlcDense arrays and charge storage devicesUS8853765Mar 27, 2014Oct 7, 2014Sandisk 3D LlcDense arrays and charge storage devicesUS8897056Jul 29, 2013Nov 25, 2014Sandisk 3D LlcPillar-shaped nonvolatile memory and method of fabricationUS8981457May 10, 2012Mar 17, 2015Sandisk 3D LlcDense arrays and charge storage devicesUS9171857Sep 23, 2014Oct 27, 2015Sandisk 3D LlcDense arrays and charge storage devicesUS9214243May 6, 2014Dec 15, 2015Sandisk 3D LlcThree-dimensional nonvolatile memory and method of fabricationUS20020116668 *Feb 20, 2001Aug 22, 2002Matrix Semiconductor, Inc.Memory card with enhanced testability and methods of making and using the sameUS20030122262 *Feb 25, 2003Jul 3, 2003Hitachi, Ltd.Semiconductor device and process for manufacturing the sameUS20030173643 *Mar 13, 2002Sep 18, 2003Matrix Semiconductor, Inc.Silicide-silicon oxide-semiconductor antifuse device and method of makingUS20040038449 *Jul 15, 2003Feb 26, 2004Corisis David J.Stacked microelectronic dies and methods for stacking microelectronic diesUS20040061202 *Sep 27, 2002Apr 1, 2004St Assembly Test Services Pte LtdLeadframe for die stacking applications and related die stacking conceptsUS20050019984 *Aug 20, 2004Jan 27, 2005Tongbi JiangMultiple substrate microelectronic devices and methods of manufactureUS20060049499 *Oct 28, 2005Mar 9, 2006Yoshinori MiyakiSemiconductor device and its manufacturing methodUS20070001272 *Jun 30, 2005Jan 4, 2007Lee Ming HDie package with asymmetric leadframe connectionUS20070052079 *Sep 7, 2005Mar 8, 2007Macronix International Co., Ltd.Multi-chip stacking package structureUS20070210435 *May 21, 2007Sep 13, 2007Micron Technology, Inc.Stacked microelectronic dies and methods for stacking microelectronic diesUS20070298545 *Jul 20, 2007Dec 27, 2007Yoshinori MiyakiMethod of manufacturing a semiconductor deviceUS20080017955 *Jul 21, 2006Jan 24, 2008Stats Chippac Ltd.Integrated circuit package system with offset stacked dieUS20080036067 *Aug 6, 2007Feb 14, 2008Chipmos Technologies Inc.Package structure with leadframe on offset chip-stacked structureUS20080182365 *Apr 1, 2008Jul 31, 2008Sandisk CorporationDie package with asymmetric leadframe connectionUS20080197472 *Feb 15, 2008Aug 21, 2008Kabushiki Kaisha ToshibaSemiconductor device and semiconductor module using the sameUS20090146278 *Jul 13, 2007Jun 11, 2009Chipmos Technologies Inc.Chip-stacked package structure with asymmetrical leadframeUS20090174047 *Jan 9, 2008Jul 9, 2009Scott IrvingSemiconductor Die Packages Having Overlapping Dice, System Using the Same, and Methods of Making the SameUS20100001391 *Sep 23, 2009Jan 7, 2010Byung Tai DoIntegrated circuit package system with supported stacked dieUS20100193926 *Aug 5, 2010Byung Tai DoIntegrated circuit package system with offset stacked die* Cited by examinerClassifications U.S. Classification257/676, 257/777, 257/E23.039, 257/666, 257/724, 257/E23.052International ClassificationH01L23/495Cooperative ClassificationH01L2924/14, H01L24/45, H01L2924/00014, H01L2924/19107, H01L2224/32145, H01L24/48, H01L2924/01079, H01L2224/48247, H01L2224/48091, H01L23/4951, H01L23/49575, H01L2224/45144, H01L2224/45147, H01L2924/01047European ClassificationH01L23/495A4, H01L23/495LLegal EventsDateCodeEventDescriptionDec 28, 1999ASAssignmentOwner name: SILICONWARE PRECISION INDUSTRIES CO., LTD., TAIWANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUANG, CHIEN PING;CHIANG, LIAN CHERNG;TSAI, WEN-TA;REEL/FRAME:010488/0247Effective date: 19990927Apr 20, 2005FPAYFee paymentYear of fee payment: 4May 4, 2009REMIMaintenance fee reminder mailedOct 23, 2009LAPSLapse for failure to pay maintenance feesDec 15, 2009FPExpired due to failure to pay maintenance feeEffective date: 20091023RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services