Source: http://www.google.com/patents/US20040161916?dq=oakley+D523,461&ei=qiI4T-CjGqXf0QHz_PSUCA
Timestamp: 2016-02-11 09:04:46
Document Index: 155439731

Matched Legal Cases: ['Application No. 2001', 'art 5', 'art 5', 'art 5', 'art 100', 'art 100', 'art 50', 'art 100', 'art 50', 'art 100', 'art 50', 'art 50', 'art 50', 'art 50', 'art 10', 'art 50', 'art 50', 'art 100', 'art 50']

Patent US20040161916 - Apparatus for adjusting input capacitance of semiconductor device and ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsAn apparatus for finely adjusting the input capacitance of a semiconductor device and a method of fabricating the apparatus are disclosed. The invention adjusts finely the input capacitance without increasing a layout area of the device by using a capacitor constructed with a poly layer/device isolation...http://www.google.com/patents/US20040161916?utm_source=gb-gplus-sharePatent US20040161916 - Apparatus for adjusting input capacitance of semiconductor device and fabricating methodAdvanced Patent SearchPublication numberUS20040161916 A1Publication typeApplicationApplication numberUS 10/782,880Publication dateAug 19, 2004Filing dateFeb 23, 2004Priority dateMay 10, 2001Also published asUS6741114, US6908821, US20020167348Publication number10782880, 782880, US 2004/0161916 A1, US 2004/161916 A1, US 20040161916 A1, US 20040161916A1, US 2004161916 A1, US 2004161916A1, US-A1-20040161916, US-A1-2004161916, US2004/0161916A1, US2004/161916A1, US20040161916 A1, US20040161916A1, US2004161916 A1, US2004161916A1InventorsTaek Seung KimOriginal AssigneeHynix Semiconductor Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (11), Referenced by (2), Classifications (19), Legal Events (2) External Links: USPTO, USPTO Assignment, EspacenetApparatus for adjusting input capacitance of semiconductor device and fabricating method
US 20040161916 A1Abstract
An apparatus for finely adjusting the input capacitance of a semiconductor device and a method of fabricating the apparatus are disclosed. The invention adjusts finely the input capacitance without increasing a layout area of the device by using a capacitor constructed with a poly layer/device isolation layer/P-type substrate. The poly layer is formed on an unnecessary space provided by the device isolation layer under an input pad. Images(7) Claims(8)
What is claimed is: 1. A method of fabricating an input capacitance adjustment part in a semiconductor device, the method comprising the steps of: providing a first conductivity type substrate in which first to third device isolation layers are formed; forming a second conductivity type well having a first conductivity type impurity region inside between the first and second device isolation layers; forming an active area to form a transistor between the second and third device isolation layers; forming an oxide layer and a polysilicon layer on the entire structure successively; forming a first area by patterning the oxide and polysilicon layers to remain on the first device isolation layer and thereby forming a gate on the active area; forming source/drain regions in the first conductivity type substrate; forming a first insulating interlayer on the entire structure; forming contact holes by selectively removing predetermined portions of the first insulating interlayer formed on the drain region and the gate; forming a first metal line on the entire structure including the contact holes; forming a second area connected to the polysilicon layer of the first area and a predetermined portion of the impurity region, and a third area connected electrically with the impurity region and drain region and connected to an input buffer by patterning the first metal line; forming a second insulating interlayer on the entire structure and then forming a second contact hole exposing a portion of the first area; and forming a second metal line on the entire structure including the second contact hole and then forming an input pad by patterning the second metal line. 2. The method of claim 1, further comprising: forming an internal-contact option layer in the first metal line of the second area so as to connect the polysilicon layer in the first area to the impurity region. 3. The method of claim 1, wherein a plurality of capacitors are formed by using the first conductivity type substrate, the first device isolation layer, and the polysilicon layer. 4. The method of claim 1, wherein the first conductivity type is a P-type conductivity, and the second conductivity type is an N-type conductivity. 5. A method of fabricating a semiconductor device, comprising the steps of: forming first, second and third device isolation layers in a substrate; forming a gate electrode having a polysilicon layer on the first device isolation layer; forming source and drain regions between the second and third device isolation layers; forming a first insulating layer over the gate electrode and over the source and drain regions; forming an input pad layer on the insulating layer; and forming a metal line layer underneath the polysilicon layer to either the input pad or a ground source. 6. The method of claim 5, wherein the polysilicon layer, the first device isolation layer and the substrate constitute a capacitor which is disposed underneath the input pad layer. 7. The method of claim 5, wherein the metal line layer is electrically connected to the input pad layer. 8. The method of claim 5, further comprising: forming another insulating layer between the input pad layer and the first insulating layer. Description
CROSS-REFERENCE [0001] The present application is a continuation of co-pending U.S. patent application Ser. No. 10/006,566 filed on Dec. 10, 2001 for which priority is claimed under 35 U.S.C. � 120; and the present application claims priority of Patent Application No. 2001-25523 filed in Republic of Korea on May 10, 2001, under 35 U.S.C. � 119. The entire contents of each of these applications are herein fully incorporated by reference.
BACKGROUND OF THE INVENTION [0002] 1. Field of the Invention [0003] The present invention relates to an apparatus for adjusting finely the input capacitance of a semiconductor device without increasing a layout area of the device, and to a method of fabricating the apparatus. [0004] 2. Discussion of the Related Art [0005] [0005]FIG. 1 illustrates a block diagram of an input part 5 of a semiconductor memory device according to a related art. As shown in FIG. 1, the input part 5 includes an input pad 10 for transmitting an input signal IN as a signal A, an Electro-Static Discharge (ESD) protection circuit 20 for limiting a passage of ESD as it transmits the signal A to protect the internal circuitry of the memory device, an input buffer 30 for outputting a signal B by converting the level of an output signal of the ESD protection circuit 20 into an appropriate internal logic level of the memory device, and a controller & memory cell array 40 for producing an internal operation signal OUT based on the output signal B of the input buffer 30. These components of the input part 5 are implemented on a chip. [0006] [0006]FIG. 2 illustrates a detailed circuit diagram of the ESD protection circuit 20 and the input buffer 30 shown in FIG. 1. As shown in FIG. 2, the ESD protection circuit 20 is constructed with a resistor R1 connected between an input node Nd1 and an output node Nd2, and an NMOS type transistor N1 connected between the output node Nd2 and a ground voltage Vss. As the drain and the gate of the transistor N1 are connected together, the transistor N1 acts as a diode. The input node Nd1 receives the output signal A of the input pad 10. The input buffer 30 includes a buffer 32 connected between the output node Nd2 and the controller and memory cell array 40 for generating and outputting the signal B to the controller & memory cell array 40. [0007] The input capacitance at an input stage of the semiconductor device varies depending on a junction capacitance Cj at a P-N junction of the NMOS transistor N1 of the ESD protection circuit 20 connected to the input stage and depending on a gate capacitance Cg of the input buffer 30 connected to the input stage. Since the input capacitance affects the operation of the semiconductor device, the ESD protection circuit 20 and input buffer 30 are generally designed to provide a desired input capacitance for the semiconductor device. [0008] However, even if all the input parts have been designed to provide the desired input capacitance for the semiconductor device, the input capacitance considered outside a chip is different in accordance with input pins which thwarts this effort for obtaining the desired input capacitance. Due to the length difference in a lead-frame and a bonding wire between the input pins in a semiconductor package, input capacitance varies from 7 to 10% depending on the input pins. This causes a significant difference between the operational characteristics of different input pins, which degrades the operation and performance of the semiconductor device. [0009] To overcome this problem, a circuit for adjusting the input capacitance of the input pins has been proposed. However, in this case, the layout area of the semiconductor device is increased due to the addition of this new circuit. This increases the overall size of the semiconductor device. Therefore, there is a need for an apparatus for adjusting the input capacitance of the semiconductor device without requiring an additional layout area. SUMMARY OF THE INVENTION [0010] Accordingly, the present invention is directed to a fine-adjustment circuit and a fabricating method thereof for adjusting the input capacitance of a semiconductor device that substantially obviate one or more of the problems due to limitations and disadvantages of the related art. [0011] An object of the present invention is to provide a fine-adjustment circuit for input capacitance in a semiconductor device that adjusts an input capacitance value of an input node by selectively connecting a plurality of capacitors connected between the input node, which is between an input pad part and an ESD protection circuit part, and a ground voltage. [0012] Another object of the present invention is to provide a method of fabricating a fine-adjustment circuit for input capacitance in a semiconductor memory device that adjusts an input capacitance finely without increasing its layout area by constructing a capacitor with a poly layer/device isolation layer/P-type substrate and forming the poly layer on the device isolation layer under an input pad. [0013] Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings. [0014] In connection with the above objectives of the present invention, an input part in a semiconductor memory device is disclosed herewith. In the input part, a fine-adjustment circuit for a capacitance according to the present invention adjusts an input capacitance of a semiconductor memory device and is established under an input pad. An input node corresponds to a connection node between the input pad and an ESD protection circuit. [0015] The input capacitance adjustment circuit includes a plurality of capacitors each of which one end is connected to a ground, and a plurality of option switches for connecting the other ends of the capacitors to the input node or the ground respectively. The capacitor is constructed with a poly layer as a top plate, an isolation layer as a dielectric layer, and a P substrate area as a bottom plate. [0016] To achieve these and other advantages, and in accordance with the purpose of the present invention as embodied and broadly described, an input part in a semiconductor memory device according to the present invention includes an input pad to which an input signal is input from an external source, an ESD protection circuit for protecting an internal circuit by preventing ESD input through the input pad part, an input buffer for converting an input signal received from the input pad into an internal logic level of the semiconductor memory device, and an input capacitance adjustment circuit established under the input pad so as to adjust an input capacitance of the semiconductor memory device. [0017] In another aspect of the present invention, a method of fabricating a fine-adjustment circuit for an input capacitance in a semiconductor memory device according to the present invention includes the steps of providing a P-type substrate in which first to third device isolation layers are formed, forming an N-type well having a P-type impurity region inside between the first and second device isolation layers and forming an active area to form an N-type MOS transistor between the second and third device isolation layers, forming an oxide layer and a polysilicon layer on the entire structure successively, forming a first area by patterning the oxide and polysilicon layers to remain on the first device isolation layer as well as forming a gate on the active area, forming source/drain regions in the P-type substrate below both lateral sides of the gate by carrying out N-type impurity ion implantation, depositing a first insulating interlayer having a predetermined thickness on the entire structure, forming contact holes by etching predetermined portions of the first insulating interlayer on the drain region, P-type impurity region and first area, forming a first metal line on the entire structure including the contact hole, forming a second area connected to the polysilicon layer of the first area and a predetermined portion of the P-type impurity region and a third area contacted electrically with the P-type impurity region and drain region and connected to an input buffer part by patterning the first metal line, forming a second insulating interlayer on the entire structure and then forming a contact hole exposing the first area, and forming a second metal line on the entire structure including the latter contact hole and then forming an input pad by patterning the second metal line. [0018] In one embodiment, an internal-contact option layer is formed in the first metal line of the second area so as to selectively connect the polysilicon layer in the first area to the first metal line which forms the input node connecting the input pad and the protection circuit, and a plurality of capacitors are formed using the P-type substrate, first device isolation layer, and polysilicon layer. [0019] In a further aspect according to the present invention, a fine-adjustment circuit for adjusting an input capacitance finely in a semiconductor memory device, includes an input pad part for receiving an input signal, an ESD protection part for removing ESD by receiving a signal output from the input pad part, an input buffer part for receiving a signal output from the ESD protection part, converting the received signal into an internal logic level of the memory device, and outputting the converted signal, and an input capacitance adjustment part for adjusting a capacitance formed at a node between the input pad part and the ESD protection part by using at least one capacitor. [0020] In one embodiment, the input capacitance adjustment part includes a plurality of capacitors each of which one end is connected to a ground voltage Vss, and a plurality of switches selectively connecting the other ends of the capacitors to the input node or the ground voltage Vss respectively. [0021] As mentioned in the above description, a fine-adjustment circuit and a method of fabricating the fine-adjustment circuit thereof according to the present invention finely adjust an input capacitance of a semiconductor memory device without increasing a layout area of the semiconductor memory device. [0022] It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
BRIEF DESCRIPTION OF THE DRAWINGS [0023] The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention. [0024] In the drawings: [0025] [0025]FIG. 1 illustrates a block diagram of an input part of a semiconductor memory device according to a related art; [0026] [0026]FIG. 2 illustrates a circuit diagram of an ESD protection circuit and an input buffer of the input part shown in FIG. 1; [0027] [0027]FIG. 3 illustrates a block diagram of an input part for a semiconductor device according to one embodiment of the present invention; [0028] [0028]FIG. 4 illustrates a circuit diagram of an adjustment part, an ESD protection circuit and an input buffer of the input part of FIG. 3 according to one embodiment of the present invention; [0029] [0029]FIG. 5 illustrates a cross-sectional layer view of a semiconductor device containing the input part of FIG. 3 according to one embodiment of the present invention; and [0030] [0030]FIGS. 6A to 6C illustrate layout views of an adjustment part usable in the input part of FIG. 3 according to different embodiments of the present invention.
DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS [0031] Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Where possible, the same reference numerals will be used to illustrate like elements throughout the specification. [0032] In the present invention, an input capacitance of a semiconductor device is finely adjusted without having to increase the layout area of the semiconductor device. This is accomplished by providing a capacitor composed of a poly layer, a device isolation layer and a p-type substrate and formed under an input pad of the semiconductor device. [0033] Particularly, FIG. 3 illustrates a block diagram of an input part 100 of a semiconductor device according to one embodiment of the present invention. Referring to FIG. 3, the input part 100 includes an input pad 10 for receiving an input signal IN from an external source and transmitting the input signal IN as an output signal A, an ESD protection circuit 20 for protecting the internal circuitry of the semiconductor device by controlling a passage of ESD as it transmits the output signal A, an input buffer 30 for converting the level of an output signal of the ESD protection circuit 20 into an appropriate internal logic level of the memory device and thereby outputting a signal B, a controller & memory cell array 40 for producing an internal operation signal OUT based on the output signal B of the input buffer 30, and an adjustment part 50 for adjusting finely the input capacitance of the semiconductor device. All the components of the input part 100 are operatively connected and configured, and can be implemented on a chip or the like. [0034] The controller portion of the component 40 generates the internal operation signal OUT for the semiconductor device based on the output signal B of the input buffer 30. The memory cell array portion of the component 40 stores data and information therein in accordance with the internal operation signal OUT output from the controller portion of the component 40 according to known techniques. [0035] [0035]FIG. 4 illustrates a circuit diagram of the input capacitance adjustment part 50, the ESD protection circuit 20 and the input buffer 30 of the input part 100 of FIG. 3 according to one embodiment of the present invention. [0036] Referring to FIG. 4, the ESD protection circuit 20 is constructed with a resistor R1 connected between an input node Nd1 and an output node Nd2, and with an NMOS type diode N1 connected between the output node Nd2 and a ground voltage Vss. The input node Nd1 transmits the output signal A of the input pad 10 to the ESD protection circuit 20. The input buffer 30 includes a buffer 32 connected between the output node Nd2 and the controller and memory cell array 40 and operates according to known techniques. [0037] The input capacitance adjustment part 50 is constructed with a capacitor C1 having one end connected to the ground voltage Vss and with an option switch OS1 54 for switching between the input node Nd1 and the node connected directly to the ground voltage Vss. The capacitor C1 and the switch OS1 constitute an adjustment unit. In a preferred embodiment, the input capacitance adjustment part 50 include a plurality of adjustment units 52 connected in parallel to each other as shown in FIG. 4. For example, the input capacitance adjustment part 50 may includes a plurality of capacitors C1, C2 . . . Cn operatively coupled with a plurality of option switches OS1, OS2 . . . OSn. In another embodiment, the input capacitance adjustment part 50 may include a single adjustment unit. [0038] The input capacitance received at the input pad part 10 from an external source varies depending on input pins due to the length difference between lead-frames and bonding wires in semiconductor packages. Different input capacitances associated with the input pins have to be adjusted so as to prevent the degradation in the operational characteristics of the semiconductor device. To this purpose, the input capacitance adjustment part 50 of the present invention adjusts finely the input capacitance of the semiconductor device by being connected to one of the capacitors C1-Cn between the input pad 10 and the ESD protection circuit 20. [0039] [0039]FIG. 5 illustrates a cross-sectional layer view of the input capacitance adjustment part 50 and other parts of the input part 100 according to one embodiment of the present invention. [0040] Referring to FIG. 5, device isolation layers 62, 63 and 64 defining predetermined active areas are formed on a P-type substrate 60. An N-type well 61 is formed in the P-type substrate 60 between the device isolation layers 62 and 63. This can be accomplished by carrying out an N-type impurity ion implantation process. A P-type impurity region 67 is then formed in the N-type well 61, e.g., by performing a P-type impurity ion implantation process. [0041] A gate insulating layer 68 and a polysilicon layer 69 are successively formed on the resultant structure. The polysilicon and gate insulating layers 69 and 68 are then patterned selectively so as to form gate electrodes 85 on the P-type substrate 60. In this case, predetermined portions of the polysilicon and gate insulating layers 69 and 68 are formed on the device isolation layer 62. [0042] Subsequently, source/drain regions 65 and 66 are formed at the P-type substrate 60 below the lateral sides of the gate electrode 85. This can be accomplished by using an N-type impurity ion implantation process. Then, a first insulating interlayer 70 having a predetermined thickness is deposited on the entire resultant structure. Contact holes are then formed by selectively removing the first insulating interlayer 70 using photolithography or other processes so as to expose predetermined portions of the drain region 65, the P-type impurity region 67, and the polysilicon layer 69 on the device isolation layer 62. In this case, a pair of the contact holes are formed on the P-type impurity region 67. [0043] Then a metal layer 71 is formed on the entire structure including the contact holes. Thereafter, a first metal line 72 for electrically connecting the polysilicon layer 69 formed on the device isolation layer 62 to the first metal line 67 through an internal-contact option layer 74, and a second metal line 73 connected to both the P-type impurity region 67 and drain region 65, are formed by selectively patterning the metal layer 71. In this case, the second metal line 73 is connected to an input terminal of the input buffer 30. The internal-contact option layer 74 may be formed by patterning the metal layer 71 or using another metal line layer. [0044] A second insulating interlayer 75 is formed on the entire structure where the first and second metal lines 72 and 73 are formed. A contact hole is then formed by removing selectively the second insulating layer 75 so as to expose a portion of the first metal line 72. Then a metal layer 80 is formed over the resultant structure and patterned to produce the input pad 10 which contacts the first metal line 72. [0045] The capacitor CA (C1, C2, . . . or Cn) of the input capacitance adjustment part 50 is constructed with the polysilicon layer 69 and the device isolation layer 62. In this case, the polysilicon layer 69 functions as a top plate of the capacitor, the device isolation layer 62 functions as a dielectric layer of the capacitor, and the P-type substrate 60 is a bottom plate of the capacitor. The capacitor CA including the polysilicon layer 69 may be connected to the input node Nd1 through the internal-contact option layer 74. [0046] When the polysilicon layer 69 is connected to the ground voltage Vss instead of the input node Nd1, potentials of the polysilicon layer 69 and the P-type substrate 60 become equal to each other. Thus, in this case, the polysilicon layer 69 and the P-type substrate 60 do not function as a capacitor. Instead, a new capacitor CP is then formed between the input pad 10 and the polysilicon layer 69. Yet, in general, a thickness L1 of the insulating interlayer 70 between the input pad 10 and the polysilicon layer 69 is formed about ten (10) times thicker than that a thickness L2 of the device isolation layer in a semiconductor memory. As a result, the contribution of the capacitor CP to the total input capacitance of the semiconductor device is negligible. In this manner, fine adjustment of the input capacitance of the semiconductor device is possible within 5 to 10% range by connecting the capacitor CA constructed with the polysilicon layer 69/device isolation layer 62/P-type substrate 60 to the input node Nd1, or by removing the capacitor CA therefrom. [0047] In a general case, the input part of the present invention is designed within a particular range to satisfy desired input capacitance characteristics. The present invention is capable of providing input capacitance adjustment that compensates for input variance characteristics associated with different input pins in the range of, e.g., 5 to 10%. [0048] [0048]FIGS. 6A to 6C illustrate bottom plan layout views for explaining different embodiments of adjusting the input capacitance by using an input capacitance adjustment part according to the present invention. Here, the input capacitance adjustment part of the present invention includes one or more of adjustment units 52, 52′ and 52″ that are connected to an input node Nd1 or a ground voltage Vss through an option switch OSn 54. Each adjustment unit 52, 52′, or 52″ includes a polysilicon layer 152, 152′, or 152″ and an option layer 74, 74′, or 74″. Here, the polysilicon layer 152, 152′, or 152″ represents the polysilicon layer 69 of the corresponding capacitor C1 . . . Cn. [0049] Referring to FIG. 6A, in accordance with one embodiment, first to third polysilicon layers 152, 152′, and 152″ are formed underneath an input pad 10. The first polysilicon layer 152 is connected electrically to the input node Nd1 through one option switch OS1, and the second and third polysilicon layers 152′ and 152″ are connected to a ground voltage Vss line. In this case, the first polysilicon layer 152 is connected electrically to the input node Nd1 through an internal-contact option layer 74 of the option switch OS1. Elements 81, 82, 83 and 84 are connectors. [0050] Referring to FIG. 6B, in another embodiment, the first to third polysilicon layers 152, 152′, and 152″ are formed underneath the input pad 10. The first and second polysilicon layers 152 and 152′ are connected electrically to the input node Nd1 through option switches OS1 and OS2, and the third polysilicon layer 152″ is connected to the ground voltage Vss line. In this case, the first and second polysilicon layers 152 and 152′ are connected to the input node Nd1 through internal-contact option layers 74 and 74′ of the option switches OS1 and OS2. [0051] Referring to FIG. 6C, in still another embodiment, first to third polysilicon layers 152, 152′, and 152″ are formed underneath an input pad 10. The first to third polysilicon layers 152, 152′ and 152″ are connected electrically to the input node Nd1 through the option switch OS1, OS2 and OS3. In this case, the first to third polysilicon layers 152, 152′, and 152″ are connected electrically to the input node Nd1 through internal-contact option layers 74, 74′ and 74″ of the option switches OS1, OS2 and OS3, respectively. [0052] If it is desired to increase the input capacitance of the input node Nd1, as shown in FIG. 6C, the number of the polysilicon layers connected to the input node Nd1 is increased. If it is desired to decrease the input capacitance of the input node Nd1, as shown in FIG. 6A, the number of the polysilicon layers connected to the input node Nd1 is reduced. That is, the switching of each option switch OS1 . . . Osn between the input node Nd1 and the ground is implemented by providing the option layer 74, 74′, or 74″ in accordance with the desired input capacitance. Therefore, an adjustment value for the input capacitance of the input node Nd1 depends on whether one or more polysilicon layers are connected to the input node Nd1 or the ground voltage Vss through the option switches OS1 . . . OSn. [0053] As mentioned in the above description, a fine-adjustment circuit for input capacitance in a semiconductor device and a fabricating method thereof according to the present invention finely adjust the input capacitance of the semiconductor device without increasing a layout area of the semiconductor device. This is accomplished by forming a polysilicon layer 69 over a device isolation layer under an input pad 10 so as to form a plurality of capacitors constructed with the polysilicon layer 69/device isolation layer 62/P-type substrate 60 and by selectively connecting one or more of these capacitors. [0054] The foregoing embodiments are merely exemplary and are not to be construed as limiting the present invention. The present teachings can be readily applied to other types of apparatuses. The description of the present invention is intended to be illustrative, and not to limit the scope of the claims. Many alternatives, modifications, and variations will be apparent to those skilled in the art. Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5121075 *Mar 4, 1991Jun 9, 1992Hewlett-Packard Co.Precision programmable attenuatorUS5272371 *Nov 19, 1991Dec 21, 1993Sgs-Thomson Microelectronics, Inc.Electrostatic discharge protection structureUS5283631 *Nov 1, 1991Feb 1, 1994Hewlett-Packard Co.Programmable capacitance delay element having inverters controlled by adjustable voltage to offset temperature and voltage supply variationsUS5610089 *Apr 27, 1995Mar 11, 1997Hitachi, Ltd.Method of fabrication of semiconductor integrated circuit deviceUS5852388 *Jul 28, 1997Dec 22, 1998Tdk CorporationVoltage controlled oscillator and sensitivity adjustmentUS5985722 *Aug 13, 1997Nov 16, 1999Nec CorporationMethod of fabricating electrostatic discharge deviceUS6154395 *Jun 28, 1999Nov 28, 2000Nec CorporationSemiconductor memory device having a layout pattern adjusted input terminal capacitanceUS6445257 *Oct 4, 2000Sep 3, 2002Micro Linear CorporationFuse-trimmed tank circuit for an integrated voltage-controlled oscillatorUS6459265 *Nov 25, 1998Oct 1, 2002General Electric CompanyMethod and apparatus for reducing input impedance of a preamplifierUS6496403 *Jul 18, 2001Dec 17, 2002Hitachi, Ltd.Semiconductor memory deviceUS6534831 *Mar 20, 2001Mar 18, 2003Oki Electric Industry Co, Ltd.Semiconductor integrated circuit device* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS6940132 *Apr 30, 2003Sep 6, 2005Kabushiki Kaisha ToshibaSemiconductor device and method of manufacturing the sameUS20040029332 *Apr 30, 2003Feb 12, 2004Kouji KikuchiSemiconductor device and method of manufacturing the same* Cited by examinerClassifications U.S. Classification438/586International ClassificationH01L23/64, H01L27/04, H01L23/60, G11C5/00, H04L25/02, H01L27/02Cooperative ClassificationG11C5/005, H01L23/642, H01L2924/0002, H04L25/0278, H04L25/0292, H01L27/0251, H01L23/60European ClassificationH01L23/64C, H01L23/60, H04L25/02K5, H01L27/02B4F, G11C5/00RLegal EventsDateCodeEventDescriptionNov 20, 2008FPAYFee paymentYear of fee payment: 4Nov 26, 2012FPAYFee paymentYear of fee payment: 8RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services