Source: http://www.google.com/patents/US6819325?dq=7,346,539
Timestamp: 2017-07-26 22:03:05
Document Index: 727786790

Matched Legal Cases: ['art/9612', 'art4', 'art/9606', 'art4', 'art/9606', 'art7', 'art/9606', 'art5', 'art/9606', 'art6', 'art/9606', 'art8', 'art 2']

Patent US6819325 - API communications for vertex and pixel shaders - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA three-dimensional API for communicating with hardware implementations of vertex shaders and pixel shaders having local registers. With respect to vertex shaders, API communications are provided that may make use of an on-chip register index and API communications are also provided for a specialized...http://www.google.com/patents/US6819325?utm_source=gb-gplus-sharePatent US6819325 - API communications for vertex and pixel shadersAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS6819325 B2Publication typeGrantApplication numberUS 09/801,079Publication dateNov 16, 2004Filing dateMar 6, 2001Priority dateMar 7, 2000Fee statusPaidAlso published asUS6963345, US7116332, US7142216, US7280111, US7659902, US20020003541, US20050030312, US20050128207, US20050140669, US20050280654, US20060244753Publication number09801079, 801079, US 6819325 B2, US 6819325B2, US-B2-6819325, US6819325 B2, US6819325B2InventorsCharles N. Boyd, Michael A. ToelleOriginal AssigneeMicrosoft CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (19), Non-Patent Citations (82), Referenced by (60), Classifications (14), Legal Events (5) External Links: USPTO, USPTO Assignment, EspacenetAPI communications for vertex and pixel shaders
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4805098May 5, 1986Feb 14, 1989Mips Computer Systems, Inc.Write bufferUS4953073Feb 6, 1986Aug 28, 1990Mips Computer Systems, Inc.Cup chip having tag comparator and address translation unit on chip and connected to off-chip cache and main memoriesUS4959779Nov 28, 1988Sep 25, 1990Mips Computer Systems, Inc.Dual byte order computer architecture a functional unit for handling data sets with differnt byte ordersUS5027270Oct 11, 1988Jun 25, 1991Mips Computer Systems, Inc.Processor controlled interface with instruction streamingUS5398328Sep 27, 1993Mar 14, 1995Silicon Graphics, Inc.System for obtaining correct byte addresses by XOR-ING 2 LSB bits of byte address with binary 3 to facilitate compatibility between computer architecture having different memory ordersUS5590294May 24, 1995Dec 31, 1996Silicon Graphics, Inc.Method and apparatus for retarting pipeline processingUS5673377Sep 2, 1994Sep 30, 1997Ray Dream, Inc.Method and system for displaying a representation of a three-dimensional object with surface features that conform to the surface of the three-dimensional objectUS5801717Apr 25, 1996Sep 1, 1998Microsoft CorporationMethod and system in display device interface for managing surface memoryUS5812136Oct 30, 1996Sep 22, 1998Microsoft CorporationSystem and method for fast rendering of a three dimensional graphical objectUS5822570Oct 30, 1996Oct 13, 1998Microsoft CorporationSystem and method for parsing and executing a single instruction stream using a plurality of tightly coupled parsing and execution unitsUS5844569Apr 25, 1996Dec 1, 1998Microsoft CorporationDisplay device interface including support for generalized flipping of surfacesUS5850232Apr 25, 1996Dec 15, 1998Microsoft CorporationMethod and system for flipping images in a window using overlaysUS5864703Oct 9, 1997Jan 26, 1999Mips Technologies, Inc.Method for providing extended precision in SIMD vector arithmetic operationsUS5880736Jun 20, 1997Mar 9, 1999Silicon Graphics, Inc.Method system and computer program product for shadingUS5949424Feb 28, 1997Sep 7, 1999Silicon Graphics, Inc.Method, system, and computer program product for bump mapping in tangent spaceUS5964843Apr 25, 1996Oct 12, 1999Microsoft CorporationSystem for enhancing device driversUS6008816Apr 25, 1996Dec 28, 1999Microsoft CorporationMethod and system for managing color specification using attachable palettes and palettes that refer to other palettesUS6452595 *Nov 27, 2000Sep 17, 2002Nvidia CorporationIntegrated graphics processing unit with antialiasingUS6525737 *Aug 20, 1999Feb 25, 2003Apple Computer, Inc.Graphics processor with pipeline state storage and retrieval* Cited by examinerNon-Patent CitationsReference1Abrash, M., "Inside Xbox Graphics," Dr. Dobb's J., Aug., 2000, 21-22, 24-26.2Antinori, F. et al., "Experience with a 30 cm<2 >silicon pixel plane in CERN experiment WA97," Nucl. Instr. Meth. Phys. Res. A., 1995, 360, 91-97.3Antinori, F. et al., "Experience with a 30 cm2 silicon pixel plane in CERN experiment WA97," Nucl. Instr. Meth. Phys. Res. A., 1995, 360, 91-97.4Bachstein, W. et al., "Single-Chip erledigt Multimedia," Elektronik, 1996, 17, 58-62.5Bajaj, C. et al., "Making 3D Textures Practical, " IEEE: Proceedings-Seventh Pacific Conference on Computer Graphics and Applications, Oct. 5-7, 1999, 259-269.6Bakalash, R. et al., "A Barrel Shift Microsystem for Parallel Processing," in MICRO 23 Microprogramming and Microarchitecture, IEEE: Proceedings of the 23<rd >Annual Workshop and Symposium, Orlando Florida, Nov. 27-29, 1990, 223-229.7Bakalash, R. et al., "A Barrel Shift Microsystem for Parallel Processing," in MICRO 23 Microprogramming and Microarchitecture, IEEE: Proceedings of the 23rd Annual Workshop and Symposium, Orlando Florida, Nov. 27-29, 1990, 223-229.8Bankston, J. et al., "Pipeline Processing with Modula-2," Pascal, Ada, & Modula-2, 1986, 5(5), 46-51.9Biernat, M.J. et al., "Apporximate Shadow Generation," IEEE Montech Conferences, Nov. 9-12, 1987, 97-101.10Brechbühler, Ch. et al., "Parametrization of Closed Surfaces for 3-D Shape Description," Comp. Vision Image Understanding, Mar., 1995, 61(2), 154-170.11Chen, Li, "Generalization Discrete Object Tracking Algorithms and Implementation," in Vision Geometry VI, Proceedings of SPIE, Melter, R.A. et al. (eds.), Jul. 28-29, 1997, 3168, 184-195.12Chiarulli, D.M. et al., "Draft: A Dynamically Reconfigurable Processor for Integer Arithmetic," IEEE: Proceedings-7<th >Symposium on Computer Arithmetic, University of Illinois, Hwang, K. (ed.), Jun. 4-6, 1985, 309-317.13Chiarulli, D.M. et al., "Draft: A Dynamically Reconfigurable Processor for Integer Arithmetic," IEEE: Proceedings-7th Symposium on Computer Arithmetic, University of Illinois, Hwang, K. (ed.), Jun. 4-6, 1985, 309-317.14Conference Paper, "A Shading and Compositing Processor based on Crossbar Switches and SRAM Memory," 1999, 4 pages.15Corrie, B. et al., "Data Shaders," Proceedings Visualization '93, San Jose, CA, Oct. 25-29, 1993, 275-282.16Cox, M. et al., "Multi-Level Texture Caching for 3D Graphics Hardware," IEEE: Proceedings-The 25<th >Annual International Symposium on Computer Architecture, Barcelona, Spain, Jun. 27-Jul. 1, 1998, 86-97.17Cox, M. et al., "Multi-Level Texture Caching for 3D Graphics Hardware," IEEE: Proceedings-The 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, Jun. 27-Jul. 1, 1998, 86-97.18Dietz, P.H. et al., "Simple Networks for Pixel Plane Median Filtering," IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Dec., 1993, 40(12), 799-801.19Glazzard, N. et al., "Implementing a Shading Language," Computer Graphics 90, London, UK, Nov. 6-8, 1990, 111-121.20Gomes, J. et al., "Graphical Objects," The Visual Computer, 1996, 12, 269-282.21Gordon, R.L., Ph.D. et al., Window Management, Graphics, and Operating Systems, Operating Systems Review, Jul., 1987, 21(3), 5-8.22Goris, A. et al., "A Configurable Pixel Cache for Fast Image Generation," IEEE Computer Graphics and Applications, Mar., 1987, 24-32.23Grimes, J. et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings: 10<th >Annual Conference and Exposition Dedicated to Computer Graphics, Philadelphia, Pennsylvania, Apr. 17-20, 1989, vol. 1, 275-284.24Grimes, J. et al., "The Intel i860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities," IEEE Computer Graphics and Applications, Jul., 1989, 85-94.25Grimes, J. et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings: 10th Annual Conference and Exposition Dedicated to Computer Graphics, Philadelphia, Pennsylvania, Apr. 17-20, 1989, vol. 1, 275-284.26Haig, T., "How to program in machine language," Electronics, Aug., 1982, 94-96, 98, 100-103.27Hanrahan, P. et al., "A Language for Shading and Lighting Calculations," Computer Graphics, 1990, 24(4), 289-298.28Harrison, J.P. et al., "The Role of Microcomputers in Interactive Graphical Planning," Engin. Software for Microcomputers, Proc., Apr., 1984, 631-641.29Ho, C-H et al., "Efficient Point-Based Rendering Techniques for Haptic Display of Virtual Objects," Presence, Oct., 1999, 8(5), 477-491.30Hoffman, C. et al., "Automatic Surface Generation in Computer Aided Design," supported by the National Science Foundation, Department of Computer Science, Cornell University, Ithaca, New York, Jan. 1985, 1-22.31Hummel, R., "Render Benders: 26 Graphics Cards for Fast 3-D," Byte, Mar., 1998, 112-119.32James, M., "3-D graphics to become accesible to all," Scientific Computing World, Feb., 1997, 41 and 43.33Johnson, S.P., "Direct3D Revealed: Microsoft's 3-D API provided device-independent access to acceleration hardware. Here's how it works," Core Technologies, http://byte.com/art/9612/sec5/art4.htm, Dec. 1996. 5 pages.34Jones, M. et al., "High-Performance Graphics Via Silicon Compilation," VSLI Systems Design, Mar., 1987, 32, 33, 36 and 38.35Kaya, E.M., "New Trends in Graphic Display System Architecture," in Frontiers in Computer Graphics, Proceedings of Computer Graphics, Tokyo '84, Kunii, T.L. (ed.), 1985, 310-320.36Kumar, S. et al., "Efficient rendering of trimmed NURBS surfaces," Computer-Aided Disign, Jul., 1995, 27(7), 509-521.37Labsik, U. et al., "Progressive transmission of subdivision surfaces," Computational Geometry, 2000, 15, 25-39.38Lachaud, J-O. et al., "Continuous Analogs of Digital Boundaries: A Topological Approach to Iso-Surfaces," Graphical Models, 2000, 62, 129-164.39Lapidous, E. et al., "Optimal Depth Buffer for Low-Cost Graphics Hardware," Trident Microsystems, Inc., 1999, 67-73.40Lastra, A. et al., "Real-Time Programmable Shading," Proceedings: 1995 Symposium on Interactive 3D Graphics, Monterey, California, Apr. 9-12, 1995, 59-66.41Lee, J-A. et al., "SPARP: a single pass antialiased rasterization processor," Comput. & Graphics, 2000, 24, 233-243.42Leech, J., "OpenGL Extensions and Restrictions for PixelFlow," The University of North Carolina at Chapel Hill, 1995, 1-39.43Lichten, L., "A Solution to Surface Connectivity Problems in Computer-Aided Design," Computer Graphics, Mar., 1981, 14(4), 168-199.44Mabin, F.H. et al., "A Parallel Algorithm to Reconstruct Bounding Surfaces in 3D Images," J. Supercomputing, 1998, 12, 137-155.45McManus, D. et al., "Optimal Static 2-Dimensional Screen Subdivision for Parallel Rasterization Architectures," Comput. & Graphics, 1997, 21(2), 159-169.46Meyers, D. et al., "Surfaces from Contours," ACM Transactions on Graphics, Jul. 1992, 11(3), 228-258.47Micikevicius, P. et al., "Teaching a Computer Graphics Class Using DirectX," J. Comput. in Small Colleges; Proceedings of the Ninth Annual CCSC South Central Conference, (Jackson, Mississippi, Apr. 17-18), Meinke, J.G. (ed.), Mar., 1998, 12(4), 61-66.48Molnar, S. et al., "PixelFlow: High-Speed Rendering Using Image Composition," Computer Graphics, 26(2), 231-240.49Molnar, S. et al., "PixelFlow: The Continuing Saga," 1995 Parallel Rendering Symposium, Atlanta, GA, Oct. 30-31, 1995, p. 79.50Molnar, S., "The PixelFlow Texture and Image Subsystem," Computers & Graphics, 1996, 20(4), 491-502.51Nishimura, H. et al., "A Multicomputer System Links: Its Architecture and Graphics Applications," IECON '84: International Conference on Industrial Electronics, Control and Instrumentation, Tokyo, Japan, Oct. 22-26, 1984, 1, 270-274.52NVIDIA Corporation, "System Platform Porcessor (SPP) / Integrated Graphics Processor (IGP): Redefining System and Graphics Performance," nForce SPP/IGP Product Overview, Jan., 2002, Version 1, 2 pages.53NVIDIA Corporation, "Technical Brief: NVIDIA nfiniteFX II Engine From Research to Real Time," Jan. 16, 2002, 7 pages.54NVIDIA Corporation, "Technical Brief: NVIDIA nForce Platform Processing Architecture," 2001, 1-9.55Ohbuchi, R. et al., "Embedding Data in 3D Models," in Interactive Distributed Multimedia Systems and Telecommunication Services, 4<th >International Workshop, IDMS '97, Dramstadt, Germany, Sep. 10-12, 1997, 1-10.56Ohbuchi, R. et al., "Embedding Data in 3D Models," in Interactive Distributed Multimedia Systems and Telecommunication Services, 4th International Workshop, IDMS '97, Dramstadt, Germany, Sep. 10-12, 1997, 1-10.57Ohhashi, M. et al., "A 32b 3-D Graphic Processor Chip with 10M Pixels/s Gouraud Shading," 1998 IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb., 1988, 168-169 and 352.58Olano, M. et al., "A Shading Language on Graphics Hardware: The PixelFlow Shading System," Proceedings of SIGGRAPH 98, Orlando, Florida, Jul. 19-24,1998, 1-10.59Olano, M. et al., "Procedural Primitives in a High Performance, Hardware Accelerated, Z-Buffer Renderer," UNC Computer Science Technical Report 97-040, Department of Computer Science, University of North Carolina, Chapel Hill, North Carolina, 1997, 1-10.60Olano, M., "A Programmable Pipeline for Graphics Hardware," PhD Dissertation, Department of Computer Science, University of North Carolina at Chapel Hill, 1998, 1-168.61Pountain, D., "PixelFlow-Scalable Image Processing-It Divides and Conquers Rendering by Drawing the Objects First, Then Combining Them," Byte, 1995, 20(11), 6 pages.62Pountain, D., "PixelFlow—Scalable Image Processing—It Divides and Conquers Rendering by Drawing the Objects First, Then Combining Them," Byte, 1995, 20(11), 6 pages.63Proudfoot, K. et al., "A Real-Time Procedural Shading System for Programmable Graphics Hardware," Computer Graphics Proceedings, SIGGRAPH, 2001, 159-170.64Rowlan, J.S. et al., "Distributed, parallel, interactive volume rendering package," IEEE: Proceedings-Visualization '94, Washington, D.C., Oct. 17-21, 1994, 21-30.65Schneider, B-O. et al., "An adaptive framework for 3D graphics over networks," Comput. & Graphics, 1999, 23, 867-874.66Schneider, B-O. et al., "M-Buffer: A Flexible MISD Architecture for Advanced Graphics," Comput. & Graphics, 1995, 19(2), 239-246.67Senthinathan, R. et al., "A 650-MHz, IA-32 Microprocessor with Enhanced Data Streaming for Graphics and Video," IEEE J. Solid-State Circuits, Nov., 1999, 34(11), 1454-1465.68Shinya, M., "Improvements on the Pixel-tracing Filter: Reflection/Refraction, Shadows, and Jittering," Proceedings: Graphics Interface '95, May 7-19, 1995, 92-102.69Shirali, N.S. et al., "A Parallel Architecture Graphics Processor," IEEE Southeastcon: Conference Proceedings, Knoxville, Tennessee, Apr. 11-13, 1998, 108-111.70Slusallek, P. et al., "Implementing RenderMan-Practice, Problems and Enhancements," Eurographics '94, 1994, 13(3), 443-454.71Smith, D.R. et al., "A Circuit-Switched Shared-Memory Multiprocessor," International J. Mini Microcomputers, 1995, 17(3), 108-118.72Sussman, H. et al., "Graphics Memory Architectures," Wescon/86 Conference Record, 1986, 1-6.73Swanson, R.W. et al., "A Fast Shaded-Polygon Rendered," Computer Graphics, Aug., 1986, 20(4), 95-101.74Teonnies, K.D. et al., "Volume rendering for interactive 3-d segmentation," in Image Display, Proceeding of SPIE, Newport Beach, California, Feb. 23-25, 1997, 3031, 602-609.75Thompson, T., "An inside look at the most popular 3-D environments: OpenGL, QuickDraw 3D, and Direct3D," Must-See 3-D Engines, Jun., 1996, http://byte.com/art/9606/sec11/art4.htm, 7 pages.76Thompson, T., "Direct3D's Engine," Must-See 3-D Engines, Jun., 1996, http://byte.com/art/9606/sec11/art7.htm, 1 page.77Thompson, T., "Open GL's Command Structure," Must-See 3-D Engines, Jun., 1996, http://byte.com/art/9606/sec11/art5.htm, 1 page.78Thompson, T., "QuickDraw 3D's Command Structure," Must-See 3-D Engines, Jun., 1996, http://byte.com/art/9606/sec11/art6.htm, 1 page.79Thompson, T., "Three Ways to Tackle Multithreading," Must-See 3-D Engines, Jun., 1996, http://byte.com/art/9606/sec11/art8.htm, 1 page.80Wilson, J.L. et al., "Designing a Graphics Application Interface," Proceedings Graphics Interface '85, Montreal, Quebec, May 27-31, 1985, 373-380.81Yoshida, M. et al., "Trend of the computer graphics hardware," Information Processing Soc. of Japan, Oct., 1988, 29(10), 1109-1115.82Zheng, Y. et al., "Three-dimensional unstructured mesh generation: Part 2. Surface meshes," Comput. Methods Appl. Mech. Engrg., 1996, 134, 269-284.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS6975321 *May 5, 2003Dec 13, 2005Nvidia CorporationSystem and method for generating multiple outputs in a single shader processing pass in a hardware graphics pipelineUS7009605 *Mar 20, 2002Mar 7, 2006Nvidia CorporationSystem, method and computer program product for generating a shader programUS7109987 *Mar 2, 2004Sep 19, 2006Ati Technologies Inc.Method and apparatus for dual pass adaptive tessellationUS7162716 *Jun 8, 2001Jan 9, 2007Nvidia CorporationSoftware emulator for optimizing application-programmable vertex processingUS7324106 *Jul 27, 2004Jan 29, 2008Nvidia CorporationTranslation of register-combiner state into shader microcodeUS7423644Jul 5, 2006Sep 9, 2008Ati Technologies Inc.Method and apparatus for dual pass adaptive tessellationUS7629979 *Aug 20, 2003Dec 8, 2009Hewlett-Packard Development Company, L.P.System and method for communicating information from a single-threaded application over multiple I/O bussesUS7639252Aug 11, 2005Dec 29, 2009Ati Technologies UlcUnified tessellation circuit and method thereforUS7683905 *Jul 26, 2006Mar 23, 2010Nvidia CorporationMethods of processing graphics data including reading and writing buffersUS7836276Dec 2, 2005Nov 16, 2010Nvidia CorporationSystem and method for processing thread groups in a SIMD architectureUS7884817Sep 2, 2004Feb 8, 2011Microsoft CorporationMethod and system for defining and controlling algorithmic elements in a graphics display systemUS7965288Oct 22, 2009Jun 21, 2011Microsoft CorporationMethod and system for defining and controlling algorithmic elements in a graphics display systemUS7978197Nov 12, 2004Jul 12, 2011Microsoft CorporationSystems and methods for downloading algorithmic elements to a coprocessor and corresponding techniquesUS8004515 *Mar 15, 2005Aug 23, 2011Nvidia CorporationStereoscopic vertex shader overrideUS8004523 *Dec 28, 2007Aug 23, 2011Nvidia CorporationTranslation of register-combiner state into shader microcodeUS8035646Nov 12, 2004Oct 11, 2011Microsoft CorporationSystems and methods for downloading algorithmic elements to a coprocessor and corresponding techniquesUS8164591 *Apr 30, 2002Apr 24, 2012Thomson LicensingDevice, server, system and method to generate mutual photometric effectsUS8174531Dec 29, 2009May 8, 2012Nvidia CorporationProgrammable graphics processor for multithreaded execution of programsUS8223150 *Jul 28, 2011Jul 17, 2012Nvidia CorporationTranslation of register-combiner state into shader microcodeUS8225076Sep 18, 2008Jul 17, 2012Nvidia CorporationScoreboard having size indicators for tracking sequential destination register usage in a multi-threaded processorUS8274517Nov 12, 2004Sep 25, 2012Microsoft CorporationSystems and methods for downloading algorithmic elements to a coprocessor and corresponding techniquesUS8305381Apr 30, 2008Nov 6, 2012Microsoft CorporationSystems and methods for downloading algorithmic elements to a coprocessor and corresponding techniquesUS8368694Jun 4, 2009Feb 5, 2013Autodesk, IncEfficient rendering of multiple frame buffers with independent ray-tracing parametersUS8379024Feb 18, 2009Feb 19, 2013Autodesk, Inc.Modular shader architecture and method for computerized image renderingUS8416238Feb 18, 2009Apr 9, 2013Autodesk, Inc.Modular shader architecture and method for computerized image renderingUS8432407Jul 30, 2009Apr 30, 2013Microsoft CorporationMethod and system for managing graphics objects in a graphics display systemUS8482559Nov 4, 2002Jul 9, 2013Ati Technologies UlcMethod and apparatus for triangle tessellationUS8638328 *Jan 4, 2008Jan 28, 2014Landmark Graphics CorporationSystems and methods for visualizing multiple volumetric data sets in real timeUS8786618 *Oct 6, 2010Jul 22, 2014Nvidia CorporationShader program headersUS8823718Nov 12, 2004Sep 2, 2014Microsoft CorporationSystems and methods for downloading algorithmic elements to a coprocessor and corresponding techniquesUS8860737Jul 19, 2006Oct 14, 2014Nvidia CorporationProgrammable graphics processor for multithreaded execution of programsUS9659339Mar 25, 2013May 23, 2017Nvidia CorporationProgrammable graphics processor for multithreaded execution of programsUS9665968 *Aug 22, 2008May 30, 2017Autodesk, Inc.Computerized image rendering with per-frame buffer scene segmentationUS20030009748 *Jun 8, 2001Jan 9, 2003Glanville Robert StevenSoftware emulator for optimizing application-programmable vertex processingUS20040085312 *Nov 4, 2002May 6, 2004Buchner Brian A.Method and apparatus for triangle tessellationUS20040095348 *Nov 19, 2002May 20, 2004Bleiweiss Avi I.Shading language interface and methodUS20040143786 *Apr 30, 2002Jul 22, 2004Stauder JuergenDevice, server, system and method to generate mutual photometric effectsUS20050027682 *Sep 2, 2004Feb 3, 2005Microsoft CorporationMethod and system for defining and controlling algorithmic elements in a graphics display systemUS20050044288 *Aug 20, 2003Feb 24, 2005Emmot Darel N.System and method for communicating information from a single-threaded application over multiple I/O bussesUS20050057565 *Aug 26, 2004Mar 17, 2005Tsutomu IwakiInformation processing apparatus, semiconductor device for display control and video stream data display control methodUS20050122330 *Nov 12, 2004Jun 9, 2005Microsoft CorporationSystems and methods for downloading algorithmic elements to a coprocessor and corresponding techniquesUS20050122331 *Nov 12, 2004Jun 9, 2005Microsoft CorporationSystems and methods for downloading algorithmic elements to a coprocessor and corresponding techniquesUS20050122332 *Nov 12, 2004Jun 9, 2005Microsoft CorporationSystems and methods for downloading algorithmic elements to a coprocessor and corresponding techniquesUS20050122334 *Nov 12, 2004Jun 9, 2005Microsoft CorporationSystems and methods for downloading algorithmic elements to a coprocessor and corresponding techniquesUS20050195188 *Mar 2, 2004Sep 8, 2005Ati Technologies Inc.Method and apparatus for dual pass adaptive tessellationUS20060050072 *Aug 11, 2005Mar 9, 2006Ati Technologies Inc.Unified tessellation circuit and method thereforUS20060238535 *Jul 5, 2006Oct 26, 2006Ati Technologies Inc.Method and Apparatus for Dual Pass Adaptive TessellationUS20070130447 *Dec 2, 2005Jun 7, 2007Nvidia CorporationSystem and method for processing thread groups in a SIMD architectureUS20080024506 *Jul 19, 2006Jan 31, 2008John Erik LindholmA Programmable Graphics Processor For Multithreaded Execution of ProgramsUS20080165186 *Jan 4, 2008Jul 10, 2008Landmark Graphics Corporation, A Halliburton CompanySystems and methods for visualizing multiple volumetric data sets in real timeUS20080198169 *Apr 30, 2008Aug 21, 2008Microsoft CorporationSystems and methods for downloading algorithmic elements to a coprocessor and corresponding techniquesUS20080252652 *Apr 13, 2007Oct 16, 2008Guofang JiaoProgrammable graphics processing elementUS20100039430 *Oct 22, 2009Feb 18, 2010Microsoft CorporationMethod and system for defining and controlling algorithmic elements in a graphics display systemUS20100045672 *Aug 22, 2008Feb 25, 2010Justin NovosadComputerized Image Rendering With Per-Frame Buffer Scene SegmentationUS20100053158 *Nov 12, 2009Mar 4, 2010Ati Technologies UlcUnified tessellation circuit and method thereforUS20100207943 *Feb 18, 2009Aug 19, 2010Justin NovosadModular shader architecture and method for computerized image renderingUS20100207944 *Feb 18, 2009Aug 19, 2010Justin NovosadModular shader architecture and method for computerized image renderingUS20100309205 *Jun 4, 2009Dec 9, 2010Justin NovosadEfficient Rendering of Multiple Frame Buffers with Independent Ray-Tracing ParametersUS20110084976 *Oct 6, 2010Apr 14, 2011Duluk Jr Jerome FShader Program HeadersUS20130063433 *May 27, 2010Mar 14, 2013Landmark Graphics CorporationMethod and system of rendering well log values* Cited by examinerClassifications U.S. Classification345/559, 345/522, 345/561, 345/538, 345/426International ClassificationG06T15/00, G06T15/80Cooperative ClassificationG06T15/005, G06T2210/32, G06T15/80, G06T15/00European ClassificationG06T15/00, G06T15/00A, G06T15/80Legal EventsDateCodeEventDescriptionMar 6, 2001ASAssignmentOwner name: MICROSOFT CORPORATION, WASHINGTONFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BOYD, CHARLES N.;TOELLE, MICHAEL A.;REEL/FRAME:011617/0858Effective date: 20010227May 2, 2008FPAYFee paymentYear of fee payment: 4Apr 25, 2012FPAYFee paymentYear of fee payment: 8Dec 9, 2014ASAssignmentOwner name: MICROSOFT TECHNOLOGY LICENSING, LLC, WASHINGTONFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICROSOFT CORPORATION;REEL/FRAME:034541/0001Effective date: 20141014May 5, 2016FPAYFee paymentYear of fee payment: 12RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services