Source: http://www.google.com/patents/US20070012911?dq=5,072,412
Timestamp: 2017-10-18 17:02:31
Document Index: 166718096

Matched Legal Cases: ['art.\n4', 'art.\n5', 'art.\n21', 'art.\n22', 'Application No. 60', 'Application No. 2003', 'Application No. 2003']

Patent US20070012911 - Semiconductor Device Including Regions of Band-Engineered Semiconductor ... - Google Patents
A semiconductor device may include a substrate and spaced apart source and drain regions defining a channel region therebetween in the substrate. The substrate may have a plurality of spaced apart superlattices in the channel and/or drain regions. Each superlattice may include a plurality of stacked...http://www.google.com/patents/US20070012911?utm_source=gb-gplus-sharePatent US20070012911 - Semiconductor Device Including Regions of Band-Engineered Semiconductor Superlattice to Reduce Device-On Resistance
Publication number US20070012911 A1
Application number US 11/534,298
Also published as US7531829
Publication number 11534298, 534298, US 2007/0012911 A1, US 2007/012911 A1, US 20070012911 A1, US 20070012911A1, US 2007012911 A1, US 2007012911A1, US-A1-20070012911, US-A1-2007012911, US2007/0012911A1, US2007/012911A1, US20070012911 A1, US20070012911A1, US2007012911 A1, US2007012911A1
Inventors Richard Blanchard
Patent Citations (54), Classifications (31), Legal Events (6)
Semiconductor Device Including Regions of Band-Engineered Semiconductor Superlattice to Reduce Device-On Resistance
US 20070012911 A1
A semiconductor device may include a substrate and spaced apart source and drain regions defining a channel region therebetween in the substrate. The substrate may have a plurality of spaced apart superlattices in the channel and/or drain regions. Each superlattice may include a plurality of stacked groups of layers, with each group including a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and at least one non-semiconductor monolayer thereon. The at least one non-semiconductor monolayer may be constrained within a crystal lattice of adjacent base semiconductor portions.
spaced apart source and drain regions defining a channel region therebetween in said substrate;
said substrate having a plurality of spaced apart superlattices in the drain region;
each superlattice comprising a plurality of stacked groups of layers with each group comprising a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and at least one non-semiconductor monolayer thereon, and with the at least one non-semiconductor monolayer being constrained within a crystal lattice of adjacent base semiconductor portions.
2. The semiconductor device of claim 1 wherein said plurality of spaced apart superlattices also extend into the channel region.
3. The semiconductor device of claim 1 wherein said source and drain regions are laterally spaced apart.
4. The semiconductor device of claim 1 wherein said source and drain regions are vertically spaced apart.
5. The semiconductor device of claim 1 wherein said spaced apart superlattices extend laterally between said source and drain regions.
6. The semiconductor device of claim 1 wherein said spaced apart superlattices extend vertically between said source and drain regions.
7. The semiconductor device of claim 1 wherein said spaced apart superlattices are substantially parallel to one another.
8. The semiconductor device of claim 1 further comprising a gate dielectric layer adjacent the channel region, and a gate electrode layer adjacent said gate dielectric layer.
9. The semiconductor device of claim 1 wherein said base semiconductor portions comprise silicon, and wherein said at least one non-semiconductor monolayer comprises oxygen.
10. The semiconductor device of claim 1 wherein each non-semiconductor layer is a single monolayer thick.
11. The semiconductor device of claim 1 wherein each base semiconductor portion is less than eight monolayers thick.
12. The semiconductor device of claim 1 wherein each superlattice further comprises a base semiconductor cap layer on an uppermost group of layers.
13. The semiconductor device of claim 1 wherein all of the base semiconductor portions are the same number of monolayers thick.
14. The semiconductor device of claim 1 wherein at least some of the base semiconductor portions are a different number of monolayers thick.
15. The semiconductor device of claim 1 wherein all of the base semiconductor portions are a different number of monolayers thick.
16. The semiconductor device of claim 1 wherein each base semiconductor portion comprises a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II-VI semiconductors.
17. The semiconductor device of claim 1 wherein each non-semiconductor monolayer comprises a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen.
18. The semiconductor device of claim 1 wherein opposing base semiconductor portions in adjacent groups of layers of each superlattice are chemically bound together.
said substrate having a plurality of spaced apart superlattices in the channel region; and
20. The semiconductor device of claim 19 wherein said source and drain regions are laterally spaced apart.
21. The semiconductor device of claim 19 wherein said source and drain regions are vertically spaced apart.
22. The semiconductor device of claim 19 wherein said spaced apart superlattices extend laterally between said source and drain regions.
23. The semiconductor device of claim 19 wherein said spaced apart superlattices extend vertically between said source and drain regions.
24. The semiconductor device of claim 19 wherein said spaced apart superlattices are substantially parallel to one another.
25. The semiconductor device of claim 19 further comprising a gate dielectric layer adjacent the channel region, and a gate electrode layer adjacent said gate dielectric layer.
26. The semiconductor device of claim 19 wherein said base semiconductor portions comprise silicon, and wherein said at least one non-semiconductor monolayer comprises oxygen.
27. The semiconductor device of claim 19 wherein opposing base semiconductor portions in adjacent groups of layers of each superlattice are chemically bound together.
This application claims the benefit of U.S. Provisional Application No. 60/720,302, filed Sep. 23, 2005, and is a continuation-in-part of U.S. patent application Ser. No. 10/940,426 filed Sep. 9, 2004, which is a continuation of U.S. patent application Ser. No. 10/647,069 filed Aug. 22, 2003, now U.S. Pat. No. 6,897,472, which is a continuation-in-part of U.S. patent application Ser. Nos. 10/603,696 and 10/603,621 filed on Jun. 26, 2003, the entire disclosures of which are incorporated by reference herein.
Structures and techniques have been proposed to enhance the performance of semiconductor devices, such as by enhancing the mobility of the charge carriers. For example, U.S. Patent Application No. 2003/0057416 to Currie et al discloses strained material layers of silicon, silicon-germanium, and relaxed silicon and also including impurity-free zones that would otherwise cause performance degradation The resulting biaxial strain in the upper silicon layer alters the carrier mobilities enabling higher speed and/or lower power devices. Published U.S. Patent Application No. 2003/0034529 to Fitzgerald et al. discloses a CMOS inverter also based upon similar strained silicon technology.
U.S. Pat. No. 5,357,119 to Wang et al. discloses a Si—Ge short period superlattice with higher mobility achieved by reducing alloy scattering in the superlattice. Along these lines, U.S. Pat. No. 5,683,934 to Candelaria discloses an enhanced mobility MOSFET including a channel layer comprising an alloy of silicon and a second material substitutionally present in the silicon lattice at a percentage that places the channel layer under tensile stress
An article entitled “Phenomena in silicon nanostructure devices” also to Tsu and published online Sep. 6, 2000 by Applied Physics and Materials Science & Processing, pp. 391-402 discloses a semiconductor-atomic superlattice (SAS) of silicon and oxygen. The Si/O superlattice is disclosed as useful in a silicon quantum and light-emitting devices In particular, a green electromuminescence diode structure was constructed and tested. Current flow in the diode structure is vertical, that is, perpendicular to the layers of the SAS. The disclosed SAS may include semiconductor layers separated by adsorbed species such as oxygen atoms, and CO molecules. The silicon growth beyond the adsorbed monolayer of oxygen is described as epitaxial with a fairly low defect density. One SAS structure included a 1.1 nm thick silicon portion that is about eight atomic layers of silicon, and another structure had twice this thickness of silicon. An article to Luo et al. entitled “Chemical Design of Direct-Gap Light-Emitting Silicon” published in Physical Review Letters, Vol 89, No. 7 (Aug. 12, 2002) further discusses the light emitting SAS structures of Tsu.
Published International Application WO 02/103,767 A1 to Wang, Tsu and Lofgren, discloses a barrier building block of thin silicon and oxygen, carbon, nitrogen, phosphorous, antimony, arsenic or hydrogen to thereby reduce current flowing vertically through the lattice more than four orders of magnitude The insulating layer/barrier layer allows for low defect epitaxial silicon to be deposited next to the insulating layer
Published Great Britain Patent Application 2,347,520 to Mears et al. discloses that principles of Aperiodic Photonic Band-Gap (APBG) structures may be adapted for electronic bandgap engineering In particular, the application discloses that material parameters, for example, the location of band minima, effective mass, etc, can be tailored to yield new aperiodic materials with desirable band-structure characteristics. Other parameters, such as electrical conductivity, thermal conductivity and dielectric permittivity or magnetic permeability are disclosed as also possible to be designed into the material
The resistance to carrier flow in semiconductor devices is a significant source of inefficiency, particularly in majority carrier devices such as metal-oxide semiconductor field-effect transistors (MOSFETs). Accordingly, it would be desirable to provide enhanced semiconductor materials that could reduce carrier flow on-resistance in such devices.
In view of the foregoing background, it is therefore an object of the present invention to provide a semiconductor device with reduced carrier flow on-resistance.
This and other objects, features, and advantages in accordance with the invention are provided by a semiconductor device which may include a substrate, and spaced apart source and drain regions defining a channel region therebetween in the substrate. The substrate may have a plurality of spaced apart superlattices in the channel and/or drain regions. Each superlattice may include a plurality of stacked groups of layers, with each group including a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and at least one non-semiconductor monolayer thereon. Moreover, the at least one non-semiconductor monolayer may be constrained within a crystal lattice of adjacent base semiconductor portions.
More particularly, the source and drain regions may be laterally spaced apart, and the spaced apart superlattices may extend laterally between the source and drain regions. Additionally, the source and drain regions may be vertically spaced apart, and the spaced apart superlattices may extend vertically between the source and drain regions. Furthermore, the spaced apart superlattices may be substantially parallel to one another. The device may further include a gate dielectric layer adjacent the channel region, and a gate electrode layer adjacent the gate dielectric layer.
By way of example, the base semiconductor portions may include silicon, and the non-semiconductor monolayers may include oxygen More generally, the base semiconductor portions may include a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II-VI semiconductors, and the non-semiconductor monolayers may include a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen.
Each non-semiconductor layer may be a single monolayer thick, for example. Moreover, each base semiconductor portion may be less than eight monolayers thick. Also, each superlattice may further include a base semiconductor cap layer on an uppermost group of layers In addition, all of the base semiconductor portions may be a same number of monolayers thick, at least some of the base semiconductor portions may be a different number of monolayers thick, or all of the base semiconductor portions may be a different number of monolayers thick. Furthermore, opposing base semiconductor portions in adjacent groups of layers of each superlattice may be chemically bound together.
FIG. 1 is a top view of a n-channel lateral DMOS device in accordance with the invention including a plurality of superlattices in the drain and channel regions thereof.
FIG. 2 is a cross-sectional view of a superlattice of the device of FIG. 1.
FIG. 3 is a cross-sectional view of the device of FIG. 1 taken along line 3-3.
FIG. 4 is a perspective view of the substrate of the device of FIG. 1 illustrating the superlattice filled trenches therein
FIG. 5 is a top view of a n-channel vertical DMOS device in accordance with the invention including a plurality of superlattices in the drain and channel regions thereof.
FIG. 6 is a cross-sectional view of a superlattice of the device of FIG. 5.
FIG. 7 is a cross-sectional view of the device of FIG. 5 taken along line 7-7.
FIG. 8 is a perspective view of the substrate of the device of FIG. 5 illustrating the superlattice-filled trenches therein.
FIG. 9 is a greatly enlarged schematic cross-sectional view of a superlattice for use in a semiconductor device in accordance with the present invention.
FIG. 10 is a perspective schematic atomic diagram of a portion of the superlattice shown in FIG. 9.
FIG. 11 is a greatly enlarged schematic cross-sectional view of another embodiment of a superlattice that may be used in the device of FIG. 1.
FIG. 12A is a graph of the calculated band structure from the gamma point (G) for both bulk silicon as in the prior art, and for the 4/1 Si/O superlattice as shown in FIGS. 9-10.
FIG. 12B is a graph of the calculated band structure from the Z point for both bulk silicon as in the prior art, and for the 4/1 Si/O superlattice as shown in FIGS. 9-10.
FIG. 12C is a graph of the calculated band structure from both the gamma and Z points for both bulk silicon as in the prior art, and for the 5/1/3/1 Si/O superlattice as shown in FIG. 11.
FIG. 13 is a cross-sectional view of an n-channel MOSFET device in accordance with the invention including a plurality of superlattices for reducing on-resistance.
FIG. 14 is a cross-section view of an n-channel trench DMOS device in accordance with the invention including a plurality of superlattices for reducing on-resistance.
FIG. 15 is a perspective view of an n-channel super 3D MOSFET in which a plurality of superlattices may be used for reducing on-resistance in accordance with the invention.
The present invention relates to controlling the properties of semiconductor materials at the atomic or molecular level to achieve improved performance within semiconductor devices. Further, the invention relates to the identification, creation, and use of improved materials for use in semiconductor devices. In particular, the following description discusses the incorporation of trenches that have been filled with high carrier mobility, band-engineered semiconductor superlattice structures to advantageously reduce device on-resistance.
Applicants theorize, without wishing to be bound thereto, that certain superlattices as described herein reduce the effective mass of charge carriers and that this thereby leads to higher charge carrier mobility. Effective mass is described with various definitions in the literature. As a measure of the improvement in effective mass Applicants use a “conductivity reciprocal effective mass tensor”, Me −1 and Mh −1 for electrons and holes respectively, defined as: ℳ e , ij - 1 ( E F , T ) = ∑ E > E F ∫ B . Z . ( ∇ k E ( 퓀 , n ) ) i ( ∇ k E ( 퓀 , n ) ) j ∂ f ( E ( 퓀 , n ) , E F , T ) ∂ E ⅆ 3 퓀 ∑ E > E F ∫ B Z f ( E ( 퓀 , n ) , E F , T ) ⅆ 3 퓀 ℳ h , ij - 1 ( E F , T ) = - ∑ E < E F ∫ B . Z . ( ∇ k E ( 퓀 , n ) ) i ( ∇ k E ( 퓀 , n ) ) j ∂ f ( E ( 퓀 , n ) , E F , T ) ∂ E ⅆ 3 퓀 ∑ E < E F ∫ B Z ( 1 - f ( E ( 퓀 , n ) , E F , T ) ) ⅆ 3 퓀
for holes, where f is the Fermi-Dirac distribution, EF is the Fermi energy, T is the temperature, E(k,n) is the energy of an electron in the state corresponding to wave vector k and the nth energy band, the indices i and j refer to Cartesian coordinates x, y and z, the integrals are taken over the Brillouin zone (B.Z.), and the summations are taken over bands with energies above and below the Fermi energy for electrons and holes respectively
Applicants' definition of the conductivity reciprocal effective mass tensor is such that a tensorial component of the conductivity of the material is greater for greater values of the corresponding component of the conductivity reciprocal effective mass tensor. Again Applicants theorize without wishing to be bound thereto that the superlattices described herein set the values of the conductivity reciprocal effective mass tensor so as to enhance the conductive properties of the maternal, such as typically for a preferred direction of charge carrier transport. The inverse of the appropriate tensor element is referred to as the conductivity effective mass. In other words, to characterize semiconductor material structures, the conductivity effective mass for conduction electrons and holes as described above and calculated in the direction of intended carrier transport is used to distinguish improved materials.
Using the above-described measures, one can select materials having improved band structures for specific purposes. One such example would be a superlattice 25 material (which will be discussed in further detail below) used in a metal-oxide semiconductor field-effect transistor (MOSFET), such as a lateral DMOS device 20 shown in FIGS. 1-4. While a lateral DMOS structure is shown and described herein for exemplary purposes, it will be appreciated that the superlattice material may also be similarly incorporated in other semiconductor devices (e.g., PMOS, NMOS, CMOS, etc.), as shown in FIG. 13. The device 20 illustratively includes a substrate 21, a source region 23, a body region 26, and a doped drain region 27. The source and drain regions 23 and 27 define a channel region 24 therebweteen. The source and drain regions 23, 27 have respective contacts 70, 71 and metalizations 72, 73 thereon (FIG. 1). It will be understood that in FIG. 1 carrier flow would be from left to right. It should be noted that the drain of the illustrated device includes not only the doped drain region 27 (which is where an ohmic contact is made), but also portions of the N-type region to the right of, and below the P-type body 26.
The device 20 also illustratively includes a plurality of spaced apart superlattices 25, which in the present example extend into the channel and drain regions 24, 27. The superlattices 25 illustratively extend laterally between the source and drain regions 23, 27. In the case of a lateral DMOS device, the superlattices 25 may only be in the drain region 27 in some embodiments and only in the channel region in other embodiments, but in the illustrated embodiment the superlattices 25 are present in both the channel region 24 and the drain region 27.
A gate structure 35 is formed on the substrate 21 and illustratively includes a gate dielectric layer 36 overlying the channel region 24, and a gate electrode layer 37 overlying the gate dielectric layer. As will be appreciated from the description of the superlattice structures below, inclusion of the spaced-apart superlattices in the channel and/or drain regions 24, 27 of the device 20 may advantageously decrease on-resistance in the primary carrier flow path, which in the illustrated example is lateral and along the surface of the substrate 21, since this is a lateral DMOSFET device. Also, in the illustrated example, the spaced apart superlattices 25 are substantially parallel to one another, although other configurations may be used in other embodiments.
Turning now to FIGS. 5-8, another exemplary embodiment of a vertical DMOS device 20′ is now described. In this embodiment, the source and drain regions 22′, 23′ both laterally are vertically spaced apart, i.e., the drain region is beside and below the source region with a body region 38′ positioned therebetween, and the superlattices 25′ extend vertically between the source and drain regions as seen in FIGS. 6 and 7. The body regions 38′ are formed in an N-epitaxial layer 26′ formed on N+ substrate 21′. The device 20′ further illustratively includes metal contacts 30′, 40′ adjacent to the gate 35′, a source/body terminal 32′, a gate terminal 34′, and a drain terminal 39′.
Here again, it should be noted that other device configurations are possible, such as a conventional MOS device as shown in FIG. 13 and a trench DMOS device 20″ shown in FIG. 14. Further details on trench DMOS devices may be found in U.S. Pat. No. 4,767,722 to Blanchard, which is hereby incorporated herein in its entirety by reference. Another exemplary structure in which the above-described superlattice-filled trenches may advantageously be used to reduce device on-resistance is a super 3D MOSFET 80″ as shown in FIG. 15 and further described in an article by J. Sakakibara entitled “Break-Through Of The Si Limit Under 300 V Breakdown Voltage With New Concept Power Device: Super 3D MOSFET,” 2002 IEEE, Super 3D MOSFET, Proc. ISPS, pgs. 233-236, which is also incorporated herein in its entirety by reference.
While all of the devices in the figures are n-channel devices, p-channel devices may be formed by substituting n-type regions for p-type regions and visa-versa.
The superlattices 25 may be formed using various techniques. One approach is to etch trenches in the substrate 21, and then perform selective atomic layer deposition on the sidewalls and bottoms of the trenches (FIG. 2), or just the sidewalls of the trenches (FIG. 6) to form superlattice structures as described below, as will be appreciated by those skilled in the art. The trenches may extend just between the source and drain regions as shown in FIG. 1 and just between the source regions as shown in FIG. 5, or may extend across the entire device or across the entire wafer. Alternatively, superlattice 25 pillars may be formed on the surface of a semiconductor layer, and then semiconductor material may be deposited (e.g., epitaxially) or built-up on the semiconductor layer around the pillars and optionally polished to thereby define the substrate 21 with superlattices 25 therein. Further details regarding superlattice pillar formation may be found in co-pending U.S. patent application Ser. No. 11/426,969 entitled FINFET INCLUDING A SUPERLATTICE to Mears et al., which is assigned to the current Assignee and is hereby incorporated in its entirety by reference.
In the above-described devices, the inclusion of high mobility, band-engineered semiconductor superlattices 25 adjacent the drain region between the body-to-drain junction and the drain contact region may advantageously provide desired on-resistance reduction, as will be appreciated by those skilled in the art from the following description. The superlattices 25 may extend into the body of the source region in some embodiments, as will also be appreciated by those skilled in the art. The substrate 21 and the band-engineered semiconductor superlattices 25 will preferably have a resistivity that is high enough to withstand the desired device voltage.
Applicants have identified improved materials or structures for semiconductor devices such as MOSFETs, for example. More specifically, the Applicants have identified materials or structures having energy band structures for which the appropriate conductivity effective masses for electrons and/or holes are substantially less than the corresponding values for silicon.
Referring now additionally to FIGS. 9 and 10, the materials or structures are in the form of a superlattice 25 whose structure is controlled at the atomic or molecular level and may be formed using known techniques of atomic or molecular layer deposition. The superlattice 25 includes a plurality of layer groups 45 a-45 n arranged in stacked relation, as perhaps best understood with specific reference to the schematic cross-sectional view of FIG. 9.
Applicants theorize without wishing to be bound thereto that energy band-modifying layers 50 and adjacent base semiconductor portions 46 a-46 n cause the superlattice 25 to have a lower appropriate conductivity effective mass for the charge carriers in the parallel layer direction than would otherwise be present. Considered another way, this parallel direction is orthogonal to the stacking direction. The band-modifying layers 50 may also cause the superlattice 25 to have a common energy band structure. The band modifying layers 50 may also cause the superlattice 25 to have a common energy band structure, while also advantageously functioning as an insulator between layers or regions vertically above and below the superlattice.
Moreover, this structure may also advantageously act as a barrier to dopant and/or material bleed between layers vertically above and below the superlattice 25. These properties may thus advantageously allow the superlattice 25 to provide an interface for high-K dielectrics which not only reduces bleeding of the high-K material into the channel region, but which may also advantageously reduce unwanted scattering effects and improve device mobility, as will be appreciated by those skilled in the art.
It is also theorized that semiconductor devices including the superlattice 25 may enjoy a higher charge carrier mobility based upon the lower conductivity effective mass than would otherwise be present. In some embodiments, and as a result of the band engineering achieved by the present invention, the superlattice 25 may further have a substantially direct energy bandgap that may be particularly advantageous for opto-electronic devices, for example, as described in further detail below.
Each base semiconductor portion 46 a-46 n may comprise a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II-VI semiconductors. Of course, the term Group TV semiconductors also includes Group IV-IV semiconductors, as will be appreciated by those skilled in the art. More particularly, the base semiconductor may comprise at least one of silicon and germanium, for example.
It should be noted that the term monolayer is meant to include a single atomic layer and also a single molecular layer. It is also noted that the energy band-modifying layer 50 provided by a single monolayer is also meant to include a monolayer wherein not all of the possible sites are occupied. For example, with particular reference to the atomic diagram of FIG. 10, a 4/1 repeating structure is illustrated for silicon as the base semiconductor material, and oxygen as the energy band-modifying material. Only half of the possible sites for oxygen are occupied.
It is theorized without Applicants wishing to be bound thereto, that for a superlattice, such as the Si/O superlattice, for example, that the number of silicon monolayers should desirably be seven or less so that the energy band of the superlattice is common or relatively uniform throughout to achieve the desired advantages. The 4/1 repeating structure shown in FIGS. 9 and 10, for Si/o has been modeled to indicate an enhanced mobility for electrons and holes in the X direction. For example, the calculated conductivity effective mass for electrons (isotropic for bulk silicon) is 0.26 and for the 4/1 SiO superlattice in the X direction it is 0.12 resulting in a ratio of 0.46. Similarly, the calculation for holes yields values of 0.36 for bulk silicon and 0.16 for the 4/1 Si/O superlattice resulting in a ratio of 0.44.
Indeed, referring now additionally to FIG. 11, another embodiment of a superlattice 25′ in accordance with the invention having different properties is now described. In this embodiment, a repeating pattern of 3/1/5/1 is illustrated More particularly, the lowest base semiconductor portion 46 a′ has three monolayers, and the second lowest base semiconductor portion 46 b′ has five monolayers. This pattern repeats throughout the superlattice 25′. The energy band-modifying layers 50′ may each include a single monolayer. For such a superlattice 25′ including Si/O, the enhancement of charge carrier mobility is independent of orientation in the plane of the layers. Those other elements of FIG. 11 not specifically mentioned are similar to those discussed above with reference to FIG. 9 and need no further discussion herein.
In FIGS. 12A-12C, band structures calculated using Density Functional Theory (DFT) are presented. It is well known in the art that DFT underestimates the absolute value of the bandgap. Hence all bands above the gap may be shifted by an appropriate “scissors correction.” However the shape of the band is known to be much more reliable. The vertical energy axes should be interpreted in this light.
FIG. 12A shows the calculated band structure from the gamma point (G) for both bulk silicon (represented by continuous lines) and for the 4/1 Si/C superlattice 25 shown in FIG. 9 (represented by dotted lines). The directions refer to the unit cell of the 4/1 Si/C structure and not to the conventional unit cell of Si, although the (001) direction in the figure does correspond to the (001) direction of the conventional unit cell of Si, and, hence, shows the expected location of the Si conduction band minimum. The (100) and (010) directions in the figure correspond to the (110) and (−110) directions of the conventional Si unit cell. Those skilled in the art will appreciate that the bands of Si on the figure are folded to represent them on the appropriate reciprocal lattice directions for the 4/1 Si/C structure.
FIG. 12B shows the calculated band structure from the Z point for both bulk silicon (continuous lines) and for the 4/1 Si/O superlattice 25 (dotted lines). This figure illustrates the enhanced curvature of the valence band in the (100) direction.
FIG. 12C shows the calculated band structure from both the gamma and Z point for both bulk silicon (continuous lines) and for the 5/1/3/1 Si/O structure of the superlattice 25′ of FIG. 11 (dotted lines). Due to the symmetry of the 5/1/3/1 Si/O structure, the calculated band structures in the (100) and (010) directions are equivalent. Thus the conductivity effective mass and mobility are expected to be isotropic in the plane parallel to the layers, i.e. perpendicular to the (001) stacking direction. Note that in the 5/1/3/1 Si/O example the conduction band minimum and the valence band maximum are both at or close to the Z point.
Many modifications and other embodiments of the invention will come to the mind of one skilled in the art having the benefit of the teachings presented in the foregoing descriptions and the associated drawings. Therefore, it is understood that the invention is not to be limited to the specific embodiments disclosed, and that modifications and embodiments are intended to be included within the scope of the invention.
US493724 * Aug 5, 1892 Mar 21, 1893 Safety device for elevators
US4205331 * Jun 9, 1978 May 27, 1980 The United States Of America As Represented By The Secretary Of The Army Infrared optical devices of layered structure
US4485128 * Jan 7, 1982 Nov 27, 1984 Chronar Corporation Bandgap control in amorphous semiconductors
US4594603 * Jan 24, 1985 Jun 10, 1986 Board Of Trustees Of The University Of Illinois Semiconductor device with disordered active region
US4882609 * Nov 14, 1985 Nov 21, 1989 Max-Planck Gesellschaft Zur Forderung Der Wissenschafter E.V. Semiconductor devices with at least one monoatomic layer of doping atoms
US4908678 * Sep 30, 1987 Mar 13, 1990 Semiconductor Energy Laboratory Co., Ltd. FET with a super lattice channel
US4969031 * Feb 3, 1983 Nov 6, 1990 Hitachi, Ltd. Semiconductor devices and method for making the same
US5055887 * Jan 18, 1990 Oct 8, 1991 Semiconductor Energy Laboratory Co., Ltd. Fet with a super lattice channel
US5081513 * Feb 28, 1991 Jan 14, 1992 Xerox Corporation Electronic device with recovery layer proximate to active layer
US5216262 * Mar 2, 1992 Jun 1, 1993 Raphael Tsu Quantum well structures useful for semiconductor devices
US5357119 * Feb 19, 1993 Oct 18, 1994 Board Of Regents Of The University Of California Field effect devices having short period superlattice structures using Si and Ge
US5577061 * Dec 16, 1994 Nov 19, 1996 Hughes Aircraft Company Superlattice cladding layers for mid-infrared lasers
US5594567 * May 18, 1995 Jan 14, 1997 Matsushita Electric Industrial Co., Ltd. Spatial light modulator with a photoconductor having uneven conductivity in a lateral direction and a method for fabricating the same
US5606177 * Dec 6, 1994 Feb 25, 1997 Texas Instruments Incorporated Silicon oxide resonant tunneling diode structure
US5616515 * Jun 7, 1995 Apr 1, 1997 Texas Instruments Incorporated Silicon oxide germanium resonant tunneling
US5627386 * Oct 27, 1995 May 6, 1997 The United States Of America As Represented By The Secretary Of The Army Silicon nanostructure light-emitting diode
US6058127 * Dec 12, 1997 May 2, 2000 Massachusetts Institute Of Technology Tunable microcavity and method of using nonlinear materials in a photonic crystal
US6255150 * Oct 23, 1998 Jul 3, 2001 Texas Instruments Incorporated Use of crystalline SiOx barriers for Si-based resonant tunneling diodes
US6274007 * Mar 14, 2000 Aug 14, 2001 Sceptre Electronics Limited Methods of formation of a silicon nanostructure, a silicon quantum wire array and devices based thereon
US6281532 * Jun 28, 1999 Aug 28, 2001 Intel Corporation Technique to obtain increased channel mobilities in NMOS transistors by gate electrode engineering
US6326311 * Mar 29, 1999 Dec 4, 2001 Sharp Kabushiki Kaisha Microstructure producing method capable of controlling growth position of minute particle or thin and semiconductor device employing the microstructure
US6344271 * Mar 23, 1999 Feb 5, 2002 Nanoenergy Corporation Materials and products using nanostructured non-stoichiometric substances
US6376337 * Nov 9, 1998 Apr 23, 2002 Nanodynamics, Inc. Epitaxial SiOx barrier/insulation layer
US6436784 * Nov 8, 2000 Aug 20, 2002 Hitachi Europe Limited Method of forming semiconductor structure
US6501092 * Oct 25, 1999 Dec 31, 2002 Intel Corporation Integrated semiconductor superlattice optical modulator
US6521519 * Jan 26, 2001 Feb 18, 2003 Mitsubishi Denki Kabushiki Kaisha MIS transistor and manufacturing method thereof
US6566679 * Sep 18, 2002 May 20, 2003 Intel Corporation Integrated semiconductor superlattice optical modulator
US6621097 * Sep 18, 2002 Sep 16, 2003 Intel Corporation Integrated semiconductor superlattice optical modulator
US6638838 * Oct 2, 2000 Oct 28, 2003 Motorola, Inc. Semiconductor structure including a partially annealed layer and method of forming the same
US6673646 * Feb 28, 2001 Jan 6, 2004 Motorola, Inc. Growth of compound semiconductor structures on patterned oxide films and process for fabricating same
US6690699 * Feb 21, 2002 Feb 10, 2004 Lucent Technologies Inc Quantum cascade laser with relaxation-stabilized injection
US6711191 * Mar 3, 2000 Mar 23, 2004 Nichia Corporation Nitride semiconductor laser device
US6748002 * Feb 9, 2001 Jun 8, 2004 D-Led Corporation Injection laser
US6816530 * Sep 30, 2002 Nov 9, 2004 Lucent Technologies Inc. Nonlinear semiconductor light sources
US6891869 * Dec 14, 2001 May 10, 2005 Quantum Semiconductor Llc Wavelength-selective photonics device
US20020094003 * Dec 26, 2001 Jul 18, 2002 Xerox Corporation Structure and method for index-guided buried heterostructure AlGalnN laser diodes
US20030057416 * Sep 20, 2002 Mar 27, 2003 Amberwave Systems Corporation Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same
US20030162335 * Mar 4, 2003 Aug 28, 2003 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US20040227165 * Apr 14, 2004 Nov 18, 2004 Nanodynamics, Inc. Si/C superlattice useful for semiconductor devices
US20050031247 * Sep 9, 2004 Feb 10, 2005 Rj Mears, Llc Integrated circuit comprising a waveguide having an energy band engineered superlattice
U.S. Classification 257/15, 257/E29.074, 257/E29.076, 257/E29.257, 257/E21.424, 257/E21.418, 257/E29.056
International Classification H01L29/06
Cooperative Classification H01L29/66712, H01L29/158, H01L29/7802, H01L29/152, H01L29/0873, H01L29/7816, H01L29/1054, H01L29/66734, H01L29/66681, B82Y10/00, H01L29/7813, H01L29/66568
European Classification B82Y10/00, H01L29/66M6T6F14V4, H01L29/66M6T6F14V, H01L29/66M6T6F11, H01L29/66M6T6F14L, H01L29/10D2B4, H01L29/15D, H01L29/78B2T, H01L29/78B2, H01L29/78B4, H01L29/15B2
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BLANCHARD, RICHARD A.;REEL/FRAME:018292/0469