Source: http://www.google.fr/patents/US7941636?hl=fr
Timestamp: 2016-07-29 00:13:40
Document Index: 621251152

Matched Legal Cases: ['Application No. 01', 'Application No. 02', 'Application No. 63', 'Application No. 01', 'Application No. 55', 'Application No. 59', 'Application No. 59', 'Application No. 61']

Brevet US7941636 - RISC microprocessor architecture implementing multiple typed register sets - Google�BrevetsRecherche Images Maps Play YouTube Actualit�s Gmail Drive Plus »Connexion BrevetsDisclosed herein is an apparatus that implements multiple typed register sets, and applications thereof. The apparatus includes an execution unit and a register file. The execution unit is configured to execute instructions including one or more fields. The register file is configured to store operands...http://www.google.fr/patents/US7941636?utm_source=gb-gplus-shareBrevet US7941636 - RISC microprocessor architecture implementing multiple typed register sets Recherche avanc�e dans les brevets Num�ro de publicationUS7941636 B2Type de publicationOctroi Num�ro de demandeUS 12/650,998 Date de publication10 mai 2011 Date de priorit�8 juil. 1991�tat de paiement des fraisCaducAutre r�f�rence de publicationDE69230057D1, DE69230057T2, EP0547216A1, EP0547216B1, EP0911724A2, EP0911724A3, US5493687, US5560035, US5682546, US5838986, US6044449, US6249856, US7555631, US7685402, US20010034823, US20030115440, US20070113047, US20100106942, WO1993001543A1 Num�ro de publication12650998, 650998, US 7941636 B2, US 7941636B2, US-B2-7941636, US7941636 B2, US7941636B2 InventeursSanjiv Garg, Derek J. Lentz, Le Trong Nguyen, Sho Long Chen Cessionnaire d'origineIntellectual Venture Funding LlcExporter la citationBiBTeX, EndNote, RefManCitations de brevets (350), Citations hors brevets (145), Classifications (33), �v�nements juridiques (5) Liens externes: USPTO, Cession USPTO, EspacenetRISC microprocessor architecture implementing multiple typed register sets
US 7941636 B2 R�sum�
Citations de brevets Brevet cit� Date de d�p�t Date de publication D�posant TitreUS33468518 juil. 196410 oct. 1967Control Data CorpSimultaneous multiprocessing computer systemUS371891222 d�c. 197027 f�vr. 1973IbmInstruction execution unitUS377113831 ao�t 19716 nov. 1973IbmApparatus and method for serializing instructions from two independent instruction streamsUS37893653 juin 197129 janv. 1974Bunker RamoProcessor interrupt systemUS391307418 d�c. 197314 oct. 1975Honeywell Inf SystemsSearch processing apparatusUS403434929 janv. 19765 juil. 1977Sperry Rand CorporationApparatus for processing interrupts in microprocessing systemsUS412888030 juin 19765 d�c. 1978Cray Research, Inc.Computer vector register processingUS42009273 janv. 197829 avr. 1980International Business Machines CorporationMulti-instruction stream branch processing mechanismUS421207624 sept. 19768 juil. 1980Giddings & Lewis, Inc.Digital computer structure providing arithmetic and boolean logic operations, the latter controlling the formerUS422849519 d�c. 197814 oct. 1980Allen-Bradley CompanyMultiprocessor numerical control systemUS429647021 juin 197920 oct. 1981International Business Machines Corp.Link register storage and restore system for use in an instruction pre-fetch micro-processor interrupt systemUS431530821 d�c. 19789 f�vr. 1982Intel CorporationInterface between a microprocessor chip and peripheral subsystemsUS431531419 d�c. 19799 f�vr. 1982Rca CorporationPriority vectored interrupt having means to supply branch address directlyUS441093916 juil. 198018 oct. 1983Matsushita Electric Industrial Co. Ltd.System for program interrupt processing with quasi-stack of register-setsUS443446115 sept. 198028 f�vr. 1984Motorola, Inc.Microprocessor with duplicate registers for processing interruptsUS445965722 sept. 198110 juil. 1984Tokyo Shibaura Denki Kabushiki KaishaData processing system having re-entrant function for subroutinesUS447652514 ao�t 19819 oct. 1984Nec CorporationPipeline-controlled data processing system capable of performing a plurality of instructions simultaneouslyUS448295024 sept. 198113 nov. 1984Dshkhunian ValerySingle-chip microcomputerUS449813426 janv. 19825 f�vr. 1985Hughes Aircraft CompanySegregator functional plane for use in a modular array processorUS450096329 nov. 198219 f�vr. 1985The United States Of America As Represented By The Secretary Of The ArmyAutomatic layout program for hybrid microcircuits (HYPAR)US45325988 juin 198230 juil. 1985Hitachi, Ltd.Electron beam exposure systemUS456105110 f�vr. 198424 d�c. 1985Prime Computer, Inc.Memory access method and apparatus in multiple processor systemsUS457434921 mars 19844 mars 1986International Business Machines Corp.Apparatus for addressing a larger number of instruction addressable central processor registers than can be identified by a program instructionUS459465514 mars 198310 juin 1986International Business Machines Corporation(k)-Instructions-at-a-time pipelined processor for parallel execution of inherently sequential instructionsUS45970542 d�c. 198224 juin 1986Ncr CorporationArbiter circuit and methodUS46139412 juil. 198523 sept. 1986The United States Of America As Represented By The Secretary Of The ArmyRouting method in computer aided customization of a two level automated universal arrayUS46269895 ao�t 19832 d�c. 1986Hitachi, Ltd.Data processor with parallel-operating operation unitsUS46444664 d�c. 198417 f�vr. 1987Nec CorporationPipeline processorUS464804523 mai 19843 mars 1987The Board Of Trustees Of The Leland Standford Jr. UniversityHigh speed memory and processor system for raster displayUS46758062 mars 198323 juin 1987Fujitsu LimitedData processing unit utilizing data flow ordered executionUS471499430 avr. 198522 d�c. 1987International Business Machines Corp.Instruction prefetch buffer controlUS471956911 oct. 198512 janv. 1988Sun Microsystems, Inc.Arbitrator for allocating access to data processing resourcesUS472204911 oct. 198526 janv. 1988Unisys CorporationApparatus for out-of-order program executionUS475287321 mai 198621 juin 1988Hitachi Vlsi Eng. Corp.Data processor having a plurality of operating units, logical registers, and physical registers for parallel instructions executionUS47589482 nov. 198419 juil. 1988Inmos LimitedMicrocomputerUS476656618 ao�t 198623 ao�t 1988International Business Machines Corp.Performance enhancement scheme for a RISC type VLSI processor using dual execution units for parallel instruction processingUS477592731 oct. 19844 oct. 1988International Business Machines CorporationProcessor including fetch operation for branch instruction with control tagUS47916074 d�c. 198513 d�c. 1988Fujitsu LimitedGate array integrated circuit device and method thereof for providing various bit/word constructionsUS480711514 oct. 198721 f�vr. 1989Cornell Research Foundation, Inc.Instruction issuing mechanism for processors with multiple functional unitsUS481120816 mai 19867 mars 1989Intel CorporationStack frame cache on a microprocessor chipUS481497815 juil. 198621 mars 1989Dataflow Computer CorporationDataflow processing element, multiprocessor, and processesUS482320116 nov. 198718 avr. 1989Technology, Inc. 64Processor for expanding a compressed video signalUS482946717 d�c. 19859 mai 1989Canon Kabushiki KaishaMemory controller including a priority order determination circuitUS483359920 avr. 198723 mai 1989Multiflow Computer, Inc.Hierarchical priority branch handling for parallel execution in a parallel processorUS484145310 nov. 198620 juin 1989Ibm CorporationMultidirectional scan and print capabilityUS485810526 mars 198715 ao�t 1989Hitachi, Ltd.Pipelined data processor capable of decoding and executing plural instructions in parallelUS48581161 mai 198715 ao�t 1989Digital Equipment CorporationMethod and apparatus for managing multiple lock indicators in a multiprocessor computer systemUS48811672 mars 198914 nov. 1989Hitachi, Ltd.Data memory systemUS48978102 mars 198930 janv. 1990Advanced Micro Devices, Inc.Asynchronous interrupt status bit circuitUS490122815 juil. 198713 f�vr. 1990Mitsubishi Denki K.K.Pipelined cache system using back up address registers for providing error recovery while continuing pipeline processingUS490123320 juil. 198713 f�vr. 1990International Business Machines CorporationComputer system with logic for writing instruction identifying data into array control lists for precise post-branch recoveriesUS49031962 mai 198620 f�vr. 1990International Business Machines CorporationMethod and apparatus for guaranteeing the logical integrity of data in the general purpose registers of a complex multi-execution unit uniprocessorUS491660424 juin 198810 avr. 1990Hitachi, Ltd.Cache storage apparatusUS492437629 d�c. 19868 mai 1990Nec CorporationSystem for dynamically adjusting the accumulation of instructions in an instruction code prefetched pipelined computerUS49263233 mars 198815 mai 1990Advanced Micro Devices, Inc.Streamlined instruction processorUS492822624 nov. 198722 mai 1990Hitachi, Ltd.Data processor for parallelly executing conflicting instructionsUS494252520 nov. 198717 juil. 1990Hitachi, Ltd.Data processor for concurrent executing of instructions by plural execution unitsUS494547931 juil. 198531 juil. 1990Unisys CorporationTightly coupled scientific processing systemUS496405727 juil. 198916 oct. 1990Nec CorporationBlock placement methodUS49741546 oct. 198727 nov. 1990Mitsubishi Denki KaishaComputer with instruction prefetch queue retreat unitUS497415515 ao�t 198827 nov. 1990Evans & Sutherland Computer Corp.Variable delay branch systemUS498081731 ao�t 198725 d�c. 1990Digital EquipmentVector register system for executing plural read/write commands concurrently and independently routing data to plural read/write portsUS49858253 f�vr. 198915 janv. 1991Digital Equipment CorporationSystem for delaying processing of memory access exceptions until the execution stage of an instruction pipeline of a virtual memory system based digital computerUS499107829 sept. 19875 f�vr. 1991Digital Equipment CorporationApparatus and method for a pipelined central processing unit in a data processing systemUS499108116 juin 19895 f�vr. 1991Texas Instruments IncorporatedCache memory addressable by both physical and virtual addressesUS499293823 avr. 199012 f�vr. 1991International Business Machines CorporationInstruction control mechanism for a computing system with register renaming, map table and queues indicating available registersUS500346231 mai 198826 mars 1991International Business Machines CorporationApparatus and method for implementing precise interrupts on a pipelined processor with multiple functional units with separate address translation interrupt meansUS503298521 juil. 198816 juil. 1991International Business Machines CorporationMultiprocessor system with memory fetch buffer invoked during cross-interrogationUS50519258 mars 198924 sept. 1991Minolta Camera Kabushiki KaishaPrinter for converting character codes into bit imagesUS50670693 f�vr. 198919 nov. 1991Digital Equipment CorporationControl of multiple functional units with parallel operation in a microcoded execution unitUS507236424 mai 198910 d�c. 1991Tandem Computers IncorporatedMethod and apparatus for recovering from an incorrect branch prediction in a processor that executes a family of instructions in parallelUS50899512 nov. 198818 f�vr. 1992Kabushiki Kaisha ToshibaMicrocomputer incorporating memoryUS50937832 ao�t 19853 mars 1992Nec CorporationMicrocomputer register bank accessingUS509740918 juin 199117 mars 1992Wang Laboratories, Inc.Multi-processor system with cache memoriesUS51013412 sept. 198831 mars 1992Edgcore Technology, Inc.Pipelined system for reducing instruction access time by accumulating predecoded instruction bits a FIFOUS51094953 f�vr. 198928 avr. 1992Digital Equipment Corp.Method and apparatus using a source operand list and a source operand pointer queue between the execution unit and the instruction decoding and operand processing units of a pipelined data processorUS511948515 mai 19892 juin 1992Motorola, Inc.Method for data bus snooping in a data processing system by selective concurrent read and invalidate cache operationUS512008319 mars 19909 juin 1992Henkels & Mccoy, Inc.Expansion joint for conduit for cablesUS51250833 f�vr. 198923 juin 1992Digital Equipment CorporationMethod and apparatus for resolving a variable number of potential memory access conflicts in a pipelined computer systemUS51250929 janv. 198923 juin 1992International Business Machines CorporationMethod and apparatus for providing multiple condition code fields to to allow pipelined instructions contention free access to separate condition codesUS512709113 janv. 198930 juin 1992International Business Machines CorporationSystem for reducing delay in instruction execution by executing branch instructions in separate processor while dispatching subsequent instructions to primary processorUS51290676 juin 19897 juil. 1992Advanced Micro Devices, Inc.Multiple instruction decoder for minimizing register port requirementsUS51330748 f�vr. 198921 juil. 1992Acer IncorporatedDeadlock resolution with cache snoopingUS51330775 juin 199021 juil. 1992International Business Machines CorporationData processor having multiple execution units for processing plural classs of instructions in parallelUS51345615 d�c. 198928 juil. 1992International Business Machines CorporationComputer system with logic for writing instruction identifying data into array control lists for precise post-branch recoveriesUS51366976 juin 19894 ao�t 1992Advanced Micro Devices, Inc.System for reducing delay for execution subsequent to correctly predicted branch instruction using fetch information stored with each block of instructions in cacheUS51406827 juil. 198918 ao�t 1992Hitachi, LtdStorage control apparatusUS51426333 f�vr. 198925 ao�t 1992Digital Equipment CorporationPreprocessing implied specifiers in a pipelined processorUS51426343 f�vr. 198925 ao�t 1992Digital Equipment CorporationBranch predictionUS51485335 janv. 198915 sept. 1992Bull Hn Information Systems Inc.Apparatus and method for data group coherency in a tightly coupled data processing system with plural execution and data cache unitsUS514853625 juil. 198815 sept. 1992Digital Equipment CorporationPipeline having an integral cache which processes cache misses and loads data in parallelUS515030929 juin 199022 sept. 1992Texas Instruments IncorporatedComprehensive logic circuit layout systemUS515584329 juin 199013 oct. 1992Digital Equipment CorporationError transition mode for multi-processor systemUS51670263 f�vr. 198924 nov. 1992Digital Equipment CorporationSimultaneously or sequentially decoding multiple specifiers of a variable length pipeline instruction based on detection of modified value of specifier registersUS516703513 f�vr. 199224 nov. 1992Digital Equipment CorporationTransferring messages between nodes in a networkUS517953031 mai 199112 janv. 1993Zoran CorporationArchitecture for integrated concurrent vector signal processorUS517967318 d�c. 198912 janv. 1993Digital Equipment CorporationSubroutine return prediction mechanism using ring buffer and comparing predicated address with actual address to validate or flush the pipelineUS517968910 juil. 199012 janv. 1993Texas Instruments IncorporatedDataprocessing device with instruction cacheUS518587228 f�vr. 19909 f�vr. 1993Intel CorporationSystem for executing different cycle instructions by selectively bypassing scoreboard register and canceling the execution of conditionally issued instruction if needed resources are busyUS518587812 d�c. 19909 f�vr. 1993Advanced Micro Device, Inc.Programmable cache memory as well as system incorporating same and method of operating programmable cache memoryUS518779616 juil. 199016 f�vr. 1993Computer Motion, Inc.Three-dimensional vector co-processor having I, J, and K register files and I, J, and K execution unitsUS519315727 sept. 19919 mars 1993Hewlett-Packard CompanyPiplined system includes a selector for loading condition code either from first or second condition code registers to program counterUS519713229 juin 199023 mars 1993Digital Equipment CorporationRegister mapping system having a log containing sequential listing of registers that were changed in preceding cycles for precise post-branch recoveryUS519713619 nov. 199023 mars 1993Matsushita Electric Industrial Co., Ltd.Processing system for branch instructionUS52010562 mai 19906 avr. 1993Motorola, Inc.RISC microprocessor architecture with multi-bit tag extended instructions for selectively attaching tag from either instruction or input data to arithmetic operation outputUS521476310 mai 199025 mai 1993International Business Machines CorporationDigital computer system capable of processing two or more instructions in parallel and having a coche and instruction compounding mechanismUS521478613 avr. 198725 mai 1993Hitachi, Ltd.RISC system performing calls and returns without saving or restoring window pointers and delaying saving until multi-register areas are filledUS52222233 f�vr. 198922 juin 1993Digital Equipment CorporationMethod and apparatus for ordering and queueing multiple memory requestsUS522224014 f�vr. 199022 juin 1993Intel CorporationMethod and apparatus for delaying writing back the results of instructions to a processorUS522224420 d�c. 199022 juin 1993Intel CorporationMethod of modifying a microinstruction with operands specified by an instruction held in an alias registerUS522612517 nov. 19896 juil. 1993Keith BalmerSwitch matrix having integrated crosspoint logic and method of operationUS522612621 f�vr. 19906 juil. 1993Nexgen MicrosystemsProcessor having plurality of functional units for orderly retiring outstanding operations based upon its associated tagsUS522616612 f�vr. 19906 juil. 1993Mitsubishi Denki K.K.Parallel operation processor with second command unitUS522617017 juil. 19916 juil. 1993Digital Equipment CorporationInterface between processor and special instruction processor in digital data processing systemUS522813610 janv. 199113 juil. 1993International Business Machines CorporationMethod and apparatus to maintain cache coherency in a multiprocessor system with each processor's private cache updating or invalidating its contents based upon set activityUS523006826 f�vr. 199020 juil. 1993Nexgen MicrosystemsCache memory system for dynamically altering single cache memory line as either branch target entry or pre-fetch instruction queue based upon instruction sequenceUS52336948 nov. 19893 ao�t 1993Hitachi, Ltd.Pipelined data processor capable of performing instruction fetch stages of a plurality of instructions simultaneouslyUS523766615 d�c. 198917 ao�t 1993Matsushita Electric Industrial Co., Ltd.Apparatus using address of a predetermined preceding instruction and target instruction address stored in history table to prefetch target instructionUS524163614 f�vr. 199031 ao�t 1993Intel CorporationMethod for parallel instruction execution in a computerUS524928624 nov. 199228 sept. 1993National Semiconductor CorporationSelectively locking memory locations within a microprocessor's on-chip cacheUS525130616 janv. 19905 oct. 1993Advanced Micro Devices, Inc.Apparatus for controlling execution of a program in a computing deviceUS525538426 sept. 199119 oct. 1993Intergraph CorporationMemory address translation system having modifiable and non-modifiable translation mechanismsUS52610577 juil. 19929 nov. 1993Wang Laboratories, Inc.I/O bus to system interfaceUS526107121 mars 19919 nov. 1993Control Data System, Inc.Dual pipe cache memory with out-of-order issue capabilityUS527689910 ao�t 19904 janv. 1994Teredata CorporationMulti processor sorting network for sorting while transmitting concurrently presented messages by message content to deliver a highest priority messageUS527896321 juin 199111 janv. 1994International Business Machines CorporationPretranslation of virtual addresses prior to page crossingUS528390317 sept. 19911 f�vr. 1994Nec CorporationPriority selectorUS528552729 nov. 19908 f�vr. 1994Northern Telecom LimitedPredictive historical cache memoryUS52874659 juil. 199015 f�vr. 1994Hitachi, Ltd.Parallel processing apparatus and method capable of switching parallel and successive processing modesUS528746718 avr. 199115 f�vr. 1994International Business Machines CorporationPipeline for removing and concurrently executing two or more branch instructions in synchronization with other instructions executing in the execution unitUS529161510 nov. 19921 mars 1994Kabushiki Kaisha ToshibaInstruction pipeline microprocessorUS529350027 mai 19938 mars 1994Mitsubishi Denki K.K.Parallel processing method and apparatusUS530127823 avr. 19925 avr. 1994International Business Machines CorporationFlexible dynamic memory controllerUS530336220 mars 199112 avr. 1994Digital Equipment CorporationCoupled memory multiprocessor computer system including cache coherency management protocolsUS530338212 nov. 199212 avr. 1994Digital Equipment CorporationArbiter with programmable dynamic request prioritizationUS531772022 mars 199331 mai 1994Digital Equipment CorporationProcessor system with writeback cache using writeback and non writeback transactions stored in separate queuesUS534556920 sept. 19916 sept. 1994Advanced Micro Devices, Inc.Apparatus and method for resolving dependencies among a plurality of instructions within a storage deviceUS535545721 mai 199111 oct. 1994Motorola, Inc.Data processor for performing simultaneous instruction retirement and backtrackingUS535546029 juil. 199311 oct. 1994International Business Machines CorporationIn-memory preprocessor for compounding a sequence of instructions for parallel computer system executionUS536766011 mai 199422 nov. 1994Intel CorporationLine buffer for cache memoryUS537168431 mars 19926 d�c. 1994Seiko Epson CorporationSemiconductor floor plan for a register renaming circuitUS53773393 f�vr. 199427 d�c. 1994Kabushiki Kaisha ToshibaComputer for simultaneously executing instructions temporarily stored in a cache memory with a corresponding decision resultUS538821528 avr. 19947 f�vr. 1995Ibm CorporationUncoupling a central processing unit from its associated hardware for interaction with data handling apparatus alien to the operating system controlling said unit and hardwareUS539035527 mai 199214 f�vr. 1995Tandem Computers IncorporatedComputer architecture capable of concurrent issuance and execution of general purpose multiple instructionsUS539435111 mars 199428 f�vr. 1995Nexgen, Inc.Optimized binary adder and comparator having an implicit constant for an inputUS539451528 juin 199428 f�vr. 1995Seiko Epson CorporationPage printer controller including a single chip superscalar microprocessor with graphics functional unitsUS53945291 juil. 199328 f�vr. 1995Digital Equipment CorporationBranch prediction unit for high-performance processorUS53983305 mars 199214 mars 1995Seiko Epson CorporationRegister file backup queueUS540447013 nov. 19924 avr. 1995Matsushita Electric Industrial Co., Ltd.Information processing apparatus for processing instructions by out-of-order executionUS540447210 nov. 19934 avr. 1995Hitachi, Ltd.Parallel processing apparatus and method capable of switching parallel and successive processing modesUS543088411 juin 19904 juil. 1995Cray Research, Inc.Scalar/vector processorUS543088826 oct. 19934 juil. 1995Digital Equipment CorporationPipeline utilizing an integral cache for transferring data to and from a registerUS54368697 juil. 199425 juil. 1995Nec CorporationMemory controller which can carry out a high speed access when supplied with input addresses with a time interval left between the input addresses having the same row addressUS54407528 juil. 19918 ao�t 1995Seiko Epson CorporationMicroprocessor architecture with a switch network for data transfer between cache, memory port, and IOUUS54427573 mars 199315 ao�t 1995Nexgen, Inc.Computer processor with distributed pipeline control that allows functional units to complete operations out of order while maintaining precise interruptsUS544691229 d�c. 199329 ao�t 1995Intel CorporationPartial width stalls within register alias tableUS544870524 mai 19935 sept. 1995Seiko Epson CorporationRISC microprocessor architecture implementing fast trap and exception stateUS54524264 janv. 199419 sept. 1995Intel CorporationCoordinating speculative and committed state register source data and immediate source data in a processorUS546171519 mai 199324 oct. 1995Mitsubishi Denki Kabushiki KaishaData processor capable of execution of plural instructions in parallelUS547159221 juin 199428 nov. 1995Texas Instruments IncorporatedMulti-processor with crossbar link of processors and memories and method of operationUS54737648 avr. 19945 d�c. 1995North American Philips CorporationMultilevel instruction cacheUS548168521 nov. 19942 janv. 1996Seiko Epson CorporationRISC microprocessor architecture implementing fast trap and exception stateUS548173413 d�c. 19902 janv. 1996Mitsubishi Denki Kabushiki KaishaData processor having 2n bits width data bus for context switching functionUS54871565 d�c. 199023 janv. 1996Popescu; ValeriProcessor architecture having independently fetching issuing and updating operations of instructions which are sequentially assigned and stored in order fetchedUS54887297 mars 199430 janv. 1996Ross Technology, Inc.Central processing unit architecture with symmetric instruction scheduling to achieve multiple instruction launch and executionUS549028028 juin 19946 f�vr. 1996Intel CorporationApparatus and method for entry allocation for a resource bufferUS54936878 juil. 199120 f�vr. 1996Seiko Epson CorporationRISC microprocessor architecture implementing multiple typed register setsUS549749929 mars 19945 mars 1996Seiko Epson CorporationSuperscalar risc instruction schedulingUS552422518 d�c. 19924 juin 1996Advanced Micro Devices Inc.Cache system and method for providing software controlled writebackUS55399118 janv. 199223 juil. 1996Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS55599513 f�vr. 199524 sept. 1996Seiko Epson CorporationPage printer controller including a single chip superscalar microprocessor with graphics functional unitsUS55600321 mars 199524 sept. 1996Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction execution and concurrent results distributionUS55600355 juin 199524 sept. 1996Seiko Epson CorporationRISC microprocessor architecture implementing multiple typed register setsUS556177520 d�c. 19941 oct. 1996Hitachi, Ltd.Parallel processing apparatus and method capable of processing plural instructions in parallel or successivelyUS55617766 juin 19951 oct. 1996Hyundai Electronics AmericaProcessor architecture supporting multiple speculative branchingUS55640562 nov. 19948 oct. 1996Intel CorporationMethod and apparatus for zero extension and bit shifting to preserve register parameters in a microprocessor utilizing register renamingUS55641176 juin 19958 oct. 1996Seiko Epson CorporationComputer system including a page printer controller including a single chip supercalar microprocessor with graphical functional unitsUS55663855 d�c. 199415 oct. 1996Seiko Epson CorporationIntegrated structure layout and layout of interconnections for an integrated circuit chipUS556862413 ao�t 199322 oct. 1996Digital Equipment CorporationByte-compare operation for high-performance processorUS557492725 mars 199412 nov. 1996International Meta Systems, Inc.RISC architecture computer configured for emulation of the instruction set of a target computerUS557493529 nov. 199412 nov. 1996Intel CorporationSuperscalar processor with a multi-port reorder bufferUS55749413 nov. 199512 nov. 1996Tandem Computers IncorporatedComputer architecture capable of concurrent issuance and execution of general purpose multiple instructionUS557720031 oct. 199519 nov. 1996Intel CorporationMethod and apparatus for loading and storing misaligned data on an out-of-order execution computer systemUS55772177 mai 199619 nov. 1996Intel CorporationMethod and apparatus for a branch target buffer with shared branch pattern tables for associated branch predictionsUS558400131 juil. 199510 d�c. 1996Intel CorporationBranch target buffer for dynamically predicting branch instruction outcomes using a predicted branch historyUS558627822 avr. 199617 d�c. 1996Intel CorporationMethod and apparatus for state recovery following branch misprediction in an out-of-order microprocessorUS55902957 juin 199531 d�c. 1996Seiko Epson CorporationSystem and method for register renamingUS55926366 juin 19957 janv. 1997Hyundai Electronics AmericaProcessor architecture supporting multiple speculative branches and trap handlingUS56048657 juin 199518 f�vr. 1997Seiko Epson CorporationMicroprocessor architecture with a switch network for data transfer between cache, memory port, and IOUUS56048774 janv. 199418 f�vr. 1997Intel CorporationMethod and apparatus for resolving return from subroutine instructions in a computer processorUS560491231 d�c. 199218 f�vr. 1997Seiko Epson CorporationSystem and method for assigning tags to instructions to control instruction executionUS56066769 f�vr. 199525 f�vr. 1997Intel CorporationBranch prediction and resolution apparatus for a superscalar computer processorUS56088851 mars 19944 mars 1997Intel CorporationMethod for handling instructions from a branch prior to instruction decoding in a computer which executes variable-length instructionsUS561313230 sept. 199318 mars 1997Intel CorporationInteger and floating point register alias table within processor deviceUS561512624 ao�t 199425 mars 1997Lsi Logic CorporationHigh-speed internal interconnection technique for integrated circuits that reduces the number of signal lines through multiplexingUS561538529 nov. 199525 mars 1997Intel CorporationMethod and apparatus for zero extension and bit shifting to preserve register parameters in a microprocessor utilizing register renamingUS561755423 d�c. 19941 avr. 1997Intel CorporationPhysical address size selection and page size selection in an address translatorUS561966410 mars 19958 avr. 1997Intel CorporationProcessor with architecture for improved pipelining of arithmetic instructions by forwarding redundant intermediate data formsUS561966822 sept. 19948 avr. 1997Intel CorporationApparatus for register bypassing in a microprocessorUS56236282 mars 199422 avr. 1997Intel CorporationComputer system and method for maintaining memory consistency in a pipelined, non-blocking caching bus request queueUS56257881 mars 199429 avr. 1997Intel CorporationMicroprocessor with novel instruction for signaling event occurrence and for providing event handling information in response theretoUS56258376 juin 199529 avr. 1997Hyundai Electronics AmericaProcessor architecture having out-of-order execution, speculative branching, and giving priority to instructions which affect a condition codeUS56279836 juin 19956 mai 1997Hyundai Electronics AmericaProcessor architecture providing out-of-order executionUS562798428 mars 19966 mai 1997Intel CorporationApparatus and method for entry allocation for a buffer resource utilizing an internal two cycle pipelineUS56279854 janv. 19946 mai 1997Intel CorporationSpeculative and committed resource files in an out-of-order processorUS56280214 avr. 19946 mai 1997Seiko Epson CorporationSystem and method for assigning tags to control instruction processing in a superscalar processorUS563007525 mai 199513 mai 1997Intel CorporationWrite combining buffer for sequentially addressed partial line operations originating from a single instructionUS56300833 juil. 199613 mai 1997Intel CorporationDecoder for decoding multiple instructions in parallelUS563014920 nov. 199513 mai 1997Cyrix CorporationPipelined processor with register renaming hardware to accommodate multiple size registersUS563015725 oct. 199413 mai 1997International Business Machines CorporationComputer organization for multiple and out-of-order execution of condition code testing and setting instructionsUS564058829 janv. 199617 juin 1997Ross Technology, Inc.CPU architecture performing dynamic instruction scheduling at time of execution within single clock cycleUS565112510 juil. 199522 juil. 1997Advanced Micro Devices, Inc.High performance superscalar microprocessor including a common reorder buffer and common register file for both integer and floating point operationsUS56550989 f�vr. 19965 ao�t 1997Advanced Micro Devices, Inc.High performance superscalar microprocessor including a circuit for byte-aligning cisc instructions stored in a variable byte-length formatUS56641369 f�vr. 19962 sept. 1997Advanced Micro Devices, Inc.High performance superscalar microprocessor including a dual-pathway circuit for converting cisc instructions to risc operationsUS566649431 mars 19959 sept. 1997Samsung Electronics Co., Ltd.Queue management mechanism which allows entries to be processed in any orderUS568254619 juin 199628 oct. 1997Seiko Epson CorporationRISC microprocessor architecture implementing multiple typed register setsUS568967229 oct. 199318 nov. 1997Advanced Micro Devices, Inc.Pre-decoded instruction cache and method therefor particularly suitable for variable byte-length instructionsUS568972015 f�vr. 199618 nov. 1997Seiko Epson CorporationHigh-performance superscalar-based computer system with out-of-order instruction executionUS570884117 sept. 199613 janv. 1998Hyundai Electronics AmericaProcessor architecture providing speculative, out of order execution of instructionsUS573458411 oct. 199631 mars 1998Seiko Epson CorporationIntegrated structure layout and layout of interconnections for an integrated circuit chipUS573762431 janv. 19967 avr. 1998Seiko Epson CorporationSuperscalar risc instruction schedulingUS574537529 sept. 199528 avr. 1998Intel CorporationApparatus and method for controlling power usageUS575480016 mai 199519 mai 1998Seiko Epson CorporationMulti processor system having dynamic priority based on row match of previously serviced address, number of times denied service and number of times serviced without interruptionUS576857513 mars 199516 juin 1998Advanced Micro Devices, Inc.Semi-Autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for sepculative and out-of-order execution of complex instructionsUS577821011 janv. 19967 juil. 1998Intel CorporationMethod and apparatus for recovering the state of a speculatively scheduled operation in a processor which cannot be executed at the speculated timeUS579702514 nov. 199618 ao�t 1998Hyundai Electronics America, Inc.Processor architecture supporting speculative, out of order execution of instructions including multiple speculative branchingUS580260525 nov. 19961 sept. 1998Intel CorporationPhysical address size selection and page size selection in an address translatorUS580927615 ao�t 199615 sept. 1998Seiko Epson CorporationSystem and method for register renamingUS581910121 juil. 19976 oct. 1998Intel CorporationMethod for packing a plurality of packed data elements in response to a pack instructionUS58260557 juin 199520 oct. 1998Seiko Epson CorporationSystem and method for retiring instructions in a superscalar microprocessorUS583187126 nov. 19973 nov. 1998Seiko Epson CorporationIntegrated structure layout and layout of interconnections for an instruction execution unit of an integrated circuit chipUS583220520 ao�t 19963 nov. 1998Transmeta CorporationMemory controller for a microprocessor for detecting a failure of speculation on the physical nature of a component being addressedUS583229223 sept. 19963 nov. 1998Seiko Epson CorporationHigh-performance superscalar-based computer system with out-of-order instruction execution and concurrent results distributionUS583229315 ao�t 19973 nov. 1998Hyundai Electronics America, Inc.Processor architecture providing speculative, out of order execution of instructions and trap handlingUS583898625 sept. 199717 nov. 1998Seiko Epson CorporationRISC microprocessor architecture implementing multiple typed register setsUS588127513 f�vr. 19979 mars 1999Intel CorporationMethod for unpacking a plurality of packed data into a result packed dataUS589296313 f�vr. 19976 avr. 1999Seiko Epson CorporationSystem and method for assigning tags to instructions to control instruction executionUS58965423 mars 199720 avr. 1999Seiko Epson CorporationSystem and method for assigning tags to control instruction processing in a superscalar processorUS594197921 ao�t 199724 ao�t 1999Seiko Epson CorporationMicroprocessor architecture with a switch network and an arbitration unit for controlling access to memory portsUS596162910 sept. 19985 oct. 1999Seiko Epson CorporationHigh performance, superscalar-based computer system with out-of-order instruction executionUS597452615 d�c. 199726 oct. 1999Seiko CorporationSuperscalar RISC instruction schedulingUS603865322 sept. 199814 mars 2000Seiko Epson CorporationHigh-performance superscalar-based computer system with out-of-order instruction execution and concurrent results distributionUS603865423 juin 199914 mars 2000Seiko Epson CorporationHigh performance, superscalar-based computer system with out-of-order instruction executionUS604444910 nov. 199828 mars 2000Seiko Epson CorporationRISC microprocessor architecture implementing multiple typed register setsUS604734819 f�vr. 19994 avr. 2000Seiko Epson CorporationSystem and method for supporting a multiple width memory subsystemUS608327416 oct. 19984 juil. 2000Seiko Epson CorporationIntegrated structure layout and layout of interconnections for an integrated circuit chipUS609217619 f�vr. 199918 juil. 2000Seiko Epson CorporationSystem and method for assigning tags to control instruction processing in a superscalar processorUS60921817 oct. 199718 juil. 2000Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS610159411 mai 19998 ao�t 2000Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS612872311 mai 19993 oct. 2000Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS613115720 janv. 199810 oct. 2000Seiko Epson CorporationSystem and method for retiring approximately simultaneously a group of instructions in a superscalar microprocessorUS613823121 avr. 199824 oct. 2000Seiko Epson CorporationSystem and method for register renamingUS621976322 f�vr. 199917 avr. 2001Seiko Epson CorporationSystem and method for adjusting priorities associated with multiple devices seeking access to a memory array unitUS624985610 janv. 200019 juin 2001Seiko Epson CorporationRISC microprocessor architecture implementing multiple typed register setsUS62567209 nov. 19993 juil. 2001Seiko Epson CorporationHigh performance, superscalar-based computer system with out-of-order instruction executionUS627257922 f�vr. 19997 ao�t 2001Seiko Epson CorporationMicroprocessor architecture capable of supporting multiple heterogeneous processorsUS627261717 sept. 19997 ao�t 2001Seiko Epson CorporationSystem and method for register renamingUS627261910 nov. 19997 ao�t 2001Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS628263010 sept. 199928 ao�t 2001Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction execution and concurrent results distributionUS628943310 juin 199911 sept. 2001Transmeta CorporationSuperscalar RISC instruction schedulingUS636030919 mai 200019 mars 2002Seiko Epson CorporationSystem and method for assigning tags to control instruction processing in a superscalar processorUS638563431 ao�t 19957 mai 2002Intel CorporationMethod for performing multiply-add operations on packed dataUS640123227 juin 20004 juin 2002Seiko Epson CorporationIntegrated structure layout and layout of interconnections for an instruction execution unit of an integrated circuit chipUS64083755 avr. 200118 juin 2002Seiko Epson CorporationSystem and method for register renamingUS64120642 ao�t 200025 juin 2002Seiko Epson CorporationSystem and method for retiring approximately simultaneously a group of instructions in a superscalar microprocessorUS641852931 mars 19989 juil. 2002Intel CorporationApparatus and method for performing intra-add operationUS661190821 juin 200126 ao�t 2003Seiko Epson CorporationMicroprocessor architecture capable of supporting multiple heterogeneous processorsUS664748510 mai 200111 nov. 2003Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS673568521 juin 199911 mai 2004Seiko Epson CorporationSystem and method for handling load and/or store operations in a superscalar microprocessorUS67578083 janv. 200229 juin 2004Seiko Epson CorporationSystem and method for assigning tags to control instruction processing in a superscalar processorUS677576122 mai 200210 ao�t 2004Seiko Epson CorporationSystem and method for retiring approximately simultaneously a group of instructions in a superscalar microprocessorUS67825217 mai 200224 ao�t 2004Seiko Epson CorporationIntegrated structure layout and layout of interconnections for an instruction execution unit of an integrated circuit chipUS691541230 oct. 20025 juil. 2005Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS69205482 avr. 200419 juil. 2005Seiko Epson CorporationSystem and method for retiring approximately simultaneously a group of instructions in a superscalar microprocessorUS692277227 f�vr. 200226 juil. 2005Seiko Epson CorporationSystem and method for register renamingUS693482931 oct. 200323 ao�t 2005Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS69414475 nov. 20036 sept. 2005Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS694805229 oct. 200220 sept. 2005Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS69548442 juin 200311 oct. 2005Seiko Epson CorporationMicroprocessor architecture capable of supporting multiple heterogeneous processorsUS695937529 oct. 200225 oct. 2005Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS697099519 ao�t 200229 nov. 2005Seiko Epson CorporationSystem and method for register renamingUS698602430 oct. 200210 janv. 2006Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS70281618 mai 200111 avr. 2006Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction execution and concurrent results distributionUS704362418 mai 20049 mai 2006Seiko Epson CorporationSystem and method for assigning tags to control instruction processing in a superscalar processorUS70511871 mars 200223 mai 2006Transmeta CorporationSuperscalar RISC instruction schedulingUS716261012 sept. 20039 janv. 2007Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS71745258 juil. 20046 f�vr. 2007Seiko Epson CorporationIntegrated structure layout and layout of interconnections for an instruction execution unit of an integrated circuit chipUS7555631 *30 juin 2009Sanjiv GargRISC microprocessor architecture implementing multiple typed register setsUS768540123 mars 2010Intel CorporationGuest to host address translation for devices to access memory in a partitioned systemUS7685402 *9 janv. 200723 mars 2010Sanjiv GargRISC microprocessor architecture implementing multiple typed register setsUS2001003482324 avr. 200125 oct. 2001Sanjiv GargRISC microprocessor architecture implementing multiple register setsUS2002005950821 juin 200116 mai 2002Lentz Derek J.Microprocessor architecture capable of supporting multiple heterogeneous processorsUS2002008330027 f�vr. 200227 juin 2002Deosaran Trevor A.System and method for register renamingUS200201293247 mai 200212 sept. 2002Iadonato Kevin R.Integrated structure layout and layout of interconnections for an instruction execution unit of an integrated circuit chipUS2002019445619 ao�t 200219 d�c. 2002Deosaran Trevor A.System and method for register renamingUS2003005608629 oct. 200220 mars 2003Le Trong NguyenHigh-performance, superscalar-based computer system with out-of-order instruction executionUS2003005608730 oct. 200220 mars 2003Nguyen Le TrongHigh-performance, superscalar-based computer system with out-of-order instruction executionUS2003007006030 oct. 200210 avr. 2003Nguyen Le TrongHigh-performance, superscalar-based computer system with out-of-order instruction executionUS2003007911329 oct. 200224 avr. 2003Nguyen Le TrongHigh-performance, superscalar-based computer system with out-of-order instruction executionUS2003011544031 janv. 200219 juin 2003Sanjiv GargRISC microprocessor architecture implementing multiple typed register setsUS200400249872 juin 20035 f�vr. 2004Seiko Epson CorporationMicroprocessor architecture capable of supporting multiple heterogeneous processorsUS2004005487212 sept. 200318 mars 2004Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order intstruction executionUS200400934825 nov. 200313 mai 2004Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS2004009348331 oct. 200313 mai 2004Seiko Epson CorporationHigh performance, superscalar-based computer system with out-of-order instruction executionUS200400934855 nov. 200313 mai 2004Seiko Epson CorporationHigh-performance, superscalar-based computer system with out-of-order instruction executionUS2005022897310 juin 200513 oct. 2005Seiko Epson CorporationSystem and method for retiring approximately simultaneously a group of instructions in a superscalar microprocessorUS2006002077327 sept. 200526 janv. 2006Seiko Epson CorporationSystem and method for register renamingUS2006004173619 oct. 200523 f�vr. 2006Transmeta CorporationSuperscalar RISC instruction schedulingUS2006006456930 ao�t 200523 mars 2006Seiko Epson CorporationMicroprocessor architecture capable of supporting multiple heterogeneous processorsUS2006012321825 janv. 20068 juin 2006Seiko Epson CorporationSystem and method for assigning tags to control instruction processing in a superscalar processorUS2006014992527 d�c. 20056 juil. 2006Seiko Epson CorporationHigh-performance superscalar-based computer system with out-of-order instruction execution and concurrent results distributionUS2007010110319 d�c. 20063 mai 2007Nguyen Le THigh-performance superscalar-based computer system with out-of order instruction execution and concurrent results distributionUS2007010687821 d�c. 200610 mai 2007Nguyen Le THigh-performance, superscalar-based computer system with out-of-order instruction executionUS2007010688021 d�c. 200610 mai 2007Johannes WangSystem and method for retiring approximately simultaneously a group of instructions in a superscalar microprocessorUS2007011321410 janv. 200717 mai 2007Seiko Epson CorporationIntegrated structure layout and layout of interconnections for an instruction execution unit of an integrated circuit chipUS200800597702 avr. 20076 mars 2008Transmeta CorporationSuperscalar RISC instruction schedulingUSH129120 d�c. 19901 f�vr. 1994Hinton Glenn JMicroprocessor in which multiple instructions are executed in one clock cycle by providing separate machine bus access to a register file for different types of instructionsDE69230057T28 juil. 19929 mars 2000Seiko Epson CorpRisc mikroprozessorarchitektur mit mehrere registers�tze von unterschiedlichen typenEP0170284A22 ao�t 19855 f�vr. 1986Nec CorporationMicrocomputerEP0213843A214 ao�t 198611 mars 1987Advanced Micro Devices, Inc.Digital processor controlEP0213843A314 ao�t 198629 mars 1989Advanced Micro Devices, Inc.Digital processor controlEP0241909A214 avr. 198721 oct. 1987Hitachi, Ltd.Information processing apparatusEP0354585A211 ao�t 198914 f�vr. 1990Kabushiki Kaisha ToshibaInstruction pipeline microprocessorEP0378195A210 janv. 199018 juil. 1990Kabushiki Kaisha ToshibaBuffer device suitable for asynchronous transfer mode communicationEP0454636A124 avr. 199130 oct. 1991SGS-THOMSON MICROELECTRONICS S.r.l.Method for carrying out a boolean operation between any two bits of any two registersEP0515166A120 mai 199225 nov. 1992Motorola, Inc.A data processor for performing simultaneous instruction retirement and backtrackingEP0533337A16 ao�t 199224 mars 1993Advanced Micro Devices, Inc.Apparatus and method for resolving dependencies among a plurality of instructions within a storage deviceGB2190521A Titre non disponibleJP1142831A Titre non disponibleJP1199233A Titre non disponibleJP2048732A Titre non disponibleJP2118757A Titre non disponibleJP2211534A Titre non disponibleJP2224025A Titre non disponibleJP2226342A Titre non disponibleJP3035324A Titre non disponibleJP3218524A Titre non disponibleJP4054638A Titre non disponibleJP4096132A Titre non disponibleJP5197544A Titre non disponibleJP6019707A Titre non disponibleJP60144830A Titre non disponibleJP61040650A Titre non disponibleJP61107434A Titre non disponibleJP62242243A Titre non disponibleJP63192135A Titre non disponibleJP2004185638A Titre non disponibleWO1988009035A25 f�vr. 198817 nov. 1988Analog Devices, Inc.Multi-port register file with flow-through of dataWO1991020031A110 juin 199126 d�c. 1991Supercomputer Systems Limited PartnershipMethod for optimizing instruction schedulingWO1993001543A18 juil. 199221 janv. 1993S-Mos Systems, Inc.Risc microprocessor architecture implementing multiple typed register sets* Cit� par l'examinateurCitations hors brevetsR�f�rence18-Bit Embedded Controller Handbook, Intel, 1989, pp. 1-1-1-19 and 3-1-3-37.2Acosta, R.D. et al., "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors," IEEE Transaction on Computers, IEEE, vol. C-35, No. 9, Sep. 1986, pp. 815-828.3Adams, R.G. et al., "Utilising low level parallelism in general purpose code: the HARP project," Microprocessing and Microprogramming, Elsevier Science Publishers, B.V., vol. 29, No. 3, Oct. 1990, pp. 137-149.4Agerwala, T. and Cocke, J., A High Performance Reduced Instruction Set Processors, IBM Research Division, Mar. 31, 1987, pp. 1-61.5Aiken, A. and Nicolau, A. "Perfect Pipelining: A New Loop Parallelization Technique*," ESOP '88, 2nd European Symposium on Programming, Springer, ISBN 3-540-19027-9, 1988, pp. 221-235.6Albert, A.J., "User Configurable Local Storage Registers," IBM Technical Disclosure Bulletin, IBM, vol. 18, No. 12, May 1976, pp. 3971-3975.7Baker, T., "Headroom and Legroom in the 80960 Architecture," COMPCON Spring '90: Thirty-Fifth IEEE Computer Society International Conference, IEEE Computer Society, 1990, pp. 299-306.8Bakoglu et al., "IBM Second-Generation RISC Machine Organization," 1990, IEEE, pp. 173-178.9Birman, M. et al., "Design of a High-Speed Arithmetic Datapath," Proceedings 1988 IEEE International Conference on Computer Design: VLSI in Computers & Processors, IEEE, Oct. 3-5, 1988, pp. 214-216.10Butler, M. and Patt, Y., "An Improved Area-Efficient Register Alias Table for Implementing HPS," University of Michigan, Ann Arbor, Michigan, 24 pages (Jan. 1990).11Butler, M. and Patt, Y., "An Investigation of the Performance of Various Dynamic Scheduling Techniques," Proceedings from MICRO 25, pp. 1-9 (Dec. 1 4, 1992).12Butler, M. et al., "Single Instruction Stream Parallelism Is Greater than Two," Proceedings of the 18th Annual International Symposium on Computer Architecture, ACM, pp. 276-286 (May 1991).13Charlesworth, A.E., "An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family," Computer, IEEE, vol. 14, Sep. 1981, pp. 18-27.14Colwell, R. et al., "Architecture and implementation of a VLIW supercomputer," Proc. of the 1990 Conf. on Supercomputing, (1990).15Colwell, R.P. et al., "A VLIW Architecture for a Trace Scheduling Compiler," Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, Oct. 1987, pp. 180-192.16Complaint, 7 pages, filed Oct. 11, 2006, in Transmeta Corporation v. Intel Corporation, in the U.S. District Court for the District of Delaware, Case No. 1:06-cv-00633.17Convex Architecture Handbook, Version 1, Convex Computer Corporation, 1984.18Dwyer, H, A Multiple, Out-of-Order Instruction Issuing System for Superscalar Processors, UMI, pp. 1-249 (Aug. 1991).19English abstract for WO 90/10267, which is a direct counterpart of JP Patent Publication No. 4-503582, Jul. 9, 1990.20English abstract for WO 93/01543, which is a direct counterpart of DE Patent Publication No. 69230057, Mar. 9, 2000.21English Language Abstract for JP Patent Publication No. 1-142831, (1 page), May 6, 1989.22English Language Abstract for JP Patent Publication No. 2004185638, 1 page, Feb. 7, 2004.23English Language Abstract for JP Patent Publication No. 3-35324, 1 page, Feb. 15, 1991.24English Language Abstract for JP Patent Publication No. 5-197544, Jun. 8, 1993.25English Language Abstract for JP Patent Publication No. 63-192135, (1 page), Sep. 8, 1988.26English Language Abstract for JP Patent Publication No. JP 2-48732, Feb. 19, 1990.27English Language Abstract for JP Patent Publication No. JP 3-218524, Sep. 26, 1991.28English Language Abstract for JP Patent Publication No. JP 4-54638, Feb. 2, 1994.29English Language Abstract for JP Patent Publication No. JP 61-107434, May 26, 1986.30English Language Abstract for JP Patent Publication No. JP 6-19707, Jan. 28, 1994.31English Language Abstract for JP Patent Publication No. No. 1-199233, Aug. 10, 1989.32English Language Abstract for JP Patent Publication No. No. 4-096132, Mar. 27, 1992.33European Search Report from EP Appl. No. 99102406.8, 3 pages, Completed Nov. 24, 1999.34Fairchild Semiconductor "Clipper 32-Bit Microprocessor-User's Manual," Prentice Hall, Inc., 531 pages (1987).35Fairchild Semiconductor "Clipper 32-Bit Microprocessor—User's Manual," Prentice Hall, Inc., 531 pages (1987).36Findlay, et al., "HARP: A VLIW RISC Processor", Proceeding of 5th Annual European Computer Conference on Advanced Computer Technology, Reliable Systems and Applications, May 16, 1991, pp. 368-372.37First Amended Complaint, 7 pages, filed Dec. 12, 2006, in Transmeta Corporation v. Intel Corporation, in the U.S. District Court for the District of Delaware, Case No. 1:06-cv-00633.38Foster, C.C. and Riseman, E.M., "Percolation of Code to Enhance Parallel Dispatching and Execution," IEEE Trans, On Computers, IEEE, Dec. 1971, pp. 1411-1415.39G. Myers et al., The 80960 Microprocessor Architecture, John Wiley & Sons, Inc., 1988.40Gee, J. et al., "The Implementation of Prolog via VAX 8600 Microcode," Proceedings of Micro 19, IEEE, Oct. 1986, pp. 68-74.41Goodman, J.R. and Hsu, W., "Code Scheduling and Register Allocation in Large Basic Blocks," Proceedings of the 2nd International Conference on Supercomputing, ACM Press, 1988, pp. 442-452.42Gross, T.R. and Hennessy, J.L., "Optimizing Delayed Branches," Proceedings of the 5th Annual Workshop on Microprogramming, IEEE, Oct. 5-7, 1982, pp. 114-120.43Groves, R.D. and Oehler, R., "An IBM Second Generation RISC Processor Architecture," COMPCON 90: 35th IEEE Computer Society International Conference, IEEE, Feb. 26, 1990, pp. 166-172.44Groves, R.D. and Oehler, R., "An IBM Second Generation RISC Processor Architecture," Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors, IEEE, Oct. 1989, pp. 134-137.45Hara et al., "Branch Pipeline of DSNS Superscalar Processor Prototype", Computer Architecture, 86-3, Jan. 24, 1991, pp. 1-8 in Japanese language (with English language translation, 20 pages).46Hennessy, J.L. and Patterson, D.A., Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, pp. xi-xv, 257-278, 290-314 and 449 (1990).47Horst, R.W. et al., "Multiple Instruction Issue in the NonStop Cyclone Processor," Proceedings of the 17th Annual International Symposium on Computer Architecture, ACM Press, 1990, pp. 216-226.48Huang, J.W. et al., "Dynamically Reconfigurable Vectors," IBM Technical Disclosure Bulletin, pp. 3480-3483 (Dec. 1980).49Hunter, C., Series 32000 Programmer's Reference Manual, Prentice-Hall Inc., Englewood Cliffs, NJ, 1987, pp. 2-4, 2-21, 2-23, 6-14 and 6-126.50Hwang, K. and Briggs, F.A., Computer Architecture and Parallel Processing, McGraw-Hill, 1984, pp. 264-280.51Hwu, W. and Patt, Y., "Design Choices for the HPSm Microprocessor Chip," Proceedings of the Twentieth Annual Hawaii International Conference on System Sciences, pp. 330-336 (1987).52Hwu, W. and Patt, Y., "HPSm2: A Refined Single-Chip Microengine," HICSS '88, IEEE,pp. 30-40 (1988).53Hwu, W. and Patt, Y.N., "HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality," Proceedings from ISCA-13, IEEE, Tokyo, Japan, Jun. 2-5, 1986, pp. 297-306.54Hwu, W. W. and Patt, Y.N., "Checkpoint Repair for High-Performance Out-of-Order Execution Machines," IEEE Transactions on Computers, IEEE, vol. C-36, No. 12, Dec. 1987, pp. 1496-1514.55Hwu, W.W. and Chang, P.P., "Exploiting Parallel Microprocessor Microarchitectures with a Compiler Code Generator," Proceedings of the 15th Annual Symposium on Computer Architecture, IEEE, Jun. 1988, pp. 45-53.56Hwu, W-M. et al., "An HPS Implementation of VAX: Initial Design and Analysis," Proceedings of the Nineteenth Annual Hawaii International Conference on System Sciences, pp. 282-291 (1986).57IBM Journal of Research and Development, IBM, vol. 34, No. 1, Jan. 1990, pp. 1-70.58Intel Corporation's Answer, Affirmative Defenses, and Counterclaims to Transmeta's First Amended Complaint, 27 pages, filed Jan. 9, 2007, in Transmeta Corporation v. Intel Corporation, in the U.S. District Court for the District of Delaware, Case No. 1:06-cv-00633.59Intel Corporation's Opening Claim Construction Brief, 76 pages, dated Oct. 19, 2007, in Transmeta Corporation v. Intel Corporation, in the U.S. District for the District of Delaware, Case No. 1:06-cv-00633.60Intel Corporation's Responses to Transmeta's First Set of Interrogatories to Intel Corporation (Nos. 1-24)-Redacted Public Version, 132 pages, dated May 18, 2007, in Transmeta Corporation v. Intel Corporation, in the U.S. District for the District of Delaware, Case No. 1:06-cv-00633.61Intel Corporation's Responses to Transmeta's First Set of Interrogatories to Intel Corporation (Nos. 1-24)—Redacted Public Version, 132 pages, dated May 18, 2007, in Transmeta Corporation v. Intel Corporation, in the U.S. District for the District of Delaware, Case No. 1:06-cv-00633.62Intel Corporation's Supplemental Responses to Transmeta Interrogatory Nos. 8, 9, 12, 19, and 21-23-Redacted Public Version, 27 pages, dated Aug. 23, 2007, in Transmeta Corporation v. Intel Corporation, in the U.S. District for the District of Delaware, Case No. 1:06-cv-00633.63Intel Corporation's Supplemental Responses to Transmeta Interrogatory Nos. 8, 9, 12, 19, and 21-23—Redacted Public Version, 27 pages, dated Aug. 23, 2007, in Transmeta Corporation v. Intel Corporation, in the U.S. District for the District of Delaware, Case No. 1:06-cv-00633.64International Search Report in Appl. No. PCT/US92/05720, mailed Oct. 29, 1992, 4 pgs.65Intrater et al., "A Superscalar Microprocessor," IEEE Proceedings of the 17th Convention of Electrical & Electronics Engineers in Israel, pp. 267-270 (Mar. 1991).66Japanese language the Notice of Rejection and the English language translation, issued by the Japanese Patent Office in Appl. No. 2004-010369, dated Jun. 1, 2005 (9 pages).67Japanese language the Notice of Rejection and the English language translation, issued by the Japanese Patent Office in Appl. No. 517306, dated Aug. 26, 2003 (3 pages).68Japanese language the Notice of Rejection and the English language translation, issued by the Japanese Patent Office in Appl. No. 5-502403, dated Jul. 22, 2003 (10 pages).69Japanese language the Notice of Rejection and the English language translation, issued by the Japanese Patent Office in Appl. No. 5-502403, dated Mar. 2, 2004 (9 pages).70Jelemensky, "New Microcomputer Features Advanced Hardware for Real-Time Control Applications," Electro Conference Record, vol. 14, Apr. 11, 1989, Los Angeles, CA, pp. 511-519.71Johnson, M. Superscalar Microprocessor Design, Prentice-Hall, pp. vii-xi and 87-125 (1991).72Johnson, M., Superscalar Microprocessor Design, Prentice-Hall, Inc., Dec. 1, 1990.73Johnson, W. M., Super-Scalar Processor Design, (Dissertation), Copyright 1989, 134 pages.74Jouppi, N. H., "Integration and Packaging Plateaus of Processor Performance," International Conference of Computer Design, IEEE, Oct. 2-4, 1989, pp. 229-232.75Jouppi, N. P. and Wall, D.W., "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines," Proceedings-3rd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM Press, Apr. 1989, pp. 272-282.76Jouppi, N. P. and Wall, D.W., "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines," Proceedings—3rd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM Press, Apr. 1989, pp. 272-282.77Jouppi, N. P., "The Nonuniform Distribution of Instruction-Level and Machine Parallelism and Its Effect on Performance," IEEE Transactions on Computers, IEEE, vol. 38, No. 12, Dec. 1989, pp. 1645-1658.78Kanai, T. et al., "A 16-bit Microcomputer muPD70423 for Serial Communication," NEC Research & Development, NEC, vol. 32, No. 3, Jul. 1991, pp. 350-360.79Kanai, T. et al., "A 16-bit Microcomputer μPD70423 for Serial Communication," NEC Research & Development, NEC, vol. 32, No. 3, Jul. 1991, pp. 350-360.80Kateveris, Hardware Support "Thesis," p. 138-145 (1984).81Keller, R.M., "Look-Ahead Processors," Computing Surveys, ACM, vol. 7, No. 4, Dec. 1975, pp. 177-195.82Kogge, P.M., The Architecture of Pipelined Computers, Hemisphere Publishing, 1981, pp. 167-172.83Lam, M.S., "Instruction Scheduling for Superscalar Architectures," Annu. Rev. Comput. Sci., Annual Reviews, Inc., vol. 4, 1990, pp. 173-201.84Lee, R.B., "Precision Architecture," IEEE Computer, IEEE, pp. 78-91, Jan. 1989.85Lightner, B.D. and Hill, G., "The Metaflow Lightning Chipset", Compcon Spring 91, IEEE, pp. 13-18 (Feb. 25-Mar. 1, 1991).86Maejima, H. et al., "A 16-bit Microprocessor with Multi-Register Bank Architecture," Proc. Fall Joint Computer Conference, IEEE, Nov. 2-6, 1986, pp. 1014-1019.87Maly et al., Memory Chip for 24-Port Global Register File, Custom Integrated Circuits Conference, Proceedings of the IEEE, published May 12, 1991.88Margulis, N., "i860 microprocessor internal architecture," Microprocessors and Microsystems, Butterworth & Co. Ltd., vol. 14, No. 2, Mar. 1990, pp. 89-96.89McGeady, "The i960CA SuperScalar Implementation of the 80960 Architecture," IEEE, pp. 232-240 (1990).90Melear, "The Design of the 88000 RISC Family," IEEE Micro, vol. 9, No. 2, pp. 26-38 (Apr. 1989).91Melvin, S. and Patt, Y., "Exploiting Fine Grained Parallelism Through a Combination of Hardware and Software Techniques," The 18th Annual International Symposium on Computer Architecture, ACM SIGARCH, vol. 19, No. 3, pp. 287-296 (May 1991).92Miller et al., "Exploiting Large Register Sets," Microprocessors and Microsystems, Butterworth-Heinemann Ltd., vol. 14, No. 6, Jul. 1990, pp. 333-340.93Molnar, K. et al., "A 40 MHz 64-Bit Floating-Point Co-Processor," 1989 IEEE International Solid-State Circuits Conference, IEEE, Feb. 1989, pp. 48, 49 and 287.94Murakami, K. et al., "SIMP (Single Instruction stream/Multiple instruction Pipelining): A Novel High-Speed Single-Processor Architecture," Proceedings of the 16th Annual International Symposium on Computer Architecture, ACM Press, 1989, pp. 78-85.95Nakano, H. et al., "A 80 Mflops 64-bit Microprocessor for Parallel Computer," 1991, IEEE, pp. 15.2.1-15.2.4.96Odnert, D. et al., "Architecture and Compiler Enhancements for PA-RISC Workstations," COMPCON Spring '91 digest of papers, IEEE, 1991, pp. 214-218.97Order Granting Request for Ex Parte Reexamination, mailed Aug. 13, 2007 in Control U.S. Appl. No. 90/008,691, 20 pages.98Order Granting Request for Ex Parte Reexamination, mailed Aug. 29, 2007 in Control U.S. Appl. No. 90/008,712, 16 pages.99Order Granting Request for Ex Parte Reexamination, mailed Jun. 12, 2007 in Control U.S. Appl. No. 90/008,585, 19 pages.100Order Granting Request for Ex Parte Reexamination, mailed Jun. 16, 2007 in Control U.S. Appl. No. 90/008,644, 35 pages.101Order Granting Request for Ex Parte Reexamination, mailed May 11, 2007 in Control U.S. Appl. No. 90/008,569, 27 pages.102Order Granting Request for Ex Parte Reexamination, mailed May 11, 2007 in Control U.S. Appl. No. 90/008,573, 17 pages.103Paper No. 28 (Office Action dated Jun. 19, 1996) from U.S. Appl. No. 08/481,146.104Paper No. 32 (Office Action dated Nov. 18, 1996) from U.S. Appl. No. 08/481,146.105Patent Abstracts of Japan, Publication No. 02-211534, English Language Abstract for JP Patent Application No. 01-031652 (2 pages), Aug. 22, 1990.106Patent Abstracts of Japan, Publication No. 02-226342, English Language Abstract for JP Patent Application No. 02-001127 (1 page), Sep. 7, 1990.107Patent Abstracts of Japan, Publication No. 2-118757, English Language Abstract for JP Patent Application No. 63-271010, (2 pages), May 7, 1990.108Patent Abstracts of Japan, Publication No. 2-224025, English Language Abstract for JP Patent Application No. 01-270136, (1 page), Sep. 8, 1990.109Patent Abstracts of Japan, Publication No. 57-057345, English Language Abstract for JP Patent Application No. 55-132633 (2 pages), Apr. 6, 1982.110Patent Abstracts of Japan, Publication No. 60-144830, English Language Abstract for JP Patent Application No. 59-000424, (2 pages), Jul. 31, 1985.111Patent Abstracts of Japan, Publication No. 61-40650, English Language Abstract for JP Patent Application No. 59-163061, (1 page), Feb. 26, 1986.112Patent Abstracts of Japan, Publication No. 62-242243, English Language Abstract for JP Patent Application No. 61-085442, (2 pages), Oct. 22, 1987.113Patent Abstracts of Japan, vol. 010, No. 089, Apr. 1986, & JP, A, 60 225 943 (Hitachi Seisakusho K K) Nov. 11, 1985.114Patt et al., "Run-Time Generation of HPS Microinstructions From a VAX Instruction Stream," Proceedings of MICRO 19 Workshop, New York, pp. 75-81 (Oct. 1986).115Patt, Y.N. et al., "Critical Issues Regarding HPS, A High Performance Microarchitecture," Proceedings of the 18th Annual Workshop on Microprogramming, ACM, Dec. 1985, pp. 109-116.116Patt, Y.N. et al., "Experiments with HPS, a Restricted Data Flow Microarchitecture for High Performance Computers," COMPCON 86, IEEE, pp. 254-258 (1986).117Patt, Y.N. et al., "HPS, A New Microarchitecture: Rationale and Introduction," Proceedings of the 18th Annual Workshop on Microprogramming, ACM, Dec. 1985, pp. 103-108.118Patterson, D. A. and S�quin, C.H., "A VLSI RISC," Computer, IEEE, vol. 15, No. 9, Sep. 1982, pp. 8-18 and 20-21.119Peleg, A. and Weiser, U., "Future Trends in Microprocessors: Out-of-Order Execution, Speculative Branching and their CISC Performance Potential", IEEE, pp. 263-266 (1991).120Pleszkun, A.R. and Sohi, G.S., "The Performance Potential of Multiple Functional Unit Processors*," Proceedings of the 15th Annual Symposium on Computer Architecture, IEEE, Jun. 1988, pp. 37-44.121Pleszkun, A.R. et al., "WISQ: A Restartable Architecture Using Queues," Proceedings of the 14th International Symposium on Computer Architecture, ACM, Jun. 1987, pp. 290-299.122Popescu et al, "The Metaf1ow Architecture," IEEE Micro, vol. 1 I, No. 3, pp. 10-13, 63-73 (Jun. 1991).123Russell, R.M., "The CRAY-1 Computer System," Communications of the ACM, ACM, vol. 21, No. 1, Jan. 1978, pp. 63-72.124Smith, J.E. and Pleszkun, A.R.,"Implementation of Precise Interrupts in Pipelined Processors," Proceedings of the 12th Annual International Symposium on Computer Architecture, IEEE, Jun. 1985, pp. 36-44.125Smith, M.D. et al., "Boosting Beyond Static Scheduling in a Superscalar Processor," ACM SIGARCH Computer Architecture News, ACM Press, vol. 18, Issue 3, Jun. 1990, pp. 344-354.126Smith, M.D. et al., "Limits on Multiple Instruction Issue," Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, Apr. 1989, pp. 290-302.127Sohi, G. S. and Vajapeyam, S., "Instruction Issue Logic for High-Performance, Interruptable Pipelined Processors," Proceedings of the 14th Annual International Symposium on Computer Architecture, ACM, Jun. 2-5, 1987, pp. 27-34.128Steven, G.B. et al., "HARP: A parallel pipelined RISC processor," Microprocessors and Microsystems, Butterworth & Co. Ltd., vol. 13, No. 9,Nov. 1989, pp. 579-586.129Stipulation of Dismissal, 1 page, dated Jan. 31, 2008, in Transmeta Corporation v. Intel Corporation, in the U.S. District Court for the District of Delaware, Case No. 1:06-cv-00633.130Swensen, J.A. and Patt, Y.N., "Hierarchical Registers for Scientific Computers," Conference Proceedings: 1988 International Conference on Supercomputing, ICS, Jul. 4-8, 1988, pp. 346-353.131Third-Generation TMS320 User's Guide, Texas Instruments, 1988.132Thornton, J.E., Design of a Computer: The Control Data 6600, Control Data Corporation, 1970, pp. 58-140.133Tjaden, G.J., Representation and Detection of Concurrency Using Ordering Matrices, (Dissertation), UMI Dissertation Services, 1972, pp. 1-199.134Tjaden, G.S. and Flynn, M.J., "Detection and Parallel Execution of Independent Instructions," IEEE Transactions on Computers, IEEE, vol. C-19, No. 10, Oct. 1970, pp. 889-895.135Tjaden, G.S. and Flynn, M.J., "Representation of Concurrency with Ordering Matrices," IEEE Transactions on Computers, IEEE, vol. C-22, No. 8, Aug. 1973, pp. 752-761.136Tomasulo, R.M., "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal, IBM, vol. 11, Jan. 1967, pp. 25-33.137Transmeta Corporation's Opening Claim Construction Brief, 66 pages, dated Oct. 19, 2007, in Transmeta Corporation v. Intel Corporation, in the U.S. District for the District of Delaware, Case No. 1:06-cv-00633.138Uht, A.K., "An Efficient Hardware Algorithm to Extract Concurrency From General-Purpose Code," Proceedings of the 19th Annual Hawaii International Conference on System Sciences, University of Hawaii, IEEE, 1986, pp. 41-50.139Uvieghara, G.A. et al., "An Experimental Single-Chip Data Flow CPU," IEEE Journal of Solid-State Circuits, IEEE, vol. 27, No. 1, pp. 17-28 (Jan. 1992).140Uvieghara, G.A. et al., "An Experimental Single-Chip Data Flow CPU," Symposium on ULSI Circuits Design Digest of Technical Papers, 2 pages (May 1990).141Vin et al., "Instruction Scheduling in High-Performance Architectures—MIDR Algorithm," CIPS Edmonton '88, Chaos Into Order, Proceedings, Edmonton, Alta., Canada, pp. 69-75 (Nov. 7, 1988).142Wedig, R.G., Detection of Concurrency in Directly Executed Language Instruction Streams, (Dissertation), UMI, Jun. 1982, pp. 1-179.143Weiss, R., "Third-Generation RISC Processors", On Special Report, Mar. 30, 1992, pp. 96-108.144Weiss, S. and Smith, J.E., "Instruction Issue Logic in Pipelined Supercomputers," IEEE Transactions on Computers, IEEE, vol. C-33, No. 11, Nov. 1984, pp. 1013-1022 (77-86).145Wilson, J.E. et al., "On Tuning the Microarchitecture of an HPS Implementation of the VAX," Proceedings of the 20th Annual Workshop on Microprogramming, IEEE Computer Society, pp. 162-167 (Dec. 1-4, 1987).Classifications Classification aux �tats-Unis712/23, 712/228 Classification internationaleG06F15/00, G06F9/318, G06F9/46, G06F9/38, G06F9/34, G06F9/305, G06F9/42, G06F9/30, G06F9/48 Classification coop�rativeG06F9/30181, G06F9/30167, G06F9/3851, G06F9/3013, G06F9/30123, G06F9/3012, G06F9/30116, G06F9/30036, G06F9/30029, G06F9/30112, G06F9/30138 Classification europ�enneG06F9/30R4D, G06F9/30R5, G06F9/30A1P, G06F9/30T4T, G06F9/30R5C, G06F9/30X, G06F9/30R4C, G06F9/30R5D, G06F9/30A1L, G06F9/38E4, G06F9/30R5X�v�nements juridiques DateCode�v�nementDescription9 d�c. 2010ASAssignmentOwner name: TRANSMETA CORPORATION, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEIKO EPSON CORPORATION;REEL/FRAME:025485/0072Effective date: 20010524Owner name: S-MOS SYSTEMS, INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GARG, SANJIV;LENTZ, DEREK J.;NGUYEN, LE TRONG;AND OTHERS;SIGNING DATES FROM 19910905 TO 19910906;REEL/FRAME:025484/0381Owner name: SEIKO EPSON CORPORATION, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:S-MOS SYSTEMS, INC.;REEL/FRAME:025485/0031Effective date: 19940913Owner name: INTELLECTUAL VENTURE FUNDING LLC, NEVADAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;REEL/FRAME:025485/0142Effective date: 20090128Owner name: TRANSMETA LLC, CALIFORNIAFree format text: MERGER;ASSIGNOR:TRANSMETA CORPORATION;REEL/FRAME:025485/0096Effective date: 200901279 ao�t 2011CCCertificate of correction19 d�c. 2014REMIMaintenance fee reminder mailed10 mai 2015LAPSLapse for failure to pay maintenance fees30 juin 2015FPExpired due to failure to pay maintenance feeEffective date: 20150510Faire pivoterImage d'origineAccueil Google - Plan du site - T�l�chargements par lot sur l'USPTO - R�gles de confidentialit� - Conditions d'utilisation - � propos de Google�Brevets - Envoyer des commentairesDonn�es fournies par IFI CLAIMS Patent Services