Source: http://www.google.com/patents/US8154906?dq=552685
Timestamp: 2015-08-02 07:18:08
Document Index: 680641532

Matched Legal Cases: ['art 100', 'art 100', 'art 100', 'art 200', 'art 200', 'art 200']

Patent US8154906 - Memory cells, memory cell programming methods, memory cell reading methods ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsEmbodiments disclosed include memory cell operating methods, memory cell programming methods, memory cell reading methods, memory cells, and memory devices. In one embodiment, a memory cell includes a wordline, a first bitline, a second bitline, and a memory element. The memory element is electrically...http://www.google.com/patents/US8154906?utm_source=gb-gplus-sharePatent US8154906 - Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devicesAdvanced Patent SearchPublication numberUS8154906 B2Publication typeGrantApplication numberUS 12/833,810Publication dateApr 10, 2012Filing dateJul 9, 2010Priority dateJan 15, 2008Also published asCN101911201A, EP2243138A1, EP2243138A4, EP2243138B1, EP2787507A2, EP2787507A3, US7768812, US20090180309, US20100271863, US20120057391, WO2009091445A1Publication number12833810, 833810, US 8154906 B2, US 8154906B2, US-B2-8154906, US8154906 B2, US8154906B2InventorsJun LiuOriginal AssigneeMicron Technology, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (100), Non-Patent Citations (44), Referenced by (3), Classifications (15), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetMemory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices
US 8154906 B2Abstract
Embodiments disclosed include memory cell operating methods, memory cell programming methods, memory cell reading methods, memory cells, and memory devices. In one embodiment, a memory cell includes a wordline, a first bitline, a second bitline, and a memory element. The memory element is electrically connected to the wordline and selectively electrically connected to the first bitline and the second bitline. The memory element stores information via a resistive state of the memory element. The memory cell is configured to convey the resistive state of the memory element via either a first current flowing from the first bitline through the memory element to the wordline or a second current flowing from the wordline through the memory element to the second bitline.
1. A memory cell programming method comprising:
providing a memory cell comprising a first conductive line, a second conductive line, a third conductive line, and a memory element, the memory element being electrically connected to the third conductive line and selectively electrically connected to the first and second conductive lines;
using the memory element, storing information via a first resistive state of the memory element;
electrically disconnecting the first conductive line from the memory element;
electrically connecting the second conductive line to the memory element; and
conducting a current from the third conductive line through the memory element to the second conductive line effective to configure the memory element in a second resistive state different from the first resistive state.
2. The method of claim 1 wherein the memory element comprises at least one of an ionic conducting chalcogenide, a binary metal oxide, a perovskite oxide, a colossal magnetoresistive, or a polymer.
3. The method of claim 1 wherein the memory element is configured to store the information in a non-volatile manner in the absence of a voltage or a current.
4. The method of claim 1 wherein the memory element is selectively electrically connected to the first conductive line via a first diode oriented to conduct current from the first conductive line to the memory element when the first diode is forward biased and is selectively electrically connected to the second conductive line via a second diode oriented to conduct current from the memory element to the second conductive line when the second diode is forward biased.
5. The method of claim 1 wherein the first and second conductive lines are bitlines and the third conductive line is a wordline.
6. A memory cell programming method comprising:
providing a memory cell comprising a first conductive line, a second conductive line, a third conductive line, a first selectively conducting device, a second selectively conducting device and a memory element, a first electrode of the memory element being electrically connected to the third conductive line and a second electrode of the memory element being connected to the first conductive line via the first selectively conducting device and to the second conductive line via the second selectively conducting device;
using the memory element, storing information via a first resistive state of the memory element; and
conducting a current from the first conductive line through the first selectively conducting device and the memory element to the third conductive line effective to configure the memory element in a second resistive state different from the first resistive state.
7. The method of claim 6 further comprising during the conducting of the current, applying a voltage across the first conductive line and the third conductive line, the first conductive line being at a higher potential than the third conductive line during the applying of the voltage.
8. The method of claim 6 further comprising during the conducting of the current, applying a voltage across the second conductive line and the third conductive line, the second conductive line being at a higher potential than the third conductive line during the applying of the voltage.
9. The method of claim 6 wherein the memory element is highly conductive of current when the memory element is in the first resistive state and the memory element is highly resistive of current when the memory element is in the second resistive state.
10. The method of claim 6 wherein the memory element is highly resistive of current when the memory element is in the first resistive state and the memory element is highly conductive of current when the memory element is in the second resistive state.
11. The method of claim 6 wherein the first selectively conducting device comprises a first diode and the second selectively conducting device comprises a second diode.
12. A memory cell reading method comprising:
providing a memory cell comprising a first conductive line, a second conductive line, a third conductive line, and a memory element electrically connected to the third conductive line and selectively electrically connected to the first and second conductive lines, the memory element being disposed to be selectively configured in any of a plurality of different resistive states;
conducting an electrical current from the third conductive line through the memory element to the second conductive line; and
based on the current, determining that the memory element is configured in a particular one of the plurality of different resistive states.
13. The method of claim 12 wherein the memory element is configured to remain in the particular one of the plurality of different resistive states in the absence of a voltage across the memory element or a current running through the memory element.
14. The method of claim 12 wherein the memory element is selectively electrically connected to the first conductive line via a first diode oriented to conduct current from the first conductive line to the memory element when the first diode is forward biased and is selectively electrically connected to the second conductive line via a second diode oriented to conduct current from the memory element to the second conductive line when the second diode is forward biased.
15. The method of claim 12 wherein the first and second conductive lines are bitlines and the third conductive line is a wordline.
16. The method of claim 12 wherein the connecting of the second conductive line to the memory element comprises applying a voltage across the third conductive line and the second conductive line, the third conductive line being at a higher potential than the second conductive line during the applying of the voltage.
17. A memory cell reading method comprising:
providing a memory cell comprising a first conductive line, a second conductive line, a third conductive line, a first selectively conducting device, a second selectively conducting device, and a memory element, a first electrode of the memory element being electrically connected to the third conductive line and a second electrode of the memory element being connected to the first conductive line via the first selectively conducting device and to the second conductive line via the second selectively conducting device, the memory element being disposed to be selectively configured in any of a plurality of different resistive states;
conducting an electrical current from the first conductive line through the first selectively conducting device and the memory element to the third conductive line; and
18. The method of claim 17 further comprising applying a voltage across the first conductive line and the third conductive line, the first conductive line being at a higher potential than the third conductive line during the applying of the voltage.
19. The method of claim 17 wherein the particular one of the plurality of different resistive states is associated with a value of a bit of information.
20. The method of claim 17 wherein the determining comprises comparing the current to a reference current.
21. The method of claim 17 wherein the determining comprises determining that the current is very small or immeasurable and that the memory element is in a high resistance state.
22. The method of claim 17 wherein the first selectively conducting device comprises a first diode and the second selectively conducting device comprises a second diode.
a memory element disposed to be selectively and reversibly configured in one of two different resistive states;
a first selectively conducting device connecting the first conductive line to a first electrode of the memory element;
a second selectively conducting device connecting the second conductive device to the first electrode of the memory element; and
a third conductive line connected to a second electrode of the memory element.
24. The device of claim 23 wherein the first and second conductive lines are bitlines and the third conductive line is a wordline.
25. The device of claim 23 wherein the first selectively conducting device comprises a first diode and the second selectively conducting device comprises a second diode.
26. The device of claim 25 wherein the first diode is configured to conduct current from the first conductive line to the first electrode when the first diode is forward biased and the second diode is configured to conduct current from the first electrode to the second conductive line when the second diode is forward biased.
the second electrode of the memory element is directly connected to the third conductive line;
the first electrode of the memory element is directly connected to a first electrode of the first diode;
a second electrode of the first diode is directly connected to the first conductive line;
the first electrode of the memory element is directly connected to a first electrode of the second diode; and
a second electrode of the second diode is directly connected to the second conductive line.
28. The device of claim 27 wherein the first electrode of the first diode is a cathode of the first diode and the first electrode of the second diode is an anode of the second diode.
29. The device of claim 23 wherein the memory device is configured to:
convey the resistive state of the memory element via a first current flowing from the third conductive line through the memory element to the second conductive line; and
hinder a second current from flowing from the third conductive line through the memory element to the first conductive line while the resistive state of the first memory element is being conveyed by the first current.
This application is a continuation of U.S. patent application Ser. No. 12/014,232 which was filed on Jan. 15, 2008 now, U.S. Pat. No. 7,768,812 and which is incorporated herein by reference.
Embodiments disclosed herein pertain to memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices.
Resistive random access memories may use a material capable of being configured in one of two different resistive states to store information. When configured in one of the resistive states, the material may have a high resistance to electrical current. In contrast, when configured in the other resistive state, the material may have a low resistance to electrical current. The resistive state in which the material is configured may be changed using electrical signals. For example, if the material is in a high-resistance state, the material may be configured to be in a low-resistance state by applying a voltage across the material.
The resistive state may be persistent. For example, once configured in a resistive state, the material may stay in the resistive state even if neither a current nor a voltage is applied to the material. Furthermore, the configuration of the material may be repeatedly changed from the high resistance state to the low resistance state or from the low resistance state to the high resistance state.
FIG. 1 is a chart illustrating voltage/current relationships.
FIG. 2 is chart illustrating other voltage/current relationships.
FIG. 3 is a schematic diagram of a memory cell.
FIG. 4 is a schematic diagram of a memory device.
FIG. 5 is a schematic diagram of a memory device illustrating a current.
FIG. 6 is a schematic diagram of a memory device illustrating another current.
Embodiments of the invention encompass memory cell operating methods, memory cell programming methods, memory cell reading methods, memory cells, and memory devices. Example embodiments of such methods, memory cells, and memory devices are described with reference to FIGS. 1-6.
Random access memories may use resistive states of a memory element to store one or more bits of information. For example, a memory element capable of being configured in either a high-resistance state or a low-resistance state may store one bit of information by associating a bit value of “1” with the low-resistance state and a bit value of “0” with the high-resistance state. Alternatively, a bit value of “1” may be associated with the high-resistance state and a bit value of “0” may be associated with the low-resistance state.
The memory element may include a bipolar memory material. A positive voltage applied across the bipolar memory material may change the configuration of the bipolar memory material from a high-resistance state to a low-resistance state. Furthermore, a negative voltage applied across the bipolar memory material may change the configuration of the bipolar memory material from a low-resistance state to a high-resistance state.
Alternatively, a negative voltage applied across the bipolar memory material may change the configuration of the bipolar memory material from a high-resistance state to a low-resistance state and a positive voltage applied across the bipolar memory material may change the configuration of the bipolar memory material from a low-resistance state to a high-resistance. Accordingly, a bipolar memory material may be configured in a first resistive state using a voltage having a first polarity and may be configured in a second resistive state using a voltage having a polarity opposite that of the first polarity.
Examples of bipolar memory material include ionic conducting chalcogenides, binary metal oxides, perovskite oxides, colossal magnetoresistives, and polymers. Example ionic conducting chalcogenides that may be used as bipolar memory material include GeS, GeSe and Ag or Cu-doped GeS and GeSe. Example binary metal oxides that may be used as bipolar memory material include HfOx, Nb2O5, Al2O3, WOx, Ta2O5, TiOx, ZrOx, CuxO, and NixO. Example ionic perovskite oxides that may be used as bipolar memory material include doped or undoped SrTiO3, SrZrO3, BaTiO3.
Example colossal magnetoresistives that may be used as bipolar memory material include Pr1-xCaxMnO3 (PCMO), La1-xCaxMnO3 (LCMO), and Ba1-xSrxTiO3. Example polymers that may be used as bipolar memory material include Bengala Rose, AlQ3Ag, Cu-TCNQ, DDQ, TAPA, and fluorescine-based polymers. Of course, other materials may be used as bipolar memory material. The materials listed above are provided by way of example rather than as an exhaustive list of bipolar memory material.
Referring to FIG. 1, a chart 100 depicts one example of a relationship 102 between voltages applied to a memory element initially in a high-resistance state and currents through the memory element resulting from the voltages. The memory element may comprise one or more of the bipolar memory materials described above. Chart 100 illustrates that as voltages applied to the memory element increase from −0.6 V to 0.2 V, no current, or a negligible amount of current, for example less than 1 micro amp, flows through the memory element. However, at a voltage substantially equal to a turn-on voltage 104, the memory element begins conducting current. As the voltage across the memory element is increased beyond turn-on voltage 104, the amount of current conducted by the memory element increases with the voltage without current clamping. The flattening of the current with voltage depicted in FIG. 1 results from current clamping of a measurement circuit.
Thus, chart 100 illustrates a change in the resistive state of the memory element. Initially, the memory element is in a high-resistance state as evidenced by the fact that the memory element does not conduct current or conducts a negligible amount of current when voltages smaller than the turn-on voltage are applied to the memory element. In this high-resistance state, the memory element may have a resistance of about or above 109 ohms. However, once a voltage greater than or equal to turn-on voltage 104 is applied to the memory element, the memory element configures itself in a low-resistance state as evidenced by the fact that the memory element begins conducting current. In this low-resistance state, the memory element may be highly conductive and have a resistance of about a few thousand ohms.
Referring to FIG. 2, a chart 200 depicts one example of a relationship 202 between voltages applied to a memory element initially in the low-resistance state described above and currents running through the memory element resulting from the voltages. Chart 200 illustrates that currents resulting from voltages greater than about 0.25 V are substantially the same, which results from current clamping of a measurement circuit. Without the current clamping, the current increases with voltage. As the voltage is decreased below about 0.25 V, the current through the memory element accordingly decreases. As the voltage applied across the memory element becomes negative, the current through the memory element is also negative. However, when the voltage applied across the memory element is substantially equal to a turn-off voltage 204, the amount of current through the memory element is substantially zero. As the voltage is further decreased below the turn-off voltage, the current through the memory element remains substantially zero.
Thus, chart 200 illustrates a change in resistive state of the memory element. Initially, the memory element is in the low-resistance state as evidenced by the fact that the memory element conducts current when voltages greater than turn-off voltage 204 are applied to the memory element. However, once a voltage less than or equal to turn-off voltage 204 is applied to the memory element, the memory element configures itself in the high-resistance state described above as evidenced by the fact that the memory element stops conducting current or conducts only a negligible amount of current.
In some cases, once configured in the high-resistance state, the memory element may remain in the high-resistance state as long as a voltage greater than or equal to turn-on voltage 104 is not applied to the memory element. The memory element may remain in the high-resistance state even if no voltage is applied to the memory element. Accordingly, the high-resistance state of the memory element may be described as non-volatile since the high-resistance state might not change over time as long as a voltage greater than or equal to turn-on voltage 104 is not applied to the memory element.
Similarly, in some cases, once configured in the low-resistance state, the memory element may remain in the low-resistance state as long as a voltage less than or equal to turn-off voltage 204 is not applied to the memory element. In fact, the memory element may remain in the low-resistance state even if no voltage is applied to the memory element. Accordingly, the low-resistance state of the memory element may also be described as non-volatile since the low-resistance state might not change over time as long as a voltage less than or equal to turn-off voltage 204 is not applied to the memory element.
Since the high-resistance state and the low-resistance state may be non-volatile, the memory element may be used to store one bit information. For example, a memory element may represent a bit value of “0” when configured in the high-resistance state and may represent a bit value of “1” when configured in the low-resistance state. Furthermore, the resistive state of the memory element may be repeatedly changed over time. Accordingly, the memory element may be in the high-resistance state representing a bit value of “0” at one moment in time and the memory element may be in a low-resistance state representing a bit value of “1” at another moment in time. Similarly, the representation of bit value with resistance states can be the opposite of that described above.
Referring to FIG. 3, a memory cell 300 is illustrated. Memory cell 300 includes a memory element 302 having electrodes 306 and 304. Memory element 302 may comprise a bipolar memory material such as one or more of the bipolar memory materials discussed above. Memory cell 300 also includes a wordline 308 and two bitlines 314 and 316. Electrode 304 of memory element 302 is connected to a wordline 308.
Bitline 314 may be selectively electrically connected to memory element 302. For example, a diode 310 may be connected to bitline 314 and to electrode 306. When diode 310 is forward biased (e.g., forward biased beyond a cut-in voltage of diode 310), diode 310 may conduct current from bitline 314 to memory element 302, thereby electrically connecting bitline 314 to memory element 302. In contrast, when diode 310 is not forward biased (e.g., when diode 310 is reverse biased), diode 310 may hinder current from flowing from memory element 302 to bitline 314 or from bitline 314 to memory element 302 so that memory element 302 is not electrically connected to bitline 314.
Similarly, bitline 316 may be selectively electrically connected to memory element 302. For example, a diode 312 may be connected to bitline 316 and to electrode 306. When diode 312 is forward biased (e.g., forward biased beyond a cut-in voltage of diode 312), diode 312 may conduct current from memory element 302 to bitline 316 thereby electrically connecting memory element 302 to bitline 316. In contrast, when diode 312 is not forward biased (e.g., when diode 312 is reverse biased), diode 312 may hinder current from flowing from bitline 316 to memory element 302 or from memory element 302 to bitline 316 so that memory element 302 is not electrically connected to bitline 316.
In some configurations, a memory cell may comprise one or more devices that selectively electrically connect a memory element to a first bitline and/or a second bitline instead of diodes. For example, in one configuration, memory element 300 may use a first transistor in place of diode 310 and a second transistor in place of diode 312. When turned on, the first transistor may allow current to flow between bitline 314 and memory element 302, electrically connecting bitline 314 and memory element 302. When turned off, the first transistor may hinder current from flowing between bitline 314 and memory element 302 thereby electrically disconnecting bitline 314 and memory element 302.
Similarly, the second transistor may selectively electrically connect memory element 302 to bitline 316. Devices other than diodes or transistors may alternatively be used to selectively electrically connect memory element 302 to bitlines 314 and 316.
Memory cell 300 may store a bit of information via a resistive state of memory element 302. In one configuration, the bit may have a value of “0” or a value of “1.” For example, according to one convention, if memory element 302 is in a high-resistance state, the value of the bit stored by memory cell 300 may be “0” and if memory element 302 is in a low-resistance state, the value of the bit stored by memory cell 300 may be “1.” Of course, a convention in which a high-resistance state represents a bit value of “1” and a low-resistance state represents a bit value of “0” may alternatively be used.
A read operation may be used to determine a value of a bit stored by memory cell 300. According to one read operation, a first positive voltage may be applied between wordline 308 and bitline 316 so that wordline 308 is at a higher potential than bitline 316 and so that diode 312 is forward biased. The first positive voltage may be greater than a cut-in voltage of diode 312 but less than a sum of the cut-in voltage of diode 312 and the turn-off voltage (which was described above in relation to FIG. 2) of memory element 302 so that the resistive state of memory element 302 is not altered. A second positive voltage may be simultaneously applied between wordline 308 and bitline 314 so that wordline 308 is at a higher potential than bitline 314 and so that diode 310 is reverse biased. The second voltage may be lower than a breakdown voltage of diode 310. In some cases, the first voltage and the second voltage may be substantially the same voltage.
If memory element 302 is configured in a low-resistance state, current may flow from wordline 308 through memory element 302 and forward-biased diode 312 to bitline 316. Based on the current, a memory device comprising memory cell 300 may determine that memory element 302 is in a low-resistance state and therefore the value stored by memory cell 300 is a “1.” For example, the memory device may compare the current on bitline 316 with a reference current or the memory device may use the current on bitline 316 to create a voltage and may then compare the voltage with a reference voltage.
In contrast, if memory element 302 is configured in a high-resistance state, memory element 302 may hinder current from flowing from wordline 308 through memory element 302 and forward-biased diode 312 to bitline 316. Alternatively, memory element 302 may restrict an amount of current flowing from wordline 308 through memory element 302 and forward-biased diode 312 to bitline 316 to a negligible amount of current that may be clearly distinguished from an amount of current allowed to flow when memory element 302 is in the low-resistance state. Based on the lack of current, or the very small amount of current, the memory device comprising memory cell 300 may determine that memory element 302 is in the high-resistance state and therefore the value stored by memory cell 300 is a “0.”
Another method of reading memory cell 300 may alternatively be used. According to this method, a first positive voltage may be applied between bitline 314 and wordline 308 so that bitline 314 is at a higher potential than wordline 308 and so that diode 310 is forward biased. The first positive voltage may be greater than the cut-in voltage of diode 310 but less than a sum of the cut-in voltage of diode 310 and the turn-on voltage (which was described above in relation to FIG. 1) of memory element 302 so that the resistive state of memory element 302 is not altered. A second positive voltage may simultaneously be applied between bitline 316 and wordline 308 so that bitline 316 is at a higher potential than wordline 308 and so that diode 312 is reverse biased. The second voltage may be lower than a breakdown voltage of diode 312. In some cases, the first voltage and the second voltage may be substantially the same voltage.
If memory element 302 is configured in a low-resistance state, current may flow from bitline 314 through forward-biased diode 310 and memory element 302 to wordline 308. Based on the current on wordline 308, a memory device comprising memory cell 300 may determine that memory element 302 is in a low-resistance state and therefore the value stored by memory cell 300 is a “1.”
In contrast, if memory element 302 is configured in a high-resistance state, memory element 302 may hinder current from flowing from bitline 314 through forward-biased diode 310 and memory element 302 to wordline 308. Alternatively, memory element 302 may restrict an amount of current flowing from bitline 314 through forward-biased diode 310 and memory element 302 to wordline 308 to a negligible amount that may be clearly distinguished from an amount of current allowed to flow when memory element 302 is in the low-resistance state. Based on the lack of current, or the very small amount of current, the memory device comprising memory cell 300 may determine that memory element 302 is in the high-resistance state and therefore the value stored by memory cell 300 is a “0.”
In addition to reading a bit value from memory cell 300, a bit value may be written to memory cell 300. To write a bit value of “1” to memory cell 300, a first positive voltage may be applied between bitline 314 and wordline 308 so that bitline 314 is at a higher potential than wordline 308 and so that diode 310 is forward biased. The first positive voltage may be greater than a sum of the cut-in voltage of diode 310 and the turn-on voltage of memory element 302. If memory element 302 is in a high-resistance state, the first voltage (or a current resulting from the first voltage) may re-configure memory element 302 to be in a low-resistance state. If memory element 302 is already in a low-resistance state, memory element 302 may remain in the low-resistance state. Consequently, due to the first voltage, memory element 302 may be configured in a low-resistance state corresponding with a bit value of “1.”
A second positive voltage may be applied simultaneously with the first voltage. The second positive voltage may be applied between bitline 316 and wordline 308 so that bitline 316 is at a higher potential than wordline 308 and so that diode 312 is reverse biased. The second voltage may hinder current from flowing from bitline 314 to bitline 316. The second voltage may be lower than a breakdown voltage of diode 312.
The first voltage may result from a first voltage pulse and the second voltage may result from a second voltage pulse. In some cases, the first voltage and the second voltage may be substantially the same voltage.
Alternatively, a bit value of “0” may be written to memory cell 300. To write a bit value of “0” to memory cell 300, a first positive voltage may be applied between wordline 308 and bitline 316 so that wordline 308 is at a higher potential than bitline 316 and so that diode 312 is forward biased. The first positive voltage may be greater than a sum of the cut-in voltage of diode 312 and the turn-off voltage of memory element 302. If memory element 302 is in a low-resistance state, the first voltage (or a current resulting from the first voltage) may re-configure memory element 302 to be in a high-resistance state. If memory element 302 is already in a high-resistance state, memory element 302 may remain in the high-resistance state. Consequently, due to the first voltage, memory element 302 may be configured in a high-resistance state corresponding with a bit value of “0.”
A second positive voltage may be applied simultaneously with the first voltage. The second positive voltage may be applied between wordline 308 and bitline 314 so that wordline 308 is at a higher potential than bitline 314 and so that diode 310 is reverse biased. The second voltage may hinder current from flowing from bitline 316 to bitline 314. The second voltage may be lower than a breakdown voltage of diode 310.
The methods of writing a “0” and writing a “1” to memory cell 300 may be repeatedly used so that memory cell 300 stores different bit values over time. In some cases, memory element 302 may be re-written using these methods millions of times without damaging memory element 302. Since memory element 302 may remain in a resistive state without a voltage or current being applied to memory element 302 as was discussed above in relation to FIG. 1, memory element 302 may be said to preserve a bit value in a non-volatile manner. Accordingly, memory cell 300 may store a bit of information without having to be frequently refreshed or memory cell 300 may be refreshed at a rate lower than a rate used to refresh a volatile memory cell.
Referring to FIG. 4, a schematic diagram 400 of a portion of a memory device is illustrated. The memory device includes memory cell 300 as well as additional memory cells 402, 404, 406, 408, 410, 412, 414, and 416. The memory device may store a plurality of bits. For example, the memory device may store one bit in each memory cell of the memory device.
The memory cells of the memory device may be arranged to share bitlines and wordlines. In diagram 400, memory cells 402, 408, and 412 share wordline 418; memory cells 404, 300, and 414 share wordline 308; and memory cells 406, 410, and 416 share wordline 420. Furthermore, in diagram 400, memory cells 402, 404, and 406 share bitlines 424 and 426; memory cells 408, 300, and 410 share bitlines 314 and 316; and memory cells 412, 414, and 416 share bitlines 428 and 430.
Referring to FIG. 5, a schematic diagram 500 illustrating a configuration of the memory device of FIG. 4 is illustrated. The configuration may be used to write a bit value of “1” to memory cell 300 or to read a bit of information from memory cell 300. According to the configuration, a first positive voltage is applied across bitline 314 and wordline 308. A second positive voltage is applied across bitline 316 and wordline 308. Consequently, a current may flow from bitline 314 through memory cell 300 to wordline 308 as illustrated by arrow 502 and as was described above in relation to FIG. 3. If the first voltage is greater than a sum of the cut-in voltage of diode 310 and the turn-on voltage of memory element 302, a “1” may be written to memory cell 300 as was described above in relation to FIG. 3.
Alternatively, if the first voltage is greater than the cut-in voltage of diode 310 but less than a sum of the cut-in voltage of the diode and the turn-on voltage of memory element 302, the memory device may determine the value of a bit stored by memory cell 300 based on a current flowing from bitline 314 to wordline 308 as was described above in relation to FIG. 3.
It may be desirable to ensure that values stored by memory cells 402, 404, 406, 408, 410, 412, 414, and 416 are not disturbed while writing or reading memory cell 300. To avoid disturbances, bitlines and wordlines of the memory device may be configured with particular voltages.
For example, when writing a “1” into memory cell 300, bitlines 314 and 316 may be at a higher potential than wordline 308. Since memory cells 408 and 410 are also connected to bitlines 314 and 316, wordlines 418 and 420 may be configured to be at substantially the same potential as bitlines 314 and 316 to hinder current from flowing from bitline 314 and/or bitline 316 to wordline 418 and/or wordline 420.
Furthermore, it may be desirable to hinder currents from flowing from memory cells 404 and 414 onto wordline 308 so that a current on wordline 308 may be correctly attributed to memory cell 300. To do so, bitlines 424 and 428 may be configured to be at substantially the same potential as wordline 308 to hinder current from flowing from bitline 424 to wordline 308 via memory cell 404 and to hinder current from flowing from bitline 428 to wordline 308 via memory cell 414. In addition, bitlines 426 and 430 may be configured at a higher potential than wordline 308 so that current is hindered from flowing from bitline 426 through memory cell 404 to wordline 308 and from bitline 430 through memory cell 414 to wordline 308.
Other memory cells not connected to either wordline 308 or bitlines 314 and 316 (i.e., memory cells 402, 406, 412, and 416) may be configured to hinder consumption of current. For example, bitlines 424 and 426 and wordlines 418 and 420 may be configured with voltages causing the diodes of memory cells 402 and 406 to be reverse biased. Similarly, bitlines 428 and 430 and wordlines 418 and 420 may be configured with voltages causing the diodes of memory cells 412 and 416 to be reverse biased.
Referring to FIG. 6, a schematic diagram 600 illustrating a configuration of the memory device of FIG. 4 is illustrated. The configuration may be used to write a bit value of “0” to memory cell 300 or to read a bit of information from memory cell 300. According to the configuration, a first positive voltage is applied across wordline 308 and bitline 316. A second positive voltage is applied across wordline 308 and bitline 314. Consequently, a current may flow from wordline 308 through memory cell 300 to bitline 316 as indicated by arrow 602 and as was described above in relation to FIG. 3. If the first voltage is greater than a sum of the cut-in voltage of diode 312 and the turn-off voltage of memory element 302, a “0” may be written to memory cell 300 as was described above in relation to FIG. 3.
Alternatively, if the first voltage is greater than the cut-in voltage of diode 312 but less than a sum of the cut-in voltage of diode and the turn-off voltage of memory element 302, the memory device may determine the value of a bit stored by memory cell 300 based on a current flowing from wordline 308 to bitline 316 as was described above in relation to FIG. 3.
For example, when writing a “0” into memory cell 300, bitlines 314 and 316 may be at a lower potential than wordline 308. Since memory cells 408 and 410 are also connected to bitlines 314 and 316, wordlines 418 and 420 may be configured to be at substantially the same potential as bitlines 314 and 316 to hinder current from flowing from wordline 418 and/or wordline 420 to bitline 314 and/or bitline 316.
Furthermore, it may be desirable to hinder currents from flowing from wordline 308 into memory cells 404 and 414. To do so, bitlines 426 and 430 may be configured to be at substantially the same potential as wordline 308 to hinder current from flowing from wordline 308 to bitline 426 via memory cell 404 and to hinder current from flowing from wordline 308 to bitline 430 via memory cell 414. In addition, bitlines 424 and 428 may be configured at a lower potential than wordline 308 so that current is hindered from flowing from bitline 424 to wordline 308 through memory cell 404 and from bitline 428 to wordline 308 through memory cell 414.
Other memory cells not connected to either wordline 308 or bitlines 314 and 316 (i.e., memory cells 402, 406, 412, and 416) may be configured to hinder consumption of current as is illustrated in FIG. 6. For example, bitlines 424 and 428 may be configured at the same potential as wordlines 418 and 420 to hinder current from flowing through left-hand diodes of memory cells 402, 406, 412, and 416. Furthermore, bitlines 426 and 430 and wordlines 418 and 420 may be configured to reverse bias right-hand diodes of memory cells 402, 406, 412, and 416.
The above discussion has assumed that memory element 302 is configured so that memory element 302 changes to a low-resistance state when a voltage greater than the turn-on voltage of memory element 302 is applied between electrodes 306 and 304 so that electrode 306 is at a higher potential than electrode 304. Similarly, the above discussion has assumed that memory element 302 changes to a high-resistance state when a voltage greater than the turn-off voltage of memory element 302 is applied across electrodes 304 and 306 so that electrode 304 is at a higher potential than electrode 306.
However, memory element 302 may be reversed so that memory element 302 changes to a high-resistance state when a voltage greater than the turn-off voltage of memory element 302 is applied between electrodes 306 and 304 so that electrode 306 is at a higher potential than electrode 304. In this configuration, memory element 302 may change to a low-resistance state when a voltage greater than the turn-on voltage of memory element 302 is applied across electrodes 304 and 306 so that electrode 304 is at a higher potential than electrode 306.
Furthermore, the above discussion has assumed that a high-resistance state of memory element 302 corresponds to a bit value of “0” and that a low-resistance state of memory element 302 corresponds to a bit value of “1.” However, as was mentioned above, memory devices may be constructed based on an understanding that the high-resistance state of memory element 302 corresponds to a bit value of “1” and that the low-resistance state of memory element 302 corresponds to a bit value of “0” without changing the principles of writing and reading memory cell 300.
The above discussion has referred to a memory element having a high resistance state and a low resistance state. However, in some embodiments of the invention, a memory element may be configurable in more than two different resistive states. Such a memory element may store more than one bit of information and may be used in a memory cell such as memory cell 300. Each of a plurality of different programming voltages may correspond to a different one of a plurality of different resistive states of the memory element.
The methods of programming memory cell 300 described above may be adapted to program a memory element having more than one resistive state by applying one of the plurality of programming voltages to the memory element in order to configure the memory element in the resistive state corresponding to the applied programming voltage. Furthermore, the methods of reading memory cell 300 described above may be adapted to read the memory element by comparing a current resulting from a voltage applied to the memory element to a plurality of different reference currents to determine in which of the plurality of different resistive states the memory cell is configured.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4715685Mar 4, 1985Dec 29, 1987Energy Conversion Devices, Inc.Liquid crystal display having potential source in a diode ringUS4964080Mar 9, 1990Oct 16, 1990Intel CorporationThree-dimensional memory cell with integral select transistorUS5049970Jun 12, 1990Sep 17, 1991Sharp Kabushiki KaishaHigh resistive elementUS5122476May 20, 1991Jun 16, 1992Micron Technology, Inc.Double DRAM cellUS6524867Dec 28, 2000Feb 25, 2003Micron Technology, Inc.Method for forming platinum-rhodium stack as an oxygen barrierUS6552952May 30, 2002Apr 22, 2003Stmicroelectronics S.R.L.Column multiplexer for semiconductor memoriesUS6693821Jun 28, 2001Feb 17, 2004Sharp Laboratories Of America, Inc.Low cross-talk electrically programmable resistance cross point memoryUS6693846May 27, 2003Feb 17, 2004Infineon Technologies AgCommand controller for an integrated circuit memory device and test circuitry thereofUS6753561Dec 26, 2002Jun 22, 2004Unity Semiconductor CorporationCross point memory array using multiple thin filmsUS6753562Mar 27, 2003Jun 22, 2004Sharp Laboratories Of America, Inc.Spin transistor magnetic random access memory deviceUS6778421 *Mar 14, 2002Aug 17, 2004Hewlett-Packard Development Company, Lp.Memory device array having a pair of magnetic bits sharing a common conductor lineUS6785159Aug 29, 2002Aug 31, 2004Micron Technology, Inc.Combination etch stop and in situ resistor in a magnetoresistive memory and methods for fabricating sameUS6806531Apr 7, 2003Oct 19, 2004Silicon Storage Technology, Inc.Non-volatile floating gate memory cell with floating gates formed in cavities, and array thereof, and method of formationUS6834008Dec 26, 2002Dec 21, 2004Unity Semiconductor CorporationCross point memory array using multiple modes of operationUS6905937Mar 17, 2003Jun 14, 2005Sharp Laboratories Of America, Inc.Methods of fabricating a cross-point resistor memory arrayUS6930324Dec 31, 2003Aug 16, 2005Infineon Technologies AgDevice architecture and process for improved vertical memory arraysUS6940113Oct 21, 2004Sep 6, 2005Sharp Laboratories Of America, Inc.Trench isolated cross-point memory arrayUS6946702Aug 6, 2003Sep 20, 2005Winbond Electronics Corp.Resistance random access memoryUS6955992Sep 30, 2003Oct 18, 2005Sharp Laboratories Of America, Inc.One mask PT/PCMO/PT stack etching process for RRAM applicationsUS6958273Mar 21, 2003Oct 25, 2005Silicon Storage Technology, Inc.Self-aligned method of forming a semiconductor memory array of floating gate memory cells with buried floating gate, pointed floating gate and pointed channel region, and a memory array made therebyUS6961258Oct 5, 2004Nov 1, 2005Ovonyx, Inc.Pore structure for programmable deviceUS6970375Dec 26, 2002Nov 29, 2005Unity Semiconductor CorporationProviding a reference voltage to a cross point memory arrayUS6972211Oct 21, 2004Dec 6, 2005Sharp Laboratories Of America, Inc.Method of fabricating trench isolated cross-point memory arrayUS7002197Mar 30, 2004Feb 21, 2006Hewlett-Packard Development Company, L.P.Cross point resistive memory arrayUS7005350Dec 31, 2002Feb 28, 2006Matrix Semiconductor, Inc.Method for fabricating programmable memory array structures incorporating series-connected transistor stringsUS7009278Nov 24, 2003Mar 7, 2006Sharp Laboratories Of America, Inc.3d rramUS7029924Jan 12, 2004Apr 18, 2006Sharp Laboratories Of America, Inc.Buffered-layer memory cellUS7029925Oct 19, 2004Apr 18, 2006Texas Instruments IncorporatedFeRAM capacitor stack etchUS7050316Mar 9, 2004May 23, 2006Silicon Storage Technology, Inc.Differential non-volatile content addressable memory cell and array using phase changing resistor storage elementsUS7067862Oct 8, 2003Jun 27, 2006Unity Semiconductor CorporationConductive memory device with conductive oxide electrodesUS7085167Dec 10, 2004Aug 1, 2006Samsung Electronics Co., Ltd.Methods for programming user data and confirmation information in nonvolatile memory devicesUS7149108Feb 18, 2005Dec 12, 2006Unity Semiconductor CorporationMemory array of a non-volatile RAMUS7167387Feb 22, 2005Jan 23, 2007Matsushita Electric Industrial Co., Ltd.Variable resistance element, method of manufacturing the element, memory containing the element, and method of driving the memoryUS7180160Jul 30, 2004Feb 20, 2007Infineon Technologies AgMRAM storage deviceUS7187201Jun 24, 2004Mar 6, 2007Xilinx, Inc.Programmable logic device suitable for implementation in molecular electronicsUS7193267Oct 21, 2004Mar 20, 2007Sharp Laboratories Of America, Inc.Cross-point resistor memory arrayUS7205238Oct 21, 2004Apr 17, 2007Sharp Laboratories Of America, Inc.Chemical mechanical polish of PCMO thin films for RRAM applicationsUS7233024Mar 31, 2003Jun 19, 2007Sandisk 3D LlcThree-dimensional memory device incorporating segmented bit line memory arrayUS7236389Nov 17, 2005Jun 26, 2007Sharp Laboratories Of America, Inc.Cross-point RRAM memory array having low bit line crosstalkUS7247876Aug 30, 2002Jul 24, 2007Intel CorporationThree dimensional programmable device and method for fabricating the sameUS7273791Sep 24, 2003Sep 25, 2007Micron Technology, Inc.Methods for forming a conductive structure using oxygen diffusion through one metal layer to oxidize a second metal layerUS7323349May 2, 2005Jan 29, 2008Sharp Laboratories Of America, Inc.Self-aligned cross point resistor memory arrayUS7388775Sep 26, 2006Jun 17, 2008Ovonyx, Inc.Detecting switching of access elements of phase change memory cellsUS7393785Apr 25, 2007Jul 1, 2008Micron Technology, Inc.Methods and apparatus for forming rhodium-containing layersUS7405967Feb 14, 2006Jul 29, 2008Axon Technologies CorporationMicroelectronic programmable device and methods of forming and programming the sameUS7544987Mar 2, 2005Jun 9, 2009Micron Technology, Inc.High-k dielectric materials and processes for manufacturing themUS7557424Jan 3, 2007Jul 7, 2009International Business Machines CorporationReversible electric fuse and antifuse structures for semiconductor devicesUS7560815Jun 23, 2000Jul 14, 2009Micron Technology, Inc.Device structures including ruthenium silicide diffusion barrier layersUS7570511May 30, 2007Aug 4, 2009Samsung Electronics Co., Ltd.Semiconductor memory device having a three-dimensional cell array structureUS7639523Nov 8, 2007Dec 29, 2009Symetrix CorporationStabilized resistive switching memoryUS7679812Jul 21, 2006Mar 16, 2010Qualcomm Mems Technologies Inc.Support structure for MEMS device and methods thereforUS7687793May 22, 2007Mar 30, 2010Micron Technology, Inc.Resistance variable memory cellsUS7696077Jul 14, 2006Apr 13, 2010Micron Technology, Inc.Bottom electrode contacts for semiconductor devices and methods of forming sameUS7727908Aug 3, 2006Jun 1, 2010Micron Technology, Inc.Deposition of ZrA1ON filmsUS7751163Sep 29, 2006Jul 6, 2010Qimonda AgElectric device protection circuit and method for protecting an electric deviceUS7755076Apr 17, 2007Jul 13, 2010Macronix International Co., Ltd.4F2 self align side wall active phase change memoryUS7768812Jan 15, 2008Aug 3, 2010Micron Technology, Inc.Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devicesUS7772580Aug 10, 2007Aug 10, 2010Qimonda AgIntegrated circuit having a cell with a resistivity changing layerUS7777215Jul 18, 2008Aug 17, 2010Macronix International Co., Ltd.Resistive memory structure with buffer layerUS20020018355Aug 24, 2001Feb 14, 2002Johnson Mark G.Vertically stacked field programmable nonvolatile memory and method of fabricationUS20020196695May 30, 2002Dec 26, 2002Stmicroelectronics S.R.L.Column multiplexer for semiconductor memoriesUS20030218929May 27, 2003Nov 27, 2003Heiko FibranzCircuit configuration having a flow controller, integrated memory device, and test configuration having such a circuit configurationUS20030223283Oct 3, 2002Dec 4, 2003Mitsubishi Denki Kabushiki KaishaMagnetic memory deviceUS20040002186Jun 27, 2002Jan 1, 2004Vyvoda Michael A.Electrically isolated pillars in active devicesUS20040100835Nov 7, 2003May 27, 2004Nec CorporationMagnetic memory cell and magnetic random access memory using the sameUS20040108528Mar 17, 2003Jun 10, 2004Sharp Laboratories Of America, Inc.Cross-point resistor memory array and method of fabricationUS20040124407Jun 9, 2003Jul 1, 2004Kozicki Michael N.Scalable programmable structure, an array including the structure, and methods of forming the sameUS20040245547Jan 5, 2004Dec 9, 2004Hitachi Global Storage Technologies B.V.Ultra low-cost solid-state memoryUS20050032100Jun 23, 2004Feb 10, 2005California Institute Of TechnologyElectrochemical method and resulting structures for attaching molecular and biomolecular structures to semiconductor micro and nanostructuresUS20050054119Jan 12, 2004Mar 10, 2005Sharp Laboratories Of America, Inc.Buffered-layer memory cellUS20050161747Jan 26, 2004Jul 28, 2005Hsiang-Lan LungThin film phase-change memoryUS20050205943Mar 8, 2005Sep 22, 2005Sanyo Electric Co., Ltd.Memory and method of fabricating the sameUS20050217408Apr 27, 2005Oct 6, 2005Nsk Ltd.Steering column for motor vehicleUS20050250281Apr 25, 2005Nov 10, 2005Infineon Technologies AgMethod for manufacturing resistively switching memory devicesUS20050269646Aug 16, 2005Dec 8, 2005Sanyo Electric Co., LtdMemoryUS20050287741Jun 28, 2004Dec 29, 2005Yi DingNonvolatile memory fabrication methods in which a dielectric layer underlying a floating gate layer is spaced from an edge of an isolation trench and/or an edge of the floating gate layerUS20060035451Aug 31, 2005Feb 16, 2006Sharp Laboratories Of America, Inc.High-density SOI cross-point memory fabricating methodUS20060062049Dec 10, 2004Mar 23, 2006Seok-Heon LeeMethods for programming user data and confirmation information in nonvolatile memory devicesUS20060099813Oct 21, 2004May 11, 2006Sharp Laboratories Of America, Inc.Chemical mechanical polish of PCMO thin films for RRAM applicationsUS20060160304Jan 19, 2005Jul 20, 2006Sharp Laboratories Of America, Inc.Non-volatile memory resistor cell with nanotip electrodeUS20060170027Dec 7, 2005Aug 3, 2006Samsung Electronics Co., Ltd.Nonvolatile memory device made of resistance material and method of fabricating the sameUS20060171200Mar 30, 2005Aug 3, 2006Unity Semiconductor CorporationMemory using mixed valence conductive oxidesUS20060258079Jul 11, 2006Nov 16, 2006Hsiang-Lan LungThin film phase-change memoryUS20060284242Jun 7, 2006Dec 21, 2006Jo Sang-YounNon-volatile memory device having floating gate and methods forming the sameUS20070010082Jul 5, 2005Jan 11, 2007Cay-Uwe PinnowStructure and method for manufacturing phase change memories with particular switching characteristicsUS20070015330May 17, 2006Jan 18, 2007Sharp Laboratories Of America, Inc.Metal/semiconductor/metal (MSM) back-to-back Schottky diodeUS20070045615Aug 16, 2006Mar 1, 2007Samsung Electronics Co., Ltd.Non-volatile organic resistance random access memory device and method of manufacturing the sameUS20070048990Aug 30, 2005Mar 1, 2007Sharp Laboratories Of America, Inc.Method of buffer layer formation for RRAM thin film depositionUS20070109835Nov 17, 2005May 17, 2007Sharp Laboratories Of America, Inc.Cross-point RRAM memory array having low bit line crosstalkUS20070121369Nov 27, 2006May 31, 2007Thomas HappResistive memory cell arrangement and a semiconductor memory including the sameUS20070132049Dec 12, 2005Jun 14, 2007Stipe Barry CUnipolar resistance random access memory (RRAM) device and vertically stacked architectureUS20070165434Jan 19, 2007Jul 19, 2007Samsung Electronics Co., Ltd.Resistive RAM having at least one varistor and methods of operating the sameUS20070167008Mar 14, 2007Jul 19, 2007Sharp Laboratories Of America, Inc.Nanotip electrode non-volatile memory resistor cellUS20070173019Jun 23, 2006Jul 26, 2007Macronix International Co., Ltd.Programmable Resistive Ram and Manufacturing MethodUS20070224770Mar 25, 2006Sep 27, 2007Makoto NagashimaSystems and methods for fabricating self-aligned memory cellUS20070231988Mar 2, 2007Oct 4, 2007Samsung Electronics Co., Ltd.Method of fabricating nanowire memory device and system of controlling nanowire formation used in the sameUS20070246795Apr 20, 2006Oct 25, 2007Micron Technology, Inc.Dual depth shallow trench isolation and methods to form sameUS20070257257Feb 9, 2007Nov 8, 2007Samsung Electronics Co., Ltd.Nonvolatile memory device including amorphous alloy metal oxide layer and method of manufacturing the sameUS20070258279Jul 3, 2007Nov 8, 2007Macronix International Co., Ltd.Thin film phase-change memoryUS20070268739Mar 7, 2007Nov 22, 2007Samsung Electronics Co., Ltd.Nanowire memory device and method of manufacturing the same* Cited by examinerNon-Patent CitationsReference1Baek et al., "Multi-Layer Cross-point Binary Oxide Resistive Memory (OxRRAM) for Post-NAND Storage application", IEEE, 2005.2Bedeschi et al., "A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage", IEEE, vol. 44, No. 1, Jan. 2009, pp. 217-227.3Chen et al., "Peroskite RRAM Devices with Metal/Insulator/PCMO/Metal Heterostructures", 2005; pp. 125-128.4Chen, A., et al., "Non-Volatile Resistive Switching for Advanced Memory Applications" IEEE, 2005.5Choi et al., "Defect Structure and Electrical Properties of Single-Crystal Ba0.03SR0.97TiO3", J. Am. Ceram. Soc., 71, [4], pp. 201-205, 1988.6Courtade et al., "Microstructure and resistance switching in NiO binary oxide films obtained from Ni oxidation", IEEE, 2006, pp. 94-99.7Dongsoo, L, et al., "Resistance Switching of Al doped ZnO for Non Volatile Memory Applications".8Higaki et al.; Effects of GasPhase Absorption into Si Substrates on Plasma Doping Process; Tokyo Institute of Technology; ESSDERC 2003; 4 pp.9Ho et al., A Highly Reliable Self-Aligned Graded Oxide WOx Resistance Memory: Conduction Mechanisms and Reliability; 2007 Symp. on VLSI Tech. Digest of Technical Papers; 228-9.10Hosoi, Y., et al., "High Speed Unipolar Switching Resistance RAM (RRAM) Technology".11http://en.wikipedia.org/wiki/Programmable-metallization-cell; Sep. 2010; 4 pp.12http://en.wikipedia.org/wiki/Programmable—metallization—cell; Sep. 2010; 4 pp.13Hudgens, S. et al., "Overview of Phase-Change Chalcogenide Nonvolatile Memory Technology" MRS Bulletin, Nov. 2004, pp. 829-832.14Ignatiev, A., et al., "Resistance Non-volatile Memory-RRAM" Mater. Res. Soc. Symp. Proc. vol. 997 2007 Materials Research Society.15Karg et al., "Nanoscale Resistive Memory Device using SrRiO3 Films", IEEE, 2007, pp. 68-70.16Kau et al., "A Stackable cross point phase change memory", IEEE, 2009, pp. 27.1.1-27.1.4.17Komori et al., Disturbless flash memory due to high boost efficiency on BiCS structure and optimal memory film stack for ultra high density storage device; Dec. 2008; pp. 851-854.18Kooij et al.; Photoselective Metal Deposition on Amorphous Silicon p-i-n Solar Cells; Journal of Electrochemical Society vol. 44, No. 10, Oct. 1997, pp. L271-272.19Kozicki, "Memory Devices Based on Solid Electrolytes" Mater. Res. Soc. Symp. Proc. vol. 997, 2007, Materials Research Society, 10 pages.20Kozicki, M., "Memory Devices Based on Solid Electrolytes" Mater. Res. Soc. Symp. Proc. vol. 997, 2007 Materials Research Society.21Lee et al., "2-stack 1D-1R Cross-point Structure with Oxide Diodes as Switch Elements for High Density Resistance RAM Appilcations", IEEE, 2007, pp. 771-774.22Lin et al., "Effect of Top Electrode Material on Resistive Switching Properties of ZrO2 Film Memory Devices", IEEE, May 2007, vol. 28, No. 5, pp. 366-368.23Meyer et al., "Oxide Dual-Layer Memory Element for Scalable Non-Volatile Cross-Point Memory Technology", IEEE, 2008, 5 pages.24Miyashita et al., "A Novel Bit-Line Process using Poly-Si Masked Dual-Damascene (PMDD) for 0.13 um DRAMs and Beyond", IEEE, 2000, pp. 15.4.1-15.4.4.25Muller et al., "Emerging Non-Volatile Memory Technologies", IEEE, 2003, pp. 37-44.26Oh, J.H., "Full Integration of Highly Manufacturable 512Mb PRAM based on 90nm Technology" 2006 IEEE.27PCT/US2008/084422, Jul. 20, 2010, IPRP.28PCT/US2008/084422, Mar. 19, 2009, Search Report.29PCT/US2008/084422, Mar. 19, 2009, Written Opinion.30Pein et al., "Performance of the 3-D Pencil Flash EPROM Cell and Memory Array", IEEE, 1995, pp. 1982-1991.31Pellizzer et al.;A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications; IEEE, 2006, Symp. on VLSI Tech. Digest of Technical Papers; 2 pp. Abst.32Pirovano et al., "Self-Aligned u Trench Phase-Change Memory Cell Architecture for 90nm Technology and Beyond", IEEE, 2007, pp. 222-225. Abstract Only.33Scheck et al., "Selective Metal Electrodeposition Through Doping Modulation of Semiconductor Surfaces". Applied Physics Letters 86, 2005, 3 pgs.34U.S. Appl. No. 12/701,885, filed Feb. 8, 2010, Sandhu et al.35U.S. Appl. No. 12/765,598, filed Apr. 22, 2010, Sandhu et al.36U.S. Appl. No. 12/765,606, filed Apr. 22, 2010, Tang et al.37U.S. Appl. No. 12/959,015, filed Dec. 2, 2010, Liu.38U.S. Appl. No. 12/979, 189 dated Dec. 27, 2010 Sills et al.39U.S. Appl. No. 13/010,048 dated Jan. 20, 2011 Liu et al.40Wuttig, Matthias, "Towards a Universal Memory?" Nature Materials, vol. 4, Apr. 2005.41Xing et al., Characterization of AIGaN/GaN p-n Diodes with Selectively Regrown n-AIGaN by Metal-Organic Chemical-Vapor Deposition and its Application to GaN-Based Bipolar transistors; Journal of Applied Physics, 97; May 25, 2005; 4 pp.42Yih et al., "SiC/Si Heterojunction Diodes Fabricated by Self-Selective and by Blanket Rapid Thermal Chemical Vapor Deposition", IEEE vol. 41 No. 3, Mar. 1994, pp. 281-287.43Yoon et al.;Vertical Cross-point Resistance Change Memory for Ultra-High Density Non-volatile Memory Applications;2009 Symp. on VLSI Tech. Digest of Technical Papers;pp. 26-27.44Yu et al., "Structure Effects on Resistive Switching of Al/TiOx/A1 Devices for RRAM Applications", IEEE, 2008, pp. 331-333.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8619461 *Aug 27, 2012Dec 31, 2013Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS8917538Nov 21, 2013Dec 23, 2014Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS20130077380 *Aug 27, 2012Mar 28, 2013Kabushiki Kaisha ToshibaNonvolatile semiconductor memory device* Cited by examinerClassifications U.S. Classification365/148, 365/100, 365/210.12, 365/115International ClassificationG11C11/00Cooperative ClassificationG11C2013/0073, G11C2213/74, G11C13/0069, G11C13/004, G11C2013/009, G11C13/003, G11C2213/72European ClassificationG11C13/00R25R, G11C13/00R25W, G11C13/00R25CLegal EventsDateCodeEventDescriptionJun 26, 2012CCCertificate of correctionRotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services