Source: https://patents.google.com/patent/US7694024B2/en
Timestamp: 2019-04-21 23:36:51
Document Index: 544691681

Matched Legal Cases: ['§120', '§120', '§120', '§120', '§119', '§120', '§119', '§120']

US7694024B2 - TCP/IP offload device with fast-path TCP ACK generating and transmitting mechanism - Google Patents
TCP/IP offload device with fast-path TCP ACK generating and transmitting mechanism Download PDF
US7694024B2
US7694024B2 US11/656,809 US65680907A US7694024B2 US 7694024 B2 US7694024 B2 US 7694024B2 US 65680907 A US65680907 A US 65680907A US 7694024 B2 US7694024 B2 US 7694024B2
Active, expires 2019-10-28
US11/656,809
US20070118665A1 (en
Clive M. Philbrick
Laurence B. Boucher
Stephen E. J. Blightman
Peter K. Craft
David A. Higgen
Daryl D. Starr
Alacritech Inc
1997-10-14 Priority to US6180997P priority Critical
1998-04-27 Priority to US09/067,544 priority patent/US6226680B1/en
1998-08-27 Priority to US9829698P priority
1999-08-27 Priority to US09/384,792 priority patent/US6434620B1/en
1999-11-12 Priority to US09/439,603 priority patent/US6247060B1/en
1999-12-15 Priority to US09/464,283 priority patent/US6427173B1/en
2001-03-09 Priority to US09/802,426 priority patent/US7042898B2/en
2002-02-26 Priority to US10/085,802 priority patent/US7167927B2/en
2007-01-22 Priority to US11/656,809 priority patent/US7694024B2/en
2007-01-22 Application filed by Alacritech Inc filed Critical Alacritech Inc
2007-05-24 Publication of US20070118665A1 publication Critical patent/US20070118665A1/en
2008-03-14 Assigned to ALACRITECH, INC. reassignment ALACRITECH, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HIGGEN, DAVID A., BOUCHER, LAURENCE B., STAR, DARYL D., BLIGHTMAN, STEPHEN E. J., CRAFT, PETER K., PHILBRICK, CLIVE M.
2010-04-06 Publication of US7694024B2 publication Critical patent/US7694024B2/en
2013-11-15 Assigned to A-TECH LLC reassignment A-TECH LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ALACRITECH INC.
2016-06-22 Assigned to ALACRITECH, INC. reassignment ALACRITECH, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: A-TECH LLC
2019-10-28 Adjusted expiration legal-status Critical
A network interface device has a fast-path ACK generating and transmitting mechanism. ACKs are generated using a finite state machine (FSM). The FSM retrieves a template header and fills in TCP and IP fields in the template. The FSM is not a stack, but rather fills in the TCP and IP fields without performing transport layer processing and network layer processing sequentially as separate tasks. The filled-in template is placed into a buffer and a pointer to the buffer is pushed onto a high-priority transmit queue. Pointers for ordinary data packets are pushed onto a low-priority transmit queue. A transmit sequencer outputs a packet by popping a transmit queue, obtaining a pointer, and causing information pointed to by the pointer to be output from the network interface device as a packet. The sequencer pops the high-priority queue in preference to the low-priority queue, thereby accelerating ACK generation and transmission.
This application claims the benefit under 35 U.S.C. §120 of (is a continuation of) U.S. patent application Ser. No. 10/085,802, filed Feb. 26, 2002, now U.S. Pat. No. 7,167,927, which in turn claims the benefit under 35 U.S.C. §120 of (is a continuation-in-part of) U.S. patent application Ser. No. 09/464,283, filed Dec. 15, 1999, now U.S. Pat. No. 6,427,173, which in turn claims the benefit under 35 U.S.C. §120 of (is a continuation-in-part of) U.S. patent application Ser. No. 09/439,603, filed Nov. 12, 1999, now U.S. Pat. No. 6,247,060, which in turn: 1) claims the benefit under 35 U.S.C. §120 of (is a continuation-in-part of) U.S. patent application Ser. No. 09/067,544, filed Apr. 27, 1998, now U.S. Pat. No. 6,226,680, and 2) claims the benefit under 35 U.S.C. §119(e)(1) of Provisional Application Ser. No. 60/061,809, filed Oct. 14, 1997.
This application also claims the benefit under 35 U.S.C. §120 of (is a continuation-in-part of) U.S. patent application Ser. No. 09/384,792, filed Aug. 27, 1999, now U.S. Pat. No. 6,434,620, which in turn claims the benefit under 35 U.S.C. §119(e)(1) of Provisional Application Ser. No. 60/098,296, filed Aug. 27, 1998.
This application also claims the benefit under 35 U.S.C. §120 of (is a continuation-in-part of) U.S. patent application Ser. No. 09/802,426, filed Mar. 9, 2001, now U.S. Pat. No. 7,042,898. The subject matter of all of the above-identified patent applications (including the subject matter in the Microfiche Appendix of U.S. application Ser. No. 09/464,283), and of the two above-identified provisional applications, is incorporated by reference herein.
The Compact Disc Appendix, which is a part of the present disclosure, includes a recordable Compact Disc (CD-R) containing information that is part of the disclosure of the present patent document. A portion of the disclosure of this patent document contains material that is subject to copyright protection. All the material on the Compact Disc is hereby expressly incorporated by reference into the present application. The copyright owner of that material has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all copyright rights.
FIG. 1 is a diagram of a network data communication system in accordance with one embodiment of the present invention.
FIG. 2 is a simplified block diagram of the intelligent network interface device (INID) of FIG. 1.
FIG. 3 is a diagram of a template header in accordance with an embodiment of the present invention.
FIG. 4 is a section of code that executes on processor 28 of FIG. 2. The code is for generating ACKs in accordance with an embodiment of the present invention.
FIG. 1 is a diagram of one particular network system 1 in which the present invention operates. The present invention may, however, operate in numerous other systems. The system 1 of FIG. 1 is set forth as one example only.
System 1 includes a first device 2 (in this case, a server) that both receives data from and transmits data to a second device 3 (in this case, a storage array) via a high-speed bidirectional full-duplex network link 4. Bidirectional network link 4 employs one particular transport layer protocol and one particular network layer protocol. In the present example, the transport layer protocol is the TCP protocol, the network layer protocol is the IP protocol, and bidirectional network link 4 is a gigabit ethernet network connection. Storage array 3 in this example includes a RAID controller 5 and a plurality of disc devices 6-9. Disc devices 6-9 are coupled via Small Computer System Interface (SCSI) links or Fibre Channel (FC) links 11-14 to the RAID controller. Relatively large amounts of network information pass over gigabit ethernet link 4 in accordance with the IP Storage protocol (also called “ISCSI”) both from storage array 3 and to server 2 as well as from server 2 and to storage array 3.
Server 2 is coupled to gigabit link 4 by an intelligent network interface device (INID) 10. For additional information on INID 10, see U.S. patent application Ser. No. 09/464,283 (the subject matter of which is incorporated herein by reference). Server 2 and INID 10 together perform protocol processing such that ISCSI communications received from ethernet link 4 may be processed by an ethernet MAC protocol processing layer, by an IP protocol processing layer, by a TCP protocol processing layer, and by an ISCSI protocol processing layer. Similarly, ISCSI communications output from server 2 onto ethernet link 4 may be processed by the ISCI protocol processing layer, by the TCP protocol processing layer, by the IP protocol processing layer, by the ethernet MAC protocol processing layer and are then output onto the ethernet link. For network communications where a particular set of transport layer, network layer, and MAC layer protocols is used, INID 10 accelerates network communication by using dedicated accelerator hardware on INID 10 to speed protocol processing. INID 10 is therefore said to perform TCP/IP offload functions for server 2.
In the present example, the particular set of protocols is the TCP protocol, the IP protocol, and the ethernet protocol. It is to be understood, however, that the particular set of transport, network, and MAC layer protocols may be different in another example. A packet whose transport layer protocol is the TCP protocol and whose network layer protocol is the IP protocol is called a TCP/IP packet. Generally speaking, the term “transport layer” as it is used here identifies that layer of the protocol stack that a TCP layer would be classified into, the term “network layer” as it is used here identifies that layer of the protocol stack that an IP layer would be classified into, and the term “MAC layer” as it is used here identifies that layer of the protocol stack directly beneath the network layer.
FIG. 2 is a simplified block diagram that illustrates TCP/IP offloading performed by INID 10. A CPU 20 executes protocol stack software stored in memory 21. The protocol stack is illustrated as stack 22 involving a MAC layer, an IP layer, a TCP layer, and an ISCSI layer. It is to be understood that CPU 20 and stack 22 are part of INID 10 where the INID 10 is coupled to another processor of server 2, or alternatively CPU 20 and stack 22 are part of the remainder of server 2 to which INID 10 is coupled. In either case, stack 22 performs a significant amount (in some cases, substantially all) of the TCP/IP protocol processing under certain infrequently occurring and/or complex situations (this relatively slow protocol processing path is called the “slow-path), whereas the dedicated accelerator portion of INID 10 performs substantially all TCP/IP protocol processing under the remaining situations (this relatively fast protocol processing path is called the “fast-path”). Infrequently occurring situations include, in one particular example, situations in which TCP packets are received out of, sequence.
In the embodiment of FIG. 2, the dedicated accelerator hardware of INID 10 includes a physical layer interface 23, a DRAM 24, and a specially-designed integrated circuit 25. Integrated circuit 25 includes a receive sequencer 26, a transmit sequencer 27, a processor 28, a queue manager 29, MAC interface circuitry 30, an SRAM controller 3.1, an SRAM 32, a DRAM controller 33, and a bus interface 34. Processor 28 executes code stored in a control store portion of SRAM 32. Transmit sequencer 27 executes instructions that are hardcoded into integrated circuit 25. Processor 28 may, in certain embodiments, actually include three processors: a transmit processor, a receive processor, and a utility processor. For additional information on integrated circuit 25 and its operation, see U.S. patent application Ser. No. 09/464,283 (the subject matter of which is incorporated herein by reference).
In the example of FIG. 1, a data transfer of an ISCSI read reply from read target disc 6 occurs at the same time that a data transfer of an ISCSI write to write target disc 7 occurs. The ISCSI read reply causes data on read target disc 6 to pass across SCSI/FC link 11 to RAID controller 5 and across gigabit ethernet link 4 and into INID 10. The data passes over a first TCP/IP connection (denoted in FIG. 1 as connection “1”) that is established for this purpose. A flow of TCP packets (sometimes called “frames”) is received onto INID 10 via physical layer interface (PHY) 23, MAC interface 30, and receive sequencer 26.
Receive sequencer 26 performs initial processing on each TCP packet, validates packet headers, generates a lookup hash from the TCP and IP headers of the packet, and determines whether the packet meets certain “fast-path candidate” criteria. For example, only packets having the particular set of transport layer protocol and network layer protocol may be handled via the fast-path. If the receive sequencer 26 determines from the headers of the packet that the packet does not fit these fast-path candidate criteria, then receive sequencer 26 sets an attention bit to a one indicating that the packet is not a “fast-path candidate”. If on the other hand the packet fits the criteria, then receive sequencer 26 sets the attention bit to a zero indicating that the packet is a “fast-path candidate”.
Receive processor 26 is called a “fly-by sequencer” because it analyzes the incoming packet on-the-fly as the packet is being received rather than putting the packet into a separate memory and then later retrieving the packet from the separate memory and performing the analysis using a more general purpose processor. The incoming packet information is placed into a buffer in DRAM 24 and a “receive descriptor” is pushed onto a “receive descriptor queue” (not shown) maintained by queue manager 29. The “receive descriptor” includes both the attention bit and a pointer (or set of pointers) that points to the buffer in DRAM 24.
Processor 28 pops the receive descriptor queue, obtains the pointer (or pointers) and the attention bit, and retrieves the associated packet information from DRAM 24. If the attention bit is set to a zero indicating that the packet is a “fast-path candidate”, then processor 28 performs additional checking to determine whether the packet is in fact a “fast-path packet” that will be handled using the fast-path. There are a plurality of TCP/IP connections, communications for which are handled by INID 10 using the fast-path. Processor 28 uses the hash made by receive sequencer 26 to determine if the TCP/IP connection of the packet is one of the TCP/IP connections handled in fast-path (for example, by identifying the packet with a context or a communication control block (CCB)). If the connection of the packet is determined to be one of the fast-path connections, then processor 28 performs the additional step of checking for one of numerous exception/error conditions that are not to be handled via the fast-path. One example of an exception condition is the packet having a TCP sequence number that is out of order. If processor 28 finds no exception/error condition, then the packet is determined to be a “fast-path packet”. For additional information on the how a packet is determined to be a “fast-path packet” in one embodiment, see: 1) U.S. patent application Ser. No. 09/464,283, and 2) U.S. patent application Ser. No. 09/384,792 (the subject matter of these two applications is incorporated herein by reference).
Once the received packet is determined to be a “fast-path packet”, processor 28 causes the data portion of the packet to be written into a destination in memory 21. In this way, the data portions of each successive TCP/IP packet of the ISCSI read reply is written into the destination so that the destination contains a single block of data without any TCP or IP headers. The ISCSI layer of stack 22 can then access the block of ISCSI data in memory 21 without CPU 20 and stack 22 having to perform TCP or IP protocol processing on the incoming TCP/IP packets.
At the same time that this fast-path ISCSI read is occurring, the data transfer of the ISCSI write is occurring. Data for the ISCSI write also passes through INID 10 via the fast-path. The file system of CPU 20 places data into a particular location in memory 21. This data is then transferred to DRAM 24 by a DMA controller (not shown) of integrated circuit 25. Processor 28 sections this data up and causes it to be transmitted onto ethernet link 4 as a plurality of TCP/IP packets. Processor 28 forms the header of each TCP/IP packet and merges that header with its data so that a complete packet exists in a buffer DRAM 24.
Processor 28 then pushes a pointer to that buffer onto a transmit queue P0TX maintained by queue manager 29. In accordance with one embodiment, there is a queue control register and a data register associated with transmit sequencer 27. The low priority queue P0TX is identified by a first identifying five-bit queue ID value present in a first five-bit field XmtQId of the queue control register (XmtCfg). The higher priority queue P1TX is identified by a second identifying five-bit queue ID value present in a second five-bit field PriQId of the queue control register (XmtCfg). Use of the two priority transmit queues is enabled by writing a one into a one-bit field PriQEn of the queue control register (XmtCfg). To accomplish the push, processor 28 first writes an appropriate value to the queue control register (XmtCfg) and then writes the pointer to the queue data register. The second write to the queue data register actually causes the push.
Transmit sequencer 27 then pops the transmit queue P0TX, obtains the pointer, uses the pointer to read the packet information from DRAM 24, and then transmits the packet information from the INID as a TCP/IP packet via MAC 30 and PHY 23. The TCP/IP packets associated with the ISCSI write are communicated via a second TCP/IP connection that is denoted “0” in FIG. 1.
INID 10 transmits TCP/IP packets onto gigabit ethernet link 4 at close to the theoretical unidirectional maximum throughput rate of gigabit ethernet link 4 (1000 megabits per second). In the present example, there are times that INID 10 is not the limiting factor in maintaining throughput rate, and TCP/IP packets for transmission begin to back up in INID 10. Pointers to various TCP/IP packets in DRAM 24 to be transmitted therefore begin to back up in transmit queue P0TX.
Not only does INID 10 output TCP/IP packets at close to the theoretical maximum unidirectional throughput rate of ethernet link 4, but INID 10 also receives TCP/IP packets from link 4 at close to the theoretical unidirectional throughput rate (1000 megabits per second). Under typical conditions, the TCP protocol requires that a receiving device return an acknowledge packet (ACK) back to the transmitting device for every other received TCP packet. The use of ACKs and their associated windows in the TCP protocol prevents the overloading of a receiving device by stopping the transmitting device until the receiving device has caught up.
In the present example where transmission across link 4 into INID 10 occurs at close to the theoretical 1000 megabits per second limit for link 4, transmission across link 4 into INID 10 should not be stopped due to INID 10 not sending back an ACK for a TCP packet received. If ACKs for the incoming data stream of connection “1” were transmitted in normal course via transmit queue P0TX, then pointers to the ACKs for connection “1” would get pushed onto the P0TX transmit queue after pointers to the backed up outbound TCP packets for connection “0”.
TCP ACKs associated with the ISCSI read are therefore generated and transmitted with priority using the fast-path. A fast-path ACK for the connection “1” ISCSI read is generated without having to pass the TCP ACK down to a discrete IP protocol layer, and then down to a discrete MAC protocol layer. Such sequential processing of the TCP ACK through a sequence of discrete transport and network protocol processing layers may be slowed because a lower level processing layer (for example, the IP layer) to which the ACK is passed may not be provisioned to give processing priority to the ACK. Accelerating processing through a single layer of protocol processing may therefore not result in the ACK being processed through all the layers with priority. The ACK may therefore not be output from INID 10 as rapidly as is desired.
To avoid such potential sequential protocol processing delay issues, INID 10 employs a template header 35 and a software finite state machine 36 executing on processor 28.
FIG. 3 is a diagram of template header 35. Although considerable detail is set forth here with respect to template header 35, it is to be understood that FIG. 3 sets forth but one example of a template header in accordance with an embodiment of the present invention. Other template header formats can be employed in accordance with the present invention.
FIG. 4 is a listing of code for software finite state machine (FSM) 36. In the code, “Q_XMTPRI1C” designates a high-priority transmit queue used for ACKs (another lower-priority transmit queue is used to transmit ordinary data packets). The structure and operation of the FSM is evident from the code itself. The functions performed by the various instructions in the code are generally evident from the names of the instructions themselves. For additional information on the instructions, see the description of the instruction set found in Microfiche Appendix B of U.S. patent application Ser. No. 09/464,283 (the subject matter of which is incorporated herein by reference).
Finite state machine 36 covers both TCP and IP protocol processing and thereby “flattens” protocol processing such that the TCP ACK is generated without having to wait for sequential protocol processing of various protocol processing layers. ACKs generated are handed in a fairly direct manner to the hardware interfacing to the physical ethernet link without having to go through separate lower level IP and MAC processing layers.
Finite state machine 36 reads template header 35 from SRAM 32. Template header 35 includes various TCP and IP fields that processor 28 and finite state machine 36 fill in. In one embodiment (see FIG. 3), these TCP and IP fields include a sixteen-bit IP Identification field, a sixteen-bit IP header checksum field (where the IP header includes the IP ID), a sixteen-bit IP total length field that indicates the total length of the IP datagram, a thirty-two bit TCP sequence number field, a thirty-two bit ACK number field, a sixteen-bit TCP window size field, a twelve-bit TCP flag field, and a sixteen-bit TCP checksum field. Finite state machine 36 uses information about the connection and the packet received (such as, for example, the TCP source and destination ports and the IP source and destination addresses) to fill in the TCP and IP fields in template header 35. Template header 35 as stored in SRAM 32 may contain partial checksums and/or partial length values that processor 28 uses to determine final checksum values and/or final length values that are filled in. In some embodiments, template header 35 as stored in SRAM 32 already includes the correct TCP source and destination ports and IP source and destination addresses.
Once processor 28 and finite state machine 36 have filled in the TCP and IP fields in the template header, the filled-in template header is transferred to a buffer in DRAM 24. If the ACK is to include a data payload, then the data payload is preloaded into the buffer such that the writing of the template header into the buffer results in the template header being prepended to the front of the data payload. An ACK can, for example, be incorporated into a data packet provided that the data packet is to be transmitted to the appropriate port and address (this is called piggy-backing).
In the case of the fast-path TCP ACK generated in the present example, however, there is no data payload. Once the TCP ACK is in the buffer, processor 28 causes a pointer (or a set of pointers) to the buffer to be pushed onto a high priority transmit queue P1TX. Transmit sequencer 27 is designed to pop a pointer off higher priority transmit queue P1TX in preference to popping a pointer off lower priority transmit queue P0TX. Accordingly, transmit sequencer 27 pops the ACK pointer (or the set of pointers) for connection “1” off transmit queue P1TX before it pops pointers off transmit queue P0TX for outbound connection “0” data. The fast-path TCP ACK for connection “1” is transmitted from INID 10 before any of the backed-up TCP data packets for connection “0”.
In this example, the TCP ACK is output from INID 10 before any of the associated data from read target disc 6 is transferred from INID 10 and into the destination in memory 21. (This need not be the case, however. Associated data or some portion of the associated data may be transferred from INID 10 and into the destination in memory 21 before the TCP ACK is output from INID 10.) In the particular example described above, the rate of information transmitted onto ethernet link 4 from INID 10 remains substantially the same but the TCP ACK is transmitted back to the transmitting RAID device earlier, thereby decreasing the amount of time that RAID controller 5 is stopped from transmitting due to the RAID controller 5 not having received connection “1” ACKs. In this example, an ACK is approximately 64 bytes long, whereas a typical data packet is approximately 1500 bytes long. An INID in accordance with an embodiment of the present invention was tested in a Tolly Chariot bidirectional performance test. The INID achieved a 90 megabits per second throughput in both directions on a full-duplex 100 megabits/second link (in a first direction into the INID from the network as well as in a second direction out of the INID and to the network). Bandwidth is maximized and latency is minimized.
In some embodiments, the output of TCP/IP packets is further accelerated by not filling in a checksum field before the TCP/IP packet is loaded into a DRAM buffer, but rather the final checksum is merged into the TCP/IP packet as the packet is being output from INID 10 in accordance with methods set forth in U.S. patent application Ser. No. 09/802,426 (the subject matter of which is incorporated herein by reference). In some embodiments, a destination in memory 21 where the data for the ISCSI read is placed is determined in accordance with methods set forth in U.S. patent application Ser. No. 09/789,366 (the subject matter of which is incorporated herein by reference). Control of a TCP/IP connection can be passed by numerous techniques including, for example, moving a communication control block (CCB) for the connection to the device that is to assume control of the connection, or by maintaining a CCB for the connection in one location and merely transferring ownership of the connection by setting an ownership bit that identifies which device is in control of the CCB and the TCP/IP connection. Techniques set forth in U.S. patent application Ser. No. 09/855,979 (the subject matter of which is incorporated herein by reference) can be practiced in combination with the TCP ACK generating and transmitting mechanisms set forth above. Techniques set forth in U.S. patent application Ser. No. 09/970,124 (the subject matter of which is incorporated herein by reference) can be used to facilitate the executing of solicited session layer read commands (for example, ISCSI read commands) in combination with the TCP ACK generating and transmitting mechanisms set forth above.
The CD Appendix includes the following: 1) folder CPU, 2) folder XCV; 3) folder INCLUDE, 4) file fsma.txt, and 5) file fsms.txt. Folder CPU contains a hardware description of processor 28 in verilog. Folder XCV contains files that start with “xmt” and files that start with “rcv”. The “xmt” files are a hardware description of transmit sequencer 27. The “rcv” files are a hardware description of a receive processor that in some embodiments is used in place of and performs the functions of receive sequencer 26. The file that ends in “.mal” is a program of instructions executed by the receive processor described by the verilog code. Folder INCLUDE is a definition file for the verilog code in folders CPU and XCV. The files fsma.txt and fsms.txt together are code for the finite state machine that executes on processor 28. A hardware description in verilog of queue manager 29 is found in U.S. patent application Ser. No. 09/416,925 (the subject matter of which is incorporated herein by reference).
INID 10 may include an input priority mechanism whereby incoming ACKs are receive processed on a higher priority basis than are ordinary incoming data packets. In one embodiment, incoming ACKs are marked for high priority processing by setting three priority 802.1P bits in the VLAN tag header extension in the MAC header of the TCP ACK. The receive sequencer uses these bits to identify the high priority ACK such that a buffer descriptor to the high priority ACK is put onto a high priority receive queue, whereas buffer descriptors for other ordinary incoming packets are put onto a lower priority receive queue.
Although certain specific exemplary embodiments are described above in order to illustrate the invention, the invention is not limited to the specific embodiments. The above-described methods of generating fast-path TCP ACKs are more generally applicable to generating fast-path responses back to transmitting devices. INID 10 can be part of a memory controller integrated circuit or an input/output (I/O) integrated circuit or a bridge integrated circuit of a microprocessor chip-set. In some embodiments, the network interface device is part of an I/O integrated circuit chip such as, for example, the Intel 82801 integrated circuit of the Intel 820 chip set. INID 10 may be integrated into the Intel 82815 Graphics and Memory Controller Hub, the Intel 440BX chipset, or the Apollo VT8501 MVP4 North Bridge chip. Multiple template headers can be used, one for each particular set of transport, network, and MAC protocols that is fast-path processed. Hardcoded receive sequencer 26 is, in some embodiments, replaced with a receive processor that executes instructions stored in static RAM or other suitable memory. The instructions executed by the receive processor are, in some embodiments, downloaded upon power-up of INID 10 into the memory on INID 10, thereby facilitating the periodic updating of receive processor functionality. The high and low priority transmit queues set forth above may be implemented in software or may be implemented in more specialized queue hardware. A hardware queue manager may or may not be used. Similarly, hardcoded transmit sequencer 27 is, in some embodiments, replaced with a transmit processor that executes instructions stored in static RAM or other suitable memory. Accordingly, various modifications, adaptations, and combinations of various features of the described embodiments can be practiced without departing from the scope of the invention as set forth in the following claims.
1. A method of outputting a first TCP/IP packet and a second TCP/IP packet from a network interface device, the first TCP/IP packet and the second TCP/IP packet being output to a network, comprising:
(a) storing first packet information on the network interface device;
(b) pushing a first pointer to the first packet information onto a first transmit queue of the network interface device;
(c) storing second packet information on the network interface device;
(d) pushing a second pointer to the second packet information onto a second transmit queue of the network interface device, after the first pointer has been pushed onto the first transmit queue; and
(e) popping the second pointer off the second transmit queue and then popping the first pointer off the first transmit queue, the popped second pointer being used to locate the second packet information, the located second packet information then being output from the network interface device in the form of a second TCP/IP packet, the popped first pointer being used to locate the first packet information, the located first packet information being output from the network interface device in the form of a first TCP/IP packet such that the second TCP/IP packet is output from the network interface device and to the network before the first TCP/IP packet is output from the network interface device and to the network.
2. The method of claim 1, wherein the first TCP/IP packet is a data packet, wherein the second TCP/IP packet is a control packet, and wherein the network interface device is coupled to a host computer by an input/output bus.
3. The method of claim 1, wherein the first transmit queue contains pointers associated with a first set of packets, and wherein the second transmit queue contains pointers associated with a second set of packets, the second set of packets having transmission priority over the first set of packets.
4. The method of claim 1, wherein the network interface device comprises a transmit sequencer, a memory, and MAC interface circuitry, the transmit sequencer causing the second packet information to be transferred from the memory to the MAC interface circuitry, the second TCP/IP packet being output from the network interface device through the MAC interface circuitry.
5. The method of claim 1, wherein the first TCP/IP packet is associated with a first TCP/IP connection, and wherein the second TCP/IP packet is associated with a second TCP/IP connection.
6. The method of claim 1, wherein the first packet information includes a header portion and a data payload portion.
7. The method of claim 1, wherein the first pointer is part of a buffer descriptor.
receiving onto the network interface device from the network a third packet;
fast-path processing the third packet on the network interface device such that a data payload portion of the third packet is written into a destination memory without a network protocol stack performing substantial transport or substantial network layer protocol processing on the third packet;
receiving onto the network interface device from the network a fourth packet; and
slow-path processing the fourth packet such that at least a data payload portion of the fourth packet is written into the destination memory, the network protocol stack performing substantial transport and substantial network layer protocol processing on the fourth packet.
9. The method of claim 1, wherein the second TCP/IP packet is a TCP ACK.
10. The method of claim 8, wherein the second TCP/IP packet is a TCP ACK.
11. The method of claim 1, wherein the second transmit queue is used for the transmission of TCP ACKs, and wherein the first transmit queue is used for the transmission of TCP/IP data packets, the second transmit queue being free of or substantially free of pointers to TCP/IP data packets.
12. The method of claim 8, wherein the network protocol stack is executed by a processor, the processor being a part of the network interface device.
13. The method of claim 8, wherein the network protocol stack is executed by a processor, the processor being a part of a host computer, the network interface device being coupled to the host computer.
14. A network interface device, comprising:
a memory containing first packet information and second packet information;
a processor that causes a first pointer to the first packet information to be pushed onto a first transmit queue before a second pointer to the second packet information is pushed onto a second transmit queue; and
a transmit mechanism that pops the second queue in preference to popping the first queue, the transmit mechanism popping the second pointer off the second queue and outputting the second packet information from the network interface device in the form of a second TCP/IP packet, the transmit mechanism popping the first pointer off the first queue and outputting the first packet information from the network interface device in the form of a first TCP/IP packet, the transmit mechanism popping the second pointer from the second queue before popping the first pointer off the first queue, the second TCP/IP packet being output from the network interface device before the first TCP/IP packet is output from the network interface device.
15. The network interface device of claim 14, wherein the first TCP/IP packet is a data packet, and wherein the second TCP/IP packet is a control packet.
16. The network interface device of claim 14, wherein the first TCP/IP packet is a data packet associated with a first TCP/IP connection, and wherein the second TCP/IP packet is a TCP ACK associated with a second TCP/IP connection.
17. The network interface device of claim 16, wherein the TCP/IP offload network interface device is operatively coupled to a host computer, the host computer executing a protocol processing stack.
18. The network interface device of claim 16, wherein the network interface device includes a second processor, the second processor executing a protocol processing stack.
19. The network interface device of claim 16, wherein a template header having TCP fields and IP fields is stored on the network interface device, and wherein the processor executes a transmit finite state machine, the transmit finite state machine filling in the TCP fields and the IP fields of the template header, the filled in template header forming at least a part of the second packet information.
20. The network interface device of claim 19, wherein the transmit finite state machine does not include a TCP protocol processing layer and a discrete IP protocol processing layer, but rather the transmit finite state machine covers both TCP and IP protocol processing.
US11/656,809 1997-10-14 2007-01-22 TCP/IP offload device with fast-path TCP ACK generating and transmitting mechanism Active 2019-10-28 US7694024B2 (en)
US6180997P true 1997-10-14 1997-10-14
US09/067,544 US6226680B1 (en) 1997-10-14 1998-04-27 Intelligent network interface system method for protocol processing
US9829698P true 1998-08-27 1998-08-27
US09/384,792 US6434620B1 (en) 1998-08-27 1999-08-27 TCP/IP offload network interface device
US09/439,603 US6247060B1 (en) 1997-10-14 1999-11-12 Passing a communication control block from host to a local device such that a message is processed on the device
US09/464,283 US6427173B1 (en) 1997-10-14 1999-12-15 Intelligent network interfaced device and system for accelerated communication
US09/802,426 US7042898B2 (en) 1997-10-14 2001-03-09 Reducing delays associated with inserting a checksum into a network message
US10/085,802 US7167927B2 (en) 1997-10-14 2002-02-26 TCP/IP offload device with fast-path TCP ACK generating and transmitting mechanism
US11/656,809 US7694024B2 (en) 1997-10-14 2007-01-22 TCP/IP offload device with fast-path TCP ACK generating and transmitting mechanism
US09/384,792 Continuation-In-Part US6434620B1 (en) 1998-08-27 1999-08-27 TCP/IP offload network interface device
US09/802,426 Continuation-In-Part US7042898B2 (en) 1997-10-14 2001-03-09 Reducing delays associated with inserting a checksum into a network message
US10/085,802 Continuation US7167927B2 (en) 1997-10-14 2002-02-26 TCP/IP offload device with fast-path TCP ACK generating and transmitting mechanism
US11/656,809 Continuation-In-Part US7694024B2 (en) 1997-10-14 2007-01-22 TCP/IP offload device with fast-path TCP ACK generating and transmitting mechanism
US09/439,603 Continuation-In-Part US6247060B1 (en) 1997-10-14 1999-11-12 Passing a communication control block from host to a local device such that a message is processed on the device
US20070118665A1 US20070118665A1 (en) 2007-05-24
US7694024B2 true US7694024B2 (en) 2010-04-06
ID=27370138
US10/085,802 Expired - Fee Related US7167927B2 (en) 1997-10-14 2002-02-26 TCP/IP offload device with fast-path TCP ACK generating and transmitting mechanism
US11/656,809 Active 2019-10-28 US7694024B2 (en) 1997-10-14 2007-01-22 TCP/IP offload device with fast-path TCP ACK generating and transmitting mechanism
US (2) US7167927B2 (en)
US20040215814A1 (en) * 2003-02-15 2004-10-28 Samsung Electronics Co., Ltd. Packet forwarding system having an efficient packet management unit and an operation method thereof
US20110270976A1 (en) * 2008-09-19 2011-11-03 Masama Yasuda Network protocol processing system and network protocol processing method
US20120089753A1 (en) * 2010-10-06 2012-04-12 Lsi Corporation System and method for coordinating control settings for hardware-automated i/o processors
US8218555B2 (en) * 2001-04-24 2012-07-10 Nvidia Corporation Gigabit ethernet adapter
US7535913B2 (en) * 2002-03-06 2009-05-19 Nvidia Corporation Gigabit ethernet adapter supporting the iSCSI and IPSEC protocols
US9098297B2 (en) 1997-05-08 2015-08-04 Nvidia Corporation Hardware accelerator for an object-oriented programming language
US6765901B1 (en) 1998-06-11 2004-07-20 Nvidia Corporation TCP/IP/PPP modem
AU7060300A (en) 1999-08-16 2001-03-13 Iready Corporation Internet jack
US6911652B2 (en) * 2000-03-22 2005-06-28 Jonathan A. Walkenstein Low light imaging device
AU5361301A (en) 2000-04-17 2001-10-30 Circadence Corp System and method for shifting functionality between multiple web servers
US20110128972A1 (en) 2000-04-17 2011-06-02 Randy Thornton Peer to peer dynamic network link acceleration
US8024481B2 (en) * 2000-04-17 2011-09-20 Circadence Corporation System and method for reducing traffic and congestion on distributed interactive simulation networks
US8065399B2 (en) 2000-04-17 2011-11-22 Circadence Corporation Automated network infrastructure test and diagnostic system and method therefor
US20020116397A1 (en) 2000-12-21 2002-08-22 Berg Mitchell T. Method and system for communicating an information packet through multiple router devices
US7512686B2 (en) * 2000-12-21 2009-03-31 Berg Mitchell T Method and system for establishing a data structure of a connection with a client
US20070253430A1 (en) * 2002-04-23 2007-11-01 Minami John S Gigabit Ethernet Adapter
US7016304B2 (en) * 2001-05-18 2006-03-21 Intel Corporation Link level retry scheme
US6693910B2 (en) * 2002-06-28 2004-02-17 Interdigital Technology Corporation System and method for avoiding stall of an H-ARQ reordering buffer in a receiver
US7313623B2 (en) * 2002-08-30 2007-12-25 Broadcom Corporation System and method for TCP/IP offload independent of bandwidth delay product
US8180928B2 (en) * 2002-08-30 2012-05-15 Broadcom Corporation Method and system for supporting read operations with CRC for iSCSI and iSCSI chimney
US7305493B2 (en) * 2002-11-27 2007-12-04 Intel Corporation Embedded transport acceleration architecture
US7596634B2 (en) * 2002-12-12 2009-09-29 Millind Mittal Networked application request servicing offloaded from host
US7324547B1 (en) 2002-12-13 2008-01-29 Nvidia Corporation Internet protocol (IP) router residing in a processor chipset
US7362772B1 (en) 2002-12-13 2008-04-22 Nvidia Corporation Network processing pipeline chipset for routing and host packet processing
KR100449806B1 (en) * 2002-12-23 2004-09-22 한국전자통신연구원 A network-storage apparatus for high-speed streaming data transmission through network
US7957409B2 (en) * 2003-01-23 2011-06-07 Cisco Technology, Inc. Methods and devices for transmitting data between storage area networks
US7738493B2 (en) * 2003-01-23 2010-06-15 Cisco Technology, Inc. Methods and devices for transmitting data between storage area networks
US20040184470A1 (en) * 2003-03-18 2004-09-23 Airspan Networks Inc. System and method for data routing
US7330484B2 (en) * 2003-04-23 2008-02-12 Sun Microsystems, Inc. Method and system for transmitting packet chains
US7363572B2 (en) * 2003-06-05 2008-04-22 Nvidia Corporation Editing outbound TCP frames and generating acknowledgements
US7406533B2 (en) * 2003-10-08 2008-07-29 Seiko Epson Corporation Method and apparatus for tunneling data through a single port
US8549170B2 (en) * 2003-12-19 2013-10-01 Nvidia Corporation Retransmission system and method for a transport offload engine
TWI239734B (en) * 2004-03-02 2005-09-11 Ind Tech Res Inst Full hardware based TCP/IP traffic offload engine (TOE) device and method thereof
US7430204B2 (en) * 2004-03-26 2008-09-30 Canon Kabushiki Kaisha Internet protocol tunnelling using templates
AU2005201275B2 (en) * 2004-03-26 2007-09-20 Canon Kabushiki Kaisha Internet protocol tunnelling using templates
US7500012B2 (en) * 2004-03-31 2009-03-03 International Business Machines Corporation Method for controlling dataflow to a central system from distributed systems
JP2005303356A (en) * 2004-04-06 2005-10-27 Oki Electric Ind Co Ltd Transfer processing apparatus
JP4343760B2 (en) * 2004-04-28 2009-10-14 株式会社日立製作所 Network protocol processing unit
US7957379B2 (en) * 2004-10-19 2011-06-07 Nvidia Corporation System and method for processing RX packets in high speed network applications using an RX FIFO buffer
US7392323B2 (en) * 2004-11-16 2008-06-24 Seiko Epson Corporation Method and apparatus for tunneling data using a single simulated stateful TCP connection
US7853957B2 (en) * 2005-04-15 2010-12-14 Intel Corporation Doorbell mechanism using protection domains
US7639715B1 (en) 2005-09-09 2009-12-29 Qlogic, Corporation Dedicated application interface for network systems
US20070091900A1 (en) * 2005-10-20 2007-04-26 Nokia Corporation Prioritized control packet delivery for transmission control protocol (TCP)
US20080040519A1 (en) * 2006-05-02 2008-02-14 Alacritech, Inc. Network interface device with 10 Gb/s full-duplex transfer rate
US8190698B2 (en) 2006-06-30 2012-05-29 Microsoft Corporation Efficiently polling to determine completion of a DMA copy operation
US7773546B2 (en) * 2006-11-21 2010-08-10 Broadcom Corporation System and method for a software-based TCP/IP offload engine for digital media renderers
US7746901B2 (en) * 2006-12-14 2010-06-29 Oracle America, Inc. Method and system for offloaded transport layer protocol switching
US8170023B2 (en) * 2007-02-20 2012-05-01 Broadcom Corporation System and method for a software-based TCP/IP offload engine for implementing efficient digital media streaming over internet protocol networks
US7908624B2 (en) * 2007-06-18 2011-03-15 Broadcom Corporation System and method for just in time streaming of digital programs for network recording and relaying over internet protocol network
US8509080B2 (en) * 2009-06-29 2013-08-13 The Chinese University Of Hong Kong Network traffic accelerator
US8412831B2 (en) * 2009-08-03 2013-04-02 Brocade Communications Systems, Inc. Per priority TCP quality of service
EP2541843B1 (en) * 2010-02-22 2014-11-19 Nec Corporation Communication control system, switching node, communication control method and communication control program
JP6045505B2 (en) 2010-12-09 2016-12-14 アイピー レザボア，エルエルシー．ＩＰ Ｒｅｓｅｒｖｏｉｒ， ＬＬＣ． A method and apparatus for managing the order in financial markets
US9386088B2 (en) * 2011-11-29 2016-07-05 A10 Networks, Inc. Accelerating service processing using fast path TCP
US9185125B2 (en) 2012-01-31 2015-11-10 Db Networks, Inc. Systems and methods for detecting and mitigating threats to a structured data storage system
US9100291B2 (en) 2012-01-31 2015-08-04 Db Networks, Inc. Systems and methods for extracting structured application data from a communications link
US9525642B2 (en) 2012-01-31 2016-12-20 Db Networks, Inc. Ordering traffic captured on a data connection
US20140180904A1 (en) * 2012-03-27 2014-06-26 Ip Reservoir, Llc Offload Processing of Data Packets Containing Financial Market Data
CN102710389B (en) 2012-04-18 2015-06-17 华为技术有限公司 Method and user equipment for transmitting uplink data
KR101502146B1 (en) 2013-09-24 2015-03-13 주식회사 케이티 Device for relaying home network signal in access network and method for relaying home network signal in access network using the same
EP3078175A4 (en) * 2013-12-04 2017-08-16 DB Networks Inc. Ordering traffic captured on a data connection
US9648444B2 (en) 2014-01-06 2017-05-09 Brian G. Agee Physically secure digital signal processing for wireless M2M networks
CN105517047B (en) * 2015-11-26 2018-11-27 京信通信系统（中国）有限公司 The base station traffic shaping method and system
US4366538A (en) 1980-10-31 1982-12-28 Honeywell Information Systems Inc. Memory controller with queue control apparatus
US4485460A (en) 1982-05-10 1984-11-27 Texas Instruments Incorporated ROM coupling reduction circuitry
US4485455A (en) 1971-07-19 1984-11-27 Texas Instruments Incorporated Single-chip semiconductor unit and key input for variable function programmed system
US4700185A (en) 1984-12-26 1987-10-13 Motorola Inc. Request with response mechanism and method for a local area network controller
US4991133A (en) 1988-10-07 1991-02-05 International Business Machines Corp. Specialized communications processor for layered protocols
US5056058A (en) 1989-03-13 1991-10-08 Hitachi, Ltd. Communication protocol for predicting communication frame type in high-speed processing system
US5058110A (en) 1989-05-03 1991-10-15 Ultra Network Technologies Protocol processor
US5097442A (en) 1985-06-20 1992-03-17 Texas Instruments Incorporated Programmable depth first-in, first-out memory
US5212778A (en) 1988-05-27 1993-05-18 Massachusetts Institute Of Technology Message-driven processor in a concurrent computer
US5280477A (en) 1992-08-17 1994-01-18 E-Systems, Inc. Network synchronous data distribution system
US5412782A (en) 1992-07-02 1995-05-02 3Com Corporation Programmed I/O ethernet adapter with early interrupts for accelerating data transfer
US5418912A (en) 1990-08-20 1995-05-23 International Business Machines Corporation System and method for controlling buffer transmission of data packets by limiting buffered data packets in a communication session
US5448566A (en) 1993-11-15 1995-09-05 International Business Machines Corporation Method and apparatus for facilitating communication in a multilayer communication architecture via a dynamic communication channel
US5511169A (en) 1992-03-02 1996-04-23 Mitsubishi Denki Kabushiki Kaisha Data transmission apparatus and a communication path management method therefor
US5535375A (en) 1992-04-20 1996-07-09 International Business Machines Corporation File manager for files shared by heterogeneous clients
US5574919A (en) 1991-08-29 1996-11-12 Lucent Technologies Inc. Method for thinning a protocol
US5590328A (en) 1991-07-25 1996-12-31 Mitsubishi Denki Kabushiki Kaisha Protocol parallel processing apparatus having a plurality of CPUs allocated to process hierarchical protocols
US5629933A (en) 1995-06-07 1997-05-13 International Business Machines Corporation Method and system for enhanced communication in a multisession packet based communication system
US5633780A (en) 1994-12-21 1997-05-27 Polaroid Corporation Electrostatic discharge protection device
US5642482A (en) 1992-12-22 1997-06-24 Bull, S.A. System for network transmission using a communication co-processor comprising a microprocessor to implement protocol layer and a microprocessor to manage DMA
US5664114A (en) 1995-05-16 1997-09-02 Hewlett-Packard Company Asynchronous FIFO queuing system operating with minimal queue status
US5678060A (en) 1993-10-28 1997-10-14 Hitachi, Ltd. System for executing high speed communication protocol processing by predicting protocol header of next frame utilizing successive analysis of protocol header until successful header retrieval
US5682534A (en) 1995-09-12 1997-10-28 International Business Machines Corporation Transparent local RPC optimization
US5692130A (en) 1992-01-14 1997-11-25 Ricoh Company, Ltd. Method for selectively using one or two communication channel by a transmitting data terminal based on data type and channel availability
US5699317A (en) 1992-01-22 1997-12-16 Ramtron International Corporation Enhanced DRAM with all reads from on-chip cache and all writers to memory array
US5701516A (en) 1992-03-09 1997-12-23 Auspex Systems, Inc. High-performance non-volatile RAM protected write cache accelerator system employing DMA and data transferring scheme
US5727142A (en) 1996-05-03 1998-03-10 International Business Machines Corporation Method for a non-disruptive host connection switch after detection of an error condition or during a host outage or failure
US5742765A (en) 1996-06-19 1998-04-21 Pmc-Sierra, Inc. Combination local ATM segmentation and reassembly and physical layer device
US5749095A (en) 1996-07-01 1998-05-05 Sun Microsystems, Inc. Multiprocessing system configured to perform efficient write operations
US5752078A (en) 1995-07-10 1998-05-12 International Business Machines Corporation System for minimizing latency data reception and handling data packet error if detected while transferring data packet from adapter memory to host memory
US5751715A (en) 1996-08-08 1998-05-12 Gadzoox Microsystems, Inc. Accelerator fiber channel hub and protocol
US5758084A (en) 1995-02-27 1998-05-26 Hewlett-Packard Company Apparatus for parallel client/server communication having data structures which stored values indicative of connection state and advancing the connection state of established connections
US5758089A (en) 1995-11-02 1998-05-26 Sun Microsystems, Inc. Method and apparatus for burst transferring ATM packet header and data to a host computer system
US5758186A (en) 1995-10-06 1998-05-26 Sun Microsystems, Inc. Method and apparatus for generically handling diverse protocol method calls in a client/server computer system
US5758194A (en) 1993-11-30 1998-05-26 Intel Corporation Communication apparatus for handling networks with different transmission protocols by stripping or adding data to the data stream in the application layer
US5768618A (en) 1995-12-21 1998-06-16 Ncr Corporation Method for performing sequence of actions in device connected to computer in response to specified values being written into snooped sub portions of address space
US5771349A (en) 1992-05-12 1998-06-23 Compaq Computer Corp. Network packet switch using shared memory for repeating and bridging packets at media rate
US5778013A (en) 1993-02-05 1998-07-07 Hewlett-Packard Company Method and apparatus for verifying CRC codes
US5790804A (en) 1994-04-12 1998-08-04 Mitsubishi Electric Information Technology Center America, Inc. Computer network interface and network protocol with direct deposit messaging
US5802580A (en) 1994-09-01 1998-09-01 Mcalpine; Gary L. High performance digital electronic system architecture and memory circuit thereof
US5809527A (en) 1993-12-23 1998-09-15 Unisys Corporation Outboard file cache system
US5812775A (en) 1995-07-12 1998-09-22 3Com Corporation Method and apparatus for internetworking buffer management
US5815646A (en) 1993-04-13 1998-09-29 C-Cube Microsystems Decompression processor for video applications
US5828835A (en) 1995-05-10 1998-10-27 3Com Corporation High throughput message passing process using latency and reliability classes
US5848293A (en) 1995-11-03 1998-12-08 Sun Microsystems, Inc. Method and apparatus for transmission and processing of virtual commands
US5878225A (en) 1996-06-03 1999-03-02 International Business Machines Corporation Dual communication services interface for distributed transaction processing
US5898713A (en) 1997-08-29 1999-04-27 Cisco Technology, Inc. IP checksum offload
US5930830A (en) 1997-01-13 1999-07-27 International Business Machines Corporation System and method for concatenating discontiguous memory pages
US5935205A (en) 1995-06-22 1999-08-10 Hitachi, Ltd. Computer system having a plurality of computers each providing a shared storage access processing mechanism for controlling local/remote access to shared storage devices
US5950203A (en) 1997-12-31 1999-09-07 Mercury Computer Systems, Inc. Method and apparatus for high-speed access to and sharing of storage devices on a networked digital data processing system
US5970804A (en) 1996-04-26 1999-10-26 Trustees Of Tufts College Methods and apparatus for analysis of complex mixtures
US5987022A (en) 1996-12-27 1999-11-16 Motorola, Inc. Method for transmitting multiple-protocol packetized data
US5996024A (en) 1998-01-14 1999-11-30 Emc Corporation Method and apparatus for a SCSI applications server which extracts SCSI commands and data from message and encapsulates SCSI responses to provide transparent operation
US6005849A (en) 1997-09-24 1999-12-21 Emulex Corporation Full-duplex communication processor which can be used for fibre channel frames
US6009478A (en) 1997-11-04 1999-12-28 Adaptec, Inc. File array communications interface for communicating between a host computer and an adapter
US6016513A (en) 1998-02-19 2000-01-18 3Com Corporation Method of preventing packet loss during transfers of data packets between a network interface card and an operating system of a computer
US6021446A (en) 1997-07-11 2000-02-01 Sun Microsystems, Inc. Network device driver performing initial packet processing within high priority hardware interrupt service routine and then finishing processing within low priority software interrupt service routine
US6038562A (en) 1996-09-05 2000-03-14 International Business Machines Corporation Interface to support state-dependent web applications accessing a relational database
US6044438A (en) 1997-07-10 2000-03-28 International Business Machiness Corporation Memory controller for controlling memory accesses across networks in distributed shared memory processing systems
US6057863A (en) 1997-10-31 2000-05-02 Compaq Computer Corporation Dual purpose apparatus, method and system for accelerated graphics port and fibre channel arbitrated loop interfaces
US6065096A (en) 1997-09-30 2000-05-16 Lsi Logic Corporation Integrated single chip dual mode raid controller
US6067569A (en) 1997-07-10 2000-05-23 Microsoft Corporation Fast-forwarding and filtering of network packets in a computer system
US6078733A (en) 1996-03-08 2000-06-20 Mitsubishi Electric Information Technolgy Center America, Inc. (Ita) Network interface having support for message processing and an interface to a message coprocessor
US6097734A (en) 1997-04-30 2000-08-01 Adaptec, Inc. Programmable reassembly of data received in an ATM network
US6101555A (en) 1998-01-12 2000-08-08 Adaptec, Inc. Methods and apparatus for communicating between networked peripheral devices
US6111673A (en) 1998-07-17 2000-08-29 Telcordia Technologies, Inc. High-throughput, low-latency next generation internet networks using optical tag switching
US6115615A (en) 1996-02-26 2000-09-05 Fuji Xerox Co., Ltd. Cellular communication network and its communication method
US6141705A (en) 1998-06-12 2000-10-31 Microsoft Corporation System for querying a peripheral device to determine its processing capabilities and then offloading specific processing tasks from a host to the peripheral device when needed
US6145017A (en) 1997-08-05 2000-11-07 Adaptec, Inc. Data alignment system for a hardware accelerated command interpreter engine
US6181705B1 (en) 1993-12-21 2001-01-30 International Business Machines Corporation System and method for management a communications buffer
US6202105B1 (en) 1998-06-02 2001-03-13 Adaptec, Inc. Host adapter capable of simultaneously transmitting and receiving data of multiple contexts between a computer bus and peripheral bus
US6223242B1 (en) 1998-09-28 2001-04-24 Sifera, Inc. Linearly expandable self-routing crossbar switch
US20010004354A1 (en) 1999-05-17 2001-06-21 Jolitz Lynne G. Accelerator system and method
US20010013059A1 (en) 1998-10-27 2001-08-09 Colin Scott Dawson System and method for server-to-server data storage in a network environment
US20010014954A1 (en) 1998-05-11 2001-08-16 Purcell Brian T. System and method for fail-over data transport
US20010014892A1 (en) 2000-02-02 2001-08-16 Gaither Blaine D. Method and apparatus for transating virtual path file access operations to physical file path access
US6289023B1 (en) 1997-09-25 2001-09-11 Hewlett-Packard Company Hardware checksum assist for network protocol stacks
US20010025315A1 (en) 1999-05-17 2001-09-27 Jolitz Lynne G. Term addressable memory of an accelerator system and method
US6298403B1 (en) 1998-06-02 2001-10-02 Adaptec, Inc. Host adapter having a snapshot mechanism
US6324649B1 (en) 1998-03-02 2001-11-27 Compaq Computer Corporation Modified license key entry for pre-installation of software
US20010048681A1 (en) 2000-03-24 2001-12-06 International Business Machines Corporation Wire speed reassembly of data frames
US20010053148A1 (en) 2000-03-24 2001-12-20 International Business Machines Corporation Network adapter with embedded deep packet processing
US6343360B1 (en) 1999-05-13 2002-01-29 Microsoft Corporation Automated configuration of computing system using zip code data
US6345301B1 (en) 1999-03-30 2002-02-05 Unisys Corporation Split data path distributed network protocol
US6356951B1 (en) 1999-03-01 2002-03-12 Sun Microsystems, Inc. System for parsing a packet for conformity with a predetermined protocol using mask and comparison values included in a parsing instruction
US6385647B1 (en) 1997-08-18 2002-05-07 Mci Communications Corporations System for selectively routing data via either a network that supports Internet protocol or via satellite transmission network based on size of the data
US6389468B1 (en) 1999-03-01 2002-05-14 Sun Microsystems, Inc. Method and apparatus for distributing network traffic processing on a multiprocessor computer
US20020073223A1 (en) 1998-09-28 2002-06-13 Raytheon Company, A Delaware Corporation Method and system for scheduling network communication
US6421742B1 (en) 1999-10-29 2002-07-16 Intel Corporation Method and apparatus for emulating an input/output unit when transferring data over a network
US6434651B1 (en) 1999-03-01 2002-08-13 Sun Microsystems, Inc. Method and apparatus for suppressing interrupts in a high-speed network environment
US20020112175A1 (en) 2000-12-13 2002-08-15 Makofka Douglas S. Conditional access for functional units
US6453360B1 (en) 1999-03-01 2002-09-17 Sun Microsystems, Inc. High performance network interface
US6487654B2 (en) 1997-08-01 2002-11-26 Micron Technology, Inc. Virtual shadow registers and virtual register windows
US6487202B1 (en) 1997-06-30 2002-11-26 Cisco Technology, Inc. Method and apparatus for maximizing memory throughput
US6490631B1 (en) 1997-03-07 2002-12-03 Advanced Micro Devices Inc. Multiple processors in a row for protocol acceleration
US6502144B1 (en) 1998-01-19 2002-12-31 Canon Kabushiki Kaisha Data processing apparatus with communication feature, and communication method in a data processing apparatus
US6526446B1 (en) 1999-04-27 2003-02-25 3Com Corporation Hardware only transmission control protocol segmentation for a high performance network interface card
US20030066011A1 (en) 2001-04-12 2003-04-03 Siliquent Technologies Ltd. Out-of-order calculation of error detection codes
US6570884B1 (en) 1999-11-05 2003-05-27 3Com Corporation Receive filtering for communication interface
US20030110344A1 (en) 1996-09-18 2003-06-12 Andre Szczepanek Communications systems, apparatus and methods
US20030165160A1 (en) 2001-04-24 2003-09-04 Minami John Shigeto Gigabit Ethernet adapter
US6648611B2 (en) 1999-07-30 2003-11-18 Torque-Traction Technologies, Inc. Gerotor pump having an eccentric ring housing with an integral pressure chamber
US20040054814A1 (en) 2002-09-17 2004-03-18 Mcdaniel Scott S. System and method for handling frames in multiple stack environments
US20040059926A1 (en) 2002-09-20 2004-03-25 Compaq Information Technology Group, L.P. Network interface controller with firmware enabled licensing features
US20040153578A1 (en) 2002-03-08 2004-08-05 Uri Elzur System and method for handling transport protocol segments
US20040246974A1 (en) 2003-06-05 2004-12-09 Gyugyi Paul J. Storing and accessing TCP connection information
US7093099B2 (en) 2002-12-12 2006-08-15 Alacritech, Inc. Native lookup instruction for file-access processor searching a three-level lookup cache for variable-length keys
US7254696B2 (en) 2002-12-12 2007-08-07 Alacritech, Inc. Functional-level instruction-set computer architecture for processing application-layer content-service requests such as file-access requests
US5485455A (en) * 1994-01-28 1996-01-16 Cabletron Systems, Inc. Network having secure fast packet switching and guaranteed quality of service
US6078564A (en) * 1996-08-30 2000-06-20 Lucent Technologies, Inc. System for improving data throughput of a TCP/IP network connection with slow return channel
2002-02-26 US US10/085,802 patent/US7167927B2/en not_active Expired - Fee Related
2007-01-22 US US11/656,809 patent/US7694024B2/en active Active
US5794061A (en) 1995-08-16 1998-08-11 Microunity Systems Engineering, Inc. General purpose, multiple precision parallel operation, programmable media processor
US6021507A (en) 1996-05-03 2000-02-01 International Business Machines Corporation Method for a non-disruptive host connection switch after detection of an error condition or during a host outage or failure
US20040213290A1 (en) 1998-06-11 2004-10-28 Johnson Michael Ward TCP/IP/PPP modem
US6370599B1 (en) 1998-06-12 2002-04-09 Microsoft Corporation System for ascertaining task off-load capabilities of a device and enabling selected capabilities and when needed selectively and dynamically requesting the device to perform the task
US6657757B1 (en) 1998-07-17 2003-12-02 The Regents Of The University Of California High-throughput low-latency next generation internet network using optical label switching and high-speed optical header generation detection and reinsertion
"Comparison of Novell Netware and TCP/IP Protocol Architectures", by J.S. Carbone, 19 pages, printed Apr. 10, 1998.
"File System Design for an NFS File Server Appliance", Article by D. Hitz, et al., 13 pages.
"Toshiba Delivers First Chips to Make Consumer Devices Internet-Ready Based on iReady's Design," Press Release Oct. 1998, 3 pages, printed Nov. 28, 1998.
"Two-Way TCP Traffic Over Rate Controlled Channels: Effects and Analysis", by Kalampoukas et al., IEEE Transactions on Networking, vol. 6, No. 6, Dec. 1998, 17 pages.
Adaptec article entitled "AEA-7110C-a DuraSAN product", 11 pages, printed Oct. 1, 2001.
Adaptec article entitled "EtherStorage Frequently Asked Questions", 5 pages, printed Jul. 19, 2000.
Adaptec article entitled "EtherStorage White Paper", 7 pages, printed Jul. 19, 2000.
Adaptec Press Release article entitled "Adaptec Announces EtherStorage Technology", 2 pages, May 4, 2000, printed Jun. 14, 2000.
Andrew S. Tanenbaum, Computer Networks, Third Edition, 1996, ISBN 0-13-349945-6.
Article from Rice University entitled "LRP: A New Network Subsystem Architecture for Server Systems", by Peter Druschel and Gaurav Banga, 14 pages.
Beach, Bob, IEEE Computer Society Press publication entitled, "UltraNet: An Architecture for Gigabit Networking", from 15th Conference on Local Computer Networks, 18 pages, Sep. 30-Oct. 3, 1990.
CBS Market Watch article entitled "Montreal Start-Up Battles Data Storage Botttleneck", by S. Taylor, dated Mar. 5, 2000, 2 pages, printed Mar. 7, 2000.
Chesson et al., IEEE Syposium Record entitled, "The Protocol Engine Chipset", from Hot Chips III, 16 pages, Aug. 26-27, 1991.
CIBC World Markets article entitled "Computers; Storage", by J. Berlino et al., 9 pages, dated Aug. 7, 2000.
EETimes article entitled "Tuner for Toshiba, Toshiba Taps iReady for Internet Tuner", by David Lammers, 2 pages, printed Nov. 2, 1998.
EETimes article entitled Enterprise System Uses Flexible Spec, dated Aug. 10, 1998, printed Nov. 25, 1998, 3 pages.
Form 10-K for Exelan, Inc., for the fiscal year ending Dec. 31, 1987 (10 pages).
Form 10-K for Exelan, Inc., for the fiscal year ending Dec. 31, 1988 (10 pages).
Gigabit Ethernet Technical Brief, Achieving End-to-End Performance. Alteon Networks, Inc., First Edition, Sep. 1996, 15 pages.
Intel article entitled "Solving Server Bottlenecks with Intel Server Adapters", Copyright Intel Corporation, 1999, 8 pages.
Internet pages directed to Technical Brief on Alteon Ethernet Gigabit NIC technology, www.alteon.com, 14 pages, printed Mar. 15, 1997.
Internet pages entitled "DART: Fast Application Level Networking via Data-Copy Avoidance," by Robert J. Walsh, printed Jun. 3, 1999, 25 pages.
Internet pages entitled "Hardware Assisted Protocol Processing", (which Eugene Feinber is working on), 1 page, printed Nov. 25, 1998.
Internet pages entitled "Smart Ethernet Network Interface Cards", which Berend Ozceri is developing, printed Nov. 25, 1998, 2 pages.
Internet pages entitled Technical White Paper-Xpoint's Disk to LAN Acceleration Solution for Windows NT Server, printed Jun. 5, 1997, 15 pages.
Internet pages entitled: A Guide to the Paragon XP/S-A7 Supercomputer at Indiana University. 13 pages, printed Dec. 21, 1998.
Internet pages entitled: Asante and 100BASE-T Fast Ethernet. 7 pages, printed May 27, 1997.
Internet pages entitled: Northridge/Southbridge vs. Intel Hub Architecture, 4 pages, printed Feb. 19, 2001.
Internet pages from iReady Products, web sitehttp://www.ireadyco.com/products,html, 2 pages, downloaded Nov. 25, 1998.
Internet pages of InterProphet entitled "Frequently Asked Questions", by Lynne Jolitz, printed Jun. 14, 2000, 4 pages.
Internet pages of Xaqti corporation entitled "GigaPower Protocol Processor Product Review," printed Nov. 25, 1999, 4 pages.
Internet pages of Xpoint Technologies, Inc. entitled "Smart LAN Work Requests", 5 pages, printed Dec. 19, 1997.
Internet RFC/STD/FYI/BCP Archives article with heading "RFC2140" entitled "TCP Control Block Interdependence", web address http://www.faqs.org/rfcs/rfc2140.html, 9 pages, printed Sep. 20, 2002.
Internet-draft article entitled "SCSI/TCP (SCSI over TCP)", by J. Satran et al., 38 pages, dated Feb. 2000, printed May 19, 2000.
Interprophet article entitled "Technology", http://www.interprophet.com/technology.html, 17 pages, printed Mar. 1, 2000.
iReady article entitled "About Us Introduction", Internet pages fromhttp://www.iReadyco.com/about.html, 3 pages, printed Nov. 25, 1998.
iReady Corporation, article entitled "The I-1000 Internet Tuner", 2 pages, date unknown.
iReady News Archive article entitled "Revolutionary Approach to Consumer Electronics Internet Connectivity Funded", San Jose, CA, Nov. 20, 1997. 2 pages, printed Nov. 2, 1998.
iReady News Archive article entitled "Seiko Instruments Inc. (SII) Introduces World's First Internet-Ready Intelligent LCD Modules Based on iReady Technology," Santa Clara, CA and Chiba, Japan, Oct. 26, 1998. 2 pages, printed Nov. 2, 1998.
iReady News Archives article entitled "iReady Rounding Out Management Team with Two Key Executives", http://www.ireadyco.com/archives/keyexec.html, 2 pages, printed Nov. 28, 1998.
iReady News Archives, Toshiba, iReady shipping Internet chip, 1 page, printed Nov. 25, 1998.
IReady News article entitled "Toshiba Delivers First Chips to Make Consumer Devices Internet-Ready Based on iReady Design", Santa Clara, CA, and Tokyo, Japan, Oct. 14, 1998, printed Nov. 2, 1998, 3 pages.
iSCSI HBA article entitled "FCE-3210/6410 32 and 64-bit PCI-to-Fibre Channel HBA", 6 pages, printed Oct. 1, 2001.
iSCSI HBA article entitled "iSCSI and 2Gigabit fibre Channel Host Bus Adapters from Emulex, QLogic, Adaptec, JNI", 8 pages, printed Oct. 1, 2001.
ISCSI.com article entitled "iSCSI Storage", 2 pages, printed Oct. 1, 2001.
Jato Technologies article entitled Network Accelerator Chip Architecture, twelve-slide presentation, printed Aug. 19, 1998, 13 pages.
Koufopavlou et al., IEEE Global Telecommunications Conference, Globecom '92, presentation entitled, "Parallel TCP for High Performance Communication Subsystems", 7 pages, Dec. 6-9, 1992.
Lilienkamp et al., Publication entitled "Proposed Host-Front End Protocol", 56 pages, Dec. 1984.
Maclean et al., IEEE Global Telecommunications Conference, Globecom '91, presentation entitled, "An Outboard Processor for High Performance Implementation of Transport Layer Protocols", 7 pages, Dec. 2-5, 1991.
Merrill Lynch article entitled "Storage Futures", by S. Milunovich, 22 pages, dated May 10, 2000.
NEWSwatch article entitled "iReady internet Tuner to Web Enable Devices", Tuesday, Nov. 5, 1996, printed Nov. 2, 1998, 2 pages.
Publication entitled "Protocol Engine Handbook", 44 pages, Oct. 1990.
Richard Stevens, "TCP/IP Illustrated, vol. 1, The Protocols", pp. 325-326 (1994).
Ross et al., IEEE article entitled "FX1000: A high performance single chip Gigabit Ethernet NIC", from Compcon '97 Proceedings, 7 pages, Feb. 23-26, 1997.
Schwaderer et al., IEEE Computer Society Press publication entitled, "XTP in VLSI Protocol Decomposition for ASIC Implementation", from 15th Conference on Local Computer Networks, 5 pages, Sep. 30-Oct. 3, 1990.
Strayer et al., "Ch. 9: The Protocol Engine" from XTP: The Transfer Protocol, 12 pages, Jul. 1992.
Thia et al. Publication entitled "A Reduced Operational Protocol Engine (ROPE) for a multiple-layer bypass architecture," Protocols for High Speed Networks, pp. 224-239, 1995.
Thia et al. Publication entitled "High-Speed OSI Protocol Bypass Algorithm with Window Flow Control," Protocols for High Speed Networks, pp. 53-68, 1993.
U.S. Appl. No. 60/053,240, Titled: TCP/IP Network Accelerator and Method of Use, Filed Jul. 17, 1997, Inventor: William Jolizt et al.
U.S. Appl. No. 60/283,896, Titled: CRC Calculations for Out of Order PUDs, Filed Apr. 12, 2003, Inventor: Amit Oren, Assignee: Siliquent Technologies Ltd.
VIA Technologies, Inc. article entitled "VT8501 Apollo MVP4", pp. i-iv, 1-11, cover and copyright page, revision 1.3, Feb. 1, 2000.
WindRiver article entitled "Tornado: For Intelligent Network Acceleration", copyright Wind River Systems, 2001, 2 pages.
WindRiver White Paper entitled "Complete TCP/IP Offload for High-Speed Ethernet Networks", Copyright Wind River Systems, 2002, 7 pages.
Zilog product Brief entitled "Z85C30 CMOS SCC Serial Communication Controller", Zilog Inc., 3 pages, 1997.
US7961730B2 (en) * 2003-02-15 2011-06-14 Samsung Electronics Co., Ltd. Packet forwarding system having an efficient packet management unit and an operation method thereof
US8402183B2 (en) * 2010-10-06 2013-03-19 Lsi Corporation System and method for coordinating control settings for hardware-automated I/O processors
US7167927B2 (en) 2007-01-23
US20020095519A1 (en) 2002-07-18
US20070118665A1 (en) 2007-05-24
US7908372B2 (en) 2011-03-15 Token based flow control for data communication
US7813277B2 (en) 2010-10-12 Lockless bandwidth management for multiprocessor networking devices
US9055104B2 (en) 2015-06-09 Freeing transmit memory on a network interface device prior to receiving an acknowledgment that transmit data has been received by a remote device
Buonadonna et al. 1998 An implementation and analysis of the virtual interface architecture
US7962825B2 (en) 2011-06-14 System and methods for high rate hardware-accelerated network protocol processing
US7869355B2 (en) 2011-01-11 Network receive interface for high bandwidth hardware-accelerated packet processing
US9088451B2 (en) 2015-07-21 System and method for network interfacing in a multiple network environment
US7644188B2 (en) 2010-01-05 Distributing tasks in data communications
EP0577115B1 (en) 2000-11-02 Programmed I/O Ethernet adapter with early interrupts for accelerating data transfer
US7185266B2 (en) 2007-02-27 Network interface device for error detection using partial CRCS of variable length message portions
US6526446B1 (en) 2003-02-25 Hardware only transmission control protocol segmentation for a high performance network interface card
US8175116B2 (en) 2012-05-08 Multiprocessor system for aggregation or concatenation of packets
US8427945B2 (en) 2013-04-23 SoC device with integrated supports for Ethernet, TCP, iSCSI, RDMA and network application acceleration
EP1086421B1 (en) 2010-03-31 Method and computer program product for offloading processing tasks from software to hardware
US6272581B1 (en) 2001-08-07 System and method for encapsulating legacy data transport protocols for IEEE 1394 serial bus
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BOUCHER, LAURENCE B.;BLIGHTMAN, STEPHEN E. J.;CRAFT, PETER K.;AND OTHERS;REEL/FRAME:020681/0734;SIGNING DATES FROM 20020212 TO 20020221
Owner name: ALACRITECH, INC.,CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BOUCHER, LAURENCE B.;BLIGHTMAN, STEPHEN E. J.;CRAFT, PETER K.;AND OTHERS;SIGNING DATES FROM 20020212 TO 20020221;REEL/FRAME:020681/0734