Source: http://www.google.com/patents/US7796444?dq=6,712,702
Timestamp: 2014-03-15 20:36:46
Document Index: 778820058

Matched Legal Cases: ['Application No. 200580025143', 'Application No. 200580019388', 'Application No. 200580019389', 'Application No. 200580025143', 'Application No. 2007', 'Application No. 05755315', 'Application No. 05736981', 'Application No. 2007', 'Application No. 2007', 'Application No. 2007', 'Application No. 094114591', 'Application No. 7001028', 'Application No. 7025632', 'Application No. 05755315', 'Application No. 2007', 'Application No. 094119311']

Patent US7796444 - Concurrent programming of non-volatile memory - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsOne embodiment of the present invention includes applying a first value to a bit line, boosting word lines associated with the bit line and a common selection line to create a first condition based on the first value, and cutting off a boundary non-volatile storage element associated with the common...http://www.google.com/patents/US7796444?utm_source=gb-gplus-sharePatent US7796444 - Concurrent programming of non-volatile memoryAdvanced Patent SearchPublication numberUS7796444 B2Publication typeGrantApplication numberUS 11/936,086Publication dateSep 14, 2010Filing dateNov 7, 2007Priority dateJun 15, 2004Also published asCN101057299A, CN101057299B, DE602005024394D1, EP1759393A1, EP1759393B1, US7307884, US7570518, US7821835, US20050276108, US20080055994, US20080056002, US20080056003, WO2006001979A1Publication number11936086, 936086, US 7796444 B2, US 7796444B2, US-B2-7796444, US7796444 B2, US7796444B2InventorsDaniel C. GutermanOriginal AssigneeSandisk CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (49), Non-Patent Citations (29), Classifications (11), Legal Events (2) External Links: USPTO, USPTO Assignment, EspacenetConcurrent programming of non-volatile memoryUS 7796444 B2Abstract One embodiment of the present invention includes applying a first value to a bit line, boosting word lines associated with the bit line and a common selection line to create a first condition based on the first value, and cutting off a boundary non-volatile storage element associated with the common selection line to maintain the first condition for a particular non-volatile storage element associated with the bit line and common selection line. A second value is applied to the bit line and at least a subset of the word lines are boosted to create a second condition for a different non-volatile storage element associated with the bit line and common selection line. The second condition is based on the second value. The first condition and the second condition overlap in time. Both non-volatile storage elements are programmed concurrently, based on their associated conditions.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5712815Apr 22, 1996Jan 27, 1998Advanced Micro Devices, Inc.Multiple bits per-cell flash EEPROM capable of concurrently programming and verifying memory cells and reference cellsUS5841696Mar 5, 1997Nov 24, 1998Advanced Micro Devices, Inc.Non-volatile memory enabling simultaneous reading and writing by time multiplexing a decode pathUS5847998Dec 20, 1996Dec 8, 1998Advanced Micro Devices, Inc.Non-volatile memory array that enables simultaneous read and write operationsUS5894437Jan 23, 1998Apr 13, 1999Hyundai Elecronics America, Inc.Concurrent read/write architecture for a flash memoryUS5978267Oct 20, 1998Nov 2, 1999Advanced Micro Devices, Inc.Bit line biasing method to eliminate program disturbance in a non-volatile memory device and memory device employing the sameUS6064611Apr 6, 1998May 16, 2000Kabushiki Kaisha ToshibaSemiconductor memory deviceUS6091633Aug 9, 1999Jul 18, 2000Sandisk CorporationMemory array architecture utilizing global bit lines shared by multiple cellsUS6107659Mar 3, 1998Aug 22, 2000Mitsubishi Denki Kabushiki KaishaNonvolatile semiconductor memory device operable at high speed with low power supply voltage while preventing overerasing/overwritingUS6122193 *Jun 1, 1999Sep 19, 2000Kabushiki Kaisha ToshibaNon-volatile semiconductor memory capable of storing 1-bit data or multi-bit dataUS6141253Feb 17, 1999Oct 31, 2000Macronix International Co., Ltd.Electrically programmable semiconductor device with concurrent program and verification operationsUS6259624Nov 8, 1999Jul 10, 2001Sony CorporationNonvolatile semiconductor storage device and data writing method thereofUS6282117Mar 21, 2000Aug 28, 2001Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6307785Sep 6, 2000Oct 23, 2001Kabushiki Kaisha ToshibaNon-volatile semiconductor memory deviceUS6424566Feb 8, 2001Jul 23, 2002Advanced Micro Devices, Inc.Program reconnaissance to eliminate variations in vt distributions of multi-level cell flash memory designsUS6522585May 25, 2001Feb 18, 2003Sandisk CorporationDual-cell soft programming for virtual-ground memory arraysUS6525964Dec 21, 2001Feb 25, 2003Kabushiki Kaisha ToshibaSemiconductor memory deviceUS6529409Sep 10, 2001Mar 4, 2003Silicon Storage Technology, Inc.Integrated circuit for concurrent flash memory with uneven array architectureUS6529410 *Sep 20, 2000Mar 4, 2003Advanced Micro Devices, Inc.NAND array structure and method with buried layerUS6532172May 31, 2001Mar 11, 2003Sandisk CorporationSteering gate and bit line segmentation in non-volatile memoriesUS6731544 *Nov 8, 2001May 4, 2004Nexflash Technologies, Inc.Method and apparatus for multiple byte or page mode programming of a flash memory arrayUS6813187Sep 26, 2002Nov 2, 2004Samsung Electronics Co., Ltd.Bit line setup and discharge circuit for programming non-volatile memoryUS6845039Dec 18, 2002Jan 18, 2005Micron Technology, Inc.Programming methods for multi-level flash EEPROMSUS6859397Mar 5, 2003Feb 22, 2005Sandisk CorporationSource side self boosting technique for non-volatile memoryUS7023739 *Dec 5, 2003Apr 4, 2006Matrix Semiconductor, Inc.NAND memory array incorporating multiple write pulse programming of individual memory cells and method for operation of sameUS7031192Nov 7, 2003Apr 18, 2006Halo Lsi, Inc.Non-volatile semiconductor memory and driving methodUS7110300 *Feb 19, 2004Sep 19, 2006Stmicroelectronics S.R.L.Method of programming a multi-level, electrically programmable non-volatile semiconductor memoryUS7154779Jan 21, 2004Dec 26, 2006Sandisk CorporationNon-volatile memory cell using high-k material inter-gate programmingUS7177196Feb 14, 2002Feb 13, 2007Kabushiki Kaisha ToshibaNonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cellsUS7177197May 10, 2004Feb 13, 2007Sandisk CorporationLatched programming of memory and methodUS7307884Jun 15, 2004Dec 11, 2007Sandisk CorporationConcurrent programming of non-volatile memoryUS7525843Dec 30, 2006Apr 28, 2009Sandisk CorporationNon-volatile storage with adaptive body biasUS20020071312Dec 21, 2001Jun 13, 2002Kabushiki Kaisha ToshibaSemiconductor memory deviceUS20020118569 *Nov 20, 2001Aug 29, 2002Samsung Electronics Co., Ltd.Method of programming non-volatile semiconductor memory deviceUS20040032788Aug 12, 2003Feb 19, 2004Kabushiki Kaisha ToshibaNonvolatile semiconductor memoryUS20050015539Jan 9, 2002Jan 20, 2005Takashi HoriiMemory system and memory cardUS20050083735 *Oct 20, 2003Apr 21, 2005Jian ChenBehavior based programming of non-volatile memoryUS20070195598Feb 12, 2007Aug 23, 2007Gi-Ho ParkAccessing semiconductor memory device according to an address and additional access informationUS20070291542Jun 14, 2006Dec 20, 2007Micron Technology, Inc.Programming method for NAND flashUS20080123426Nov 2, 2006May 29, 2008Lutze Jeffrey WNon-volatile memory using multiple boosting modes for reduced program disturbUS20080298129Jul 7, 2008Dec 4, 2008Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cellJP2000149577A Title not availableJP2000149578A Title not availableJP2003196988A Title not availableJPH1131392A Title not availableJPH10134588A Title not availableJPH10283788A Title not availableTW394951B Title not availableTW556194B Title not availableWO1998008225A1Apr 16, 1997Feb 26, 1998Advanced Micro Devices IncErase method for page mode multiple bits-per-cell flash eeprom* Cited by examinerNon-Patent CitationsReference1Chinese Office Action dated Feb. 6, 2009 in Chinese Patent Application No. 200580025143.7.2Chinese Office Action dated Jan. 9, 2009 in Chinese Patent Application No. 200580019388.9.3Chinese Office Action dated Jan. 9, 2009 in Chinese Patent Application No. 200580019389.3.4Chinese Office Action dated Sep. 4, 2009 in Chinese Patent Application No. 200580025143.7.5English translation of Claims as Amended in Repsonse to Office Action filed Feb. 19, 2010 in Japanese Patent Application No. 2007-516526.6European Office Action dated Apr. 14, 2009 in European Patent Application No. 05755315.8.7European Office Action dated Aug. 20, 2008 in European Patent Application No. 05736981.1.8International Search Report and Written Opinion of the International Searching Authority dated Nov. 16, 2005 in PCT Application No. PCT/US2005/019393.9International Search Report dated Nov. 16, 2005 in PCT Application No. PCT/US2005/019393.10Japanese Notice of Reasons for Rejection (non-final office action) mailed Dec. 1, 2009 in Japanese Patent Application No. 2007-511393.11Japanese Notice of Reasons for Rejection (non-final office action) mailed Dec. 1, 2009 in Japanese Patent Application No. 2007-511394.12Japanese Notice of Reasons for Rejection (non-final office action) mailed Dec. 1, 2009 in Japanese Patent Application No. 2007-516526.13Notice of Allowance and Fee(s) Due dated Apr. 1, 2009 in U.S. Appl. No. 11/936,084.14Notice of Allowance and Fee(s) Due dated Sep. 17, 2009 in U.S. Appl. No. 11/936,081.15Notice of Allowance dated Apr. 7, 2008, U.S. Appl. No. 11/945,203.16Notice of Allowance dated Aug. 2, 2007, U.S. Appl. No. 11/392,901, filed Mar. 29, 2006.17Notice of Allowance dated Jun. 18, 2010 in U.S. Appl. No. 11/936,081.18Notice of Allowance dated Jun. 26, 2007, U.S. Appl. No. 11/207,260, filed Aug. 18, 2005.19Office Action and Search Report dated Mar. 2008, Taiwan Patent Application No. 094114591.20Office Action dated Apr. 29, 2008, Korean Patent Application No. 7001028/2007.21Office Action dated Jan. 14, 2010, U.S. Appl. No. 11/936,081.22Office Action dated Jan. 30, 2008, Korean Patent Application No. 7025632/2006.23Preliminary Amendment dated Nov. 30, 2007, U.S. Appl. No. 11/936,081, filed Nov. 7, 2007.24Preliminary Amendment dated Nov. 30, 2007, U.S. Appl. No. 11/936,084, filed Nov. 7, 2007.25Response to European Office Action filed Oct. 23, 2009 in European Patent Application No. 05755315.8.26Response to Office Action filed Apr. 5, 2010 in U.S. Appl. No. 11/936,081.27Response to Office Action filed Feb. 19, 2010 in Japanese Patent Application No. 2007-516526.28Supplemental Amendment filed May 27, 2010 in U.S. Appl. No. 11/936,081.29Taiwanese Office Action, Preliminary Notice of Rejection of the IPO, dated Oct. 4, 2006 in Taiwanese Patent Application No. 094119311.Classifications U.S. Classification365/189.04, 365/185.28, 365/185.17International ClassificationG11C7/10, G11C16/04, G11C16/10, G11C11/34Cooperative ClassificationG11C16/10, G11C16/0483European ClassificationG11C16/04N, G11C16/10Legal EventsDateCodeEventDescriptionMay 24, 2011ASAssignmentFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026334/0209Owner name: SANDISK TECHNOLOGIES INC., TEXASEffective date: 20110404Nov 7, 2007ASAssignmentOwner name: SANDISK CORPORATION, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GUTERMAN, DANIEL C.;REEL/FRAME:020078/0961Effective date: 20040611RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google