Source: http://www.google.com/patents/US8151035?dq=5,381,459
Timestamp: 2014-10-01 11:43:51
Document Index: 447226286

Matched Legal Cases: ['Application No. 200580047381', 'Application No. 200580047187', 'Application No. 200580047381', 'Application No. 05', 'Application No. 05', 'Application No. 05', 'Application No. 11', 'Application No. 05853037', 'Application No. 05853602', 'Application No. 2007', 'Application No. 2007', 'Application No. 2007', 'Application No. 2009', 'Application No. 2007', 'Application No. 2007', 'Application No. 2007']

Patent US8151035 - Non-volatile memory and method with multi-stream updating - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign in<nobr>Advanced Patent Search</nobr>PatentsIn a memory that is programmable page by page and each page having multiple sectors that are once-programmable, even if successive writes are sequential, the data recorded to an update block may be fragmented and non-sequential. Instead of recording update data to an update block, the data is being recorded...http://www.google.com/patents/US8151035?utm_source=gb-gplus-sharePatent US8151035 - Non-volatile memory and method with multi-stream updatingAdvanced Patent SearchPublication numberUS8151035 B2Publication typeGrantApplication numberUS 12/189,396Publication dateApr 3, 2012Filing dateAug 11, 2008Priority dateDec 16, 2004Also published asEP1839115A2, EP1839115B1, EP2336891A1, US7412560, US20060155920, US20080301359, WO2006065668A2, WO2006065668A3, WO2006065668B1Publication number12189396, 189396, US 8151035 B2, US 8151035B2, US-B2-8151035, US8151035 B2, US8151035B2InventorsPeter John Smith, Sergey Anatolievich Gorobets, Alan David BennettOriginal AssigneeSandisk Technologies Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (99), Non-Patent Citations (30), Referenced by (7), Classifications (12), Legal Events (2) External Links: USPTO, USPTO Assignment, EspacenetNon-volatile memory and method with multi-stream updatingUS 8151035 B2Abstract In a memory that is programmable page by page and each page having multiple sectors that are once-programmable, even if successive writes are sequential, the data recorded to an update block may be fragmented and non-sequential. Instead of recording update data to an update block, the data is being recorded in at least two interleaving streams. When a full page of data is available, it is recorded to the update block. Otherwise, it is temporarily recorded to the scratch pad block until a full page of data becomes available to be transferred to the update block. Preferably, a pipeline operation allows the recording to the update block to be set up as soon as the host write command indicates a full page could be written. If the actual write data is incomplete due to interruptions, the setup will be canceled and recording is made to the scratch pad block instead.
The invention claimed is: 1. A nonvolatile memory, comprising:
CROSS REFERENCE TO RELATED APPLICATIONS This application is a continuation of U.S. patent application Ser. No. 11/191,686, filed Jul. 27, 2005 now U.S. Pat. No. 7,412,560, which is a continuation-in-part of U.S. patent application Ser. No. 11/016,285, filed on Dec. 16, 2004, now U.S. Pat. No. 7,315,916.
Update-Block Write Pointer Embodiment Accordingly to a preferred embodiment, the synchronization information in the form of a write pointer is saved together with host data every time it is being buffered in a scratch pad block. The write pointer is an update-block write pointer that gives the address of the location for the next write in the update block at the time the write pointer is saved in the scratch pad block. In particular, it is saved in a portion of the scratch pad block not utilized for storing host data anyway. Preferably, the update-block write pointer is included in the index SPBI/CBI stored in a partial page of the scratch pad block. The update-block write pointer would allow determination of whether a given logical sector buffered in the scratch pad block has been rendered obsolete by subsequent writes to the update block.
Scratch-Pad-Block Write Pointer Embodiment According to another embodiment of the invention, synchronization information is maintained that would allow determination of whether a given logical sector buffered in the scratch pad block has been rendered obsolete by subsequent writes to the update block. This is accomplished by including a scratch-pad write pointer that gives the address of the location for the next write in the scratch pad block at the time the synchronization information is stored in a page of the update block.
Time Stamp Embodiment In yet another embodiment, the synchronization information can be encoded as time stamps for data sectors written to multiple streams so that the latest version can be correctly found.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4694454Jul 29, 1985Sep 15, 1987Hitachi, Ltd.Dynamic memory diagnosis and error correction apparatusUS5043940Jul 17, 1989Aug 27, 1991Eliyahou HarariFlash EEPROM memory systems having multistate storage cellsUS5070032Mar 15, 1989Dec 3, 1991Sundisk CorporationConductive strips, isolated floating gatesUS5095344Jun 8, 1988Mar 10, 1992Eliyahou HarariHighly compact eprom and flash eeprom devicesUS5172338Apr 11, 1990Dec 15, 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS5263032Jun 27, 1991Nov 16, 1993Digital Equipment CorporationComputer system operation with corrected read data functionUS5270979Mar 15, 1991Dec 14, 1993Sundisk CorporationFor an array of electrically erasable/programmable read only memory cellsUS5313421Jan 14, 1992May 17, 1994Sundisk CorporationMemory structureUS5315541Jul 24, 1992May 24, 1994Sundisk CorporationSegmented column memory arrayUS5343063Dec 18, 1990Aug 30, 1994Sundisk CorporationDense vertical programmable read only memory cell structure and processes for making themUS5404485Mar 8, 1993Apr 4, 1995M-Systems Flash Disk Pioneers Ltd.Flash file systemUS5475693Dec 27, 1994Dec 12, 1995Intel CorporationError management processes for flash EEPROM memory arraysUS5504760Nov 8, 1993Apr 2, 1996Sandisk CorporationMixed data encoding EEPROM systemUS5532962Mar 21, 1995Jul 2, 1996Sandisk CorporationSolid-state memory systemUS5570315Sep 21, 1994Oct 29, 1996Kabushiki Kaisha ToshibaMulti-state EEPROM having write-verify control circuitUS5598370Apr 26, 1995Jan 28, 1997International Business Machines CorporationNonvolatile memory with cluster-erase flash capability and solid state file apparatus using the sameUS5652720Dec 18, 1995Jul 29, 1997Sgs-Thomson Microelectronics S.A.Electrically programmable memory with improved retention of data and a method of writing data in said memoryUS5657332Mar 20, 1995Aug 12, 1997Sandisk CorporationSoft errors handling in EEPROM devicesUS5661053May 25, 1994Aug 26, 1997Sandisk CorporationMethod of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacersUS5696929Oct 3, 1995Dec 9, 1997Intel CorporationFlash EEPROM main memory in a computer systemUS5699297May 29, 1996Dec 16, 1997Kabushiki Kaisha ToshibaMethod of rewriting data in a microprocessor additionally provided with a flash memoryUS5774397Sep 10, 1996Jun 30, 1998Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and method of programming a non-volatile memory cell to a predetermined stateUS5798968Sep 24, 1996Aug 25, 1998Sandisk CorporationPlane decode/virtual sector architectureUS5835413Dec 20, 1996Nov 10, 1998Intel CorporationMethod for improved data retention in a nonvolatile writeable memory by sensing and reprogramming cell voltage levelsUS5835921Sep 30, 1994Nov 10, 1998Canon Kabushiki KaishaData processing apparatus for creating and storing a text file from input dataUS5890192Nov 5, 1996Mar 30, 1999Sandisk CorporationConcurrent write of multiple chunks of data into multiple subarrays of flash EEPROMUS5909449Sep 8, 1997Jun 1, 1999Invox TechnologyMultibit-per-cell non-volatile memory with error detection and correctionUS5930167Jul 30, 1997Jul 27, 1999Sandisk CorporationMulti-state non-volatile flash memory capable of being its own two state write cacheUS5933368Apr 27, 1998Aug 3, 1999Macronix International Co., Ltd.Flash memory mass storage systemUS5937425Oct 16, 1997Aug 10, 1999M-Systems Flash Disk Pioneers Ltd.Flash file system optimized for page-mode flash technologiesUS5950222Mar 5, 1997Sep 7, 1999Sanyo Electric Co., Ltd.Microcomputer using a non-volatile memoryUS5963473Dec 12, 1997Oct 5, 1999Micron Technology, Inc.Flash memory system and method for monitoring the disturb effect on memory cell blocks due to high voltage conditions of other memory cell blocksUS6046935Jan 27, 1999Apr 4, 2000Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS6049899Jul 8, 1998Apr 11, 2000Zilog, Inc.Soft errors handling in EEPROM devicesUS6125435Nov 24, 1997Sep 26, 2000Lexar Media, Inc.Alignment of cluster address to block addresses within a semiconductor non-volatile mass storage memoryUS6145051Mar 8, 1999Nov 7, 2000Lexar Media, Inc.Moving sectors within a block of information in a flash memory mass storage architectureUS6151246Nov 25, 1998Nov 21, 2000Sandisk CorporationMulti-bit-per-cell flash EEPROM memory with refreshUS6189081May 23, 1997Feb 13, 2001Nec CorporationNon-volatile semiconductor storage with memory requirement and availability comparison means and methodUS6199139Jan 27, 1999Mar 6, 2001International Business Machines CorporationRefresh period control apparatus and method, and computerUS6222762Aug 7, 1997Apr 24, 2001Sandisk CorporationMulti-state memoryUS6307776Oct 6, 2000Oct 23, 2001Sandisk CorporationMulti-bit-per-cell flash EEPROM memory with refreshUS6345001Sep 14, 2000Feb 5, 2002Sandisk CorporationCompressed event counting technique and application to a flash memory systemUS6388908Mar 26, 2001May 14, 2002Sony CorporationRecording system, data recording device, memory device, and data recording methodUS6415352Feb 14, 2000Jul 2, 2002Sanyo Electric Co., Ltd.One-chip microcomputer and method of refreshing its dataUS6426893Feb 17, 2000Jul 30, 2002Sandisk CorporationFlash eeprom system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocksUS6434658Sep 14, 1999Aug 13, 2002Mitsubishi Denki Kabushiki KaishaMemory device operable with a small-capacity buffer memory and having a flash memoryUS6456528Sep 17, 2001Sep 24, 2002Sandisk CorporationSelective operation of a multi-state non-volatile memory system in a binary modeUS6459644Feb 9, 2001Oct 1, 2002Hitachi, Ltd.Semiconductor memory device with block alignment functionUS6522580Jun 27, 2001Feb 18, 2003Sandisk CorporationOperating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data statesUS6560152Nov 2, 2001May 6, 2003Sandisk CorporationNon-volatile memory with temperature-compensated data readUS6567307Feb 28, 2002May 20, 2003Lexar Media, Inc.Block management for mass storageUS6678785Sep 28, 2001Jan 13, 2004M-Systems Flash Disk Pioneers Ltd.Flash management system using only sequential writeUS6725321Feb 17, 2000Apr 20, 2004Lexar Media, Inc.Memory systemUS6725322Feb 15, 2000Apr 20, 2004Renesas Technology Corp.Memory card, method for allotting logical address, and method for writing dataUS6760255Apr 23, 2003Jul 6, 2004Sandisk CorporationFlash EEPROM system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocksUS6763424Jan 19, 2001Jul 13, 2004Sandisk CorporationPartial block data programming and reading operations in a non-volatile memoryUS6772274Sep 13, 2000Aug 3, 2004Lexar Media, Inc.Flash memory system and method implementing LBA to PBA correlation within flash memory arrayUS6829167Dec 12, 2002Dec 7, 2004Sandisk CorporationError recovery for nonvolatile memoryUS6898662Sep 27, 2002May 24, 2005Lexar Media, Inc.Memory system sectorsUS6925007Oct 25, 2002Aug 2, 2005Sandisk CorporationMulti-state non-volatile integrated circuit memory systems that employ dielectric storage elementsUS6928511Mar 3, 2003Aug 9, 2005High Tech Computer, Corp.Method and system for managing virtual memoryUS7023736Sep 17, 2003Apr 4, 2006Sandisk CorporationNon-volatile memory and method with improved sensingUS7076598Sep 9, 2003Jul 11, 2006Solid State System Co., Ltd.Pipeline accessing method to a large block memoryUS7174440Oct 2, 2003Feb 6, 2007Sandisk CorporationMethod and apparatus for performing block caching in a non-volatile memory systemUS7185154Oct 28, 2004Feb 27, 2007Micron Technology, Inc.Single segment data object managementUS7233336Oct 15, 2004Jun 19, 2007American Megatrends, Inc.Systems and methods for capturing screen displays from a host computing system for display at a remote terminalUS7315916Dec 16, 2004Jan 1, 2008Sandisk CorporationScratch pad blockUS7366826Jul 27, 2005Apr 29, 2008Sandisk CorporationNon-volatile memory and method with multi-stream update trackingUS7386655Jul 27, 2005Jun 10, 2008Sandisk CorporationNon-volatile memory and method with improved indexing for scratch pad and update blocksUS7412560Jul 27, 2005Aug 12, 2008Sandisk CorporationNon-volatile memory and method with multi-stream updatingUS20020083262Sep 14, 1999Jun 27, 2002Tomoya FukuzumiMemory device operable with a small-capacity buffer memory and having a flash memoryUS20020085416Jan 16, 2002Jul 4, 2002Hajime YamagamiStorage device employing a flash memoryUS20020099904Jan 19, 2001Jul 25, 2002Conley Kevin M.Partial block data programming and reading operations in a non-volatile memoryUS20030033567Feb 26, 2002Feb 13, 2003Hitachi, Ltd.Memory card and memory controllerUS20030065699Oct 1, 2001Apr 3, 2003Koninklijke Philips Electronics N.V.Split multiplier for efficient mixed-precision DSPUS20030109093Oct 25, 2002Jun 12, 2003Eliyahou HarariMulti-state non-volatile integrated circuit memory systems that employ dielectric storage elementsUS20030206449Apr 15, 2003Nov 6, 2003Eliyahou HarariFlash EEprom systemUS20040083335Oct 14, 2003Apr 29, 2004Gonzalez Carlos J.Automated wear leveling in non-volatile storage systemsUS20040109357Sep 17, 2003Jun 10, 2004Raul-Adrian CerneaNon-volatile memory and method with improved sensingUS20040172496Feb 28, 2003Sep 2, 2004Schoepflin Robert W.Double buffered flash programmingUS20040177214Mar 3, 2003Sep 9, 2004High Tech Computer, Corp.Method and system for managing virtual memoryUS20040193782Mar 25, 2004Sep 30, 2004David BorduiNonvolatile intelligent flash cache memoryUS20040255076Mar 4, 2004Dec 16, 2004Tsuyoshi OyaizuFlash memory controller, memory control circuit, flash memory system, and method for controlling data exchange between host computer and flash memoryUS20050036372Apr 14, 2003Feb 17, 2005Junko SasakiData storing apparatusUS20050144357Dec 30, 2003Jun 30, 2005Sinclair Alan W.Adaptive metablocksUS20050144358Dec 30, 2003Jun 30, 2005Conley Kevin M.Management of non-volatile memory systems having large erase blocksUS20050144360Dec 30, 2003Jun 30, 2005Bennett Alan D.Non-volatile memory and method with block management systemUS20050144363May 7, 2004Jun 30, 2005Sinclair Alan W.Data boundary managementUS20050144365Aug 13, 2004Jun 30, 2005Sergey Anatolievich GorobetsNon-volatile memory and method with control data managementUS20050169259Jan 29, 2004Aug 4, 2005Rdc Semiconductor Co., Ltd, Taiwan, R.O.C.Switching hub architecture and index-shared packet transfer method thereofUS20050235098Feb 2, 2005Oct 20, 2005Kazuaki TamuraSemiconductor memory device, memory controller and memory access deviceUS20060133141Dec 22, 2004Jun 22, 2006Gorobets Sergey AErased sector detection mechanismsUS20060161722Dec 16, 2004Jul 20, 2006Bennett Alan DScratch pad blockUS20070005829Aug 11, 2006Jan 4, 2007Akihisa FujimotoMemory card having memory element and card controller thereofCN1516834AApr 14, 2003Jul 28, 2004索尼公司数据存储设备GB2289779A Title not availableJPH08147988A Title not availableJPH08279295A Title not availableJPH09128165A Title not availableNon-Patent CitationsReference1China State Intellectual Property Office (SIPO), "Second Office Action," corresponding Chinese Patent Application No. 200580047381.8, mailed on Jun. 24, 2011, 7 pages (including translation.).2China State Intellectual Property Office, "Office Action," corresponding Chinese Patent Application No. 200580047187.X, mailed on Oct. 24, 2008, 7 pages (including translation.).3China State Intellectual Property Office, "Office Action," corresponding Chinese Patent Application No. 200580047381.8, mailed on Oct. 10, 2008, 10 pages (including translation.).4EPO, "Communication pursuant to Article 94(3) EPC," corresponding European Patent Application No. 05 848 794.3, mailed on Sep. 1, 2010, 5 pages.5EPO, "EPO Communication," corresponding European Patent Application No. 05 848 794.3, mailed on Nov. 29, 2011, 6 pages.6EPO, "EPO Communication," corresponding European Patent Application No. 05 853 602.0, mailed on Nov. 29, 2011, 6 pages.7EPO, "European Search Report," corresponding European Patent Application No. 11 00 1611, mailed on May 25, 11, 7 pages.8EPO, "Office Action," corresponding European Patent Application No. 05853037.9, mailed on Feb. 18, 2009, 2 pages.9EPO, "Office Action," corresponding European Patent Application No. 05853602.0, mailed on Feb. 18, 2009, 2 pages.10Imamiya et al., "A 125-mm2 1-Gb NAND Flash Memory With 10-Mbyte/s Program Speed", IEEE Journal of Solid State Circuits, vol. 37, No. 11, Nov. 2002, 10 pages.11International Search Report and Written Opinion for related International Application No. PCT/US2005/043285, mailed May 8, 2006, 13 pages.12International Search Report and Written Opinion for related International Application No. PCT/US2005/044649, mailed May 4, 2006, 10 pages.13ISA/EPO, "Invitation to Pay Additional Fees (including Partial International Search Report)", mailed on Feb. 21, 2005 in corresponding PCT/US2004/031788, 5 pages.14ISA/EPO, "Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration", mailed on May 31, 2005 in corresponding PCT/US2004/031788, 21 pages.15Japanese Patent Office, "Notification of Reasons for Refusal," corresponding Japanese Patent Application No. 2007-546739, mailed on Mar. 10, 2009, 8 pages (including translation.).16Japanese Patent Office, "Notification of Reasons for Refusal," corresponding Japanese Patent Application No. 2007-546782, mailed on Jan. 27, 2009, 14 pages (including translation.).17Japanese Patent Office, "Notification of Reasons for Refusal," corresponding Japanese Patent Application No. 2007-546782, mailed on Oct. 20, 2009, 2 pages (translation only.).18JPO, "Notification of Reasons for Refusal," corresponding Japanese Patent Application No. 2009-000562, mailed on Oct. 25, 2011, 6 pages. (including translation.).19Korean Intellectual Property Office, "Notice of Preliminary Rejection," corresponding Korean Patent Application No. 2007-7015224, mailed on Jul. 27, 2011, 6 pages (including translation.).20Korean Intellectual Property Office, "Notice of the Preliminary Rejection," corresponding Korean Patent Application No. 2007-7015224, mailed on May 6, 2011, 4 pages (including translation.).21Korean Patent Office, "Notice of Preliminary Rejection," corresponding Korean Patent Application No. 2007-7015222, mailed on Jan. 10, 2011, 4 pages (including translation.).22Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, for corresponding Patent Application No. PCT/US2005/043811, mailed May 19, 2006, 10 pages.23Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, for corresponding Patent Application No. PCT/US2005/044001, mailed May 17, 2006, 9 pages.24Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, for corresponding Patent Application No. PCT/US2005/044720, mailed Oct. 10, 2006, 10 pages.25USPTO, "Notice of Allowance and Fee(s) Due", mailed in related U.S. Appl. No. 11/191,686 on Apr. 3, 2008, 11 pages.26USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/192,220 on Dec. 19. 2007, 9 pages.27USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/192,386 on Feb. 6, 2008, 10 pages.28USPTO, "Office Action," mailed in related U.S. Appl. No. 11/191,686 on Jul. 31, 2007, 14 pages.29USPTO, "Office Action," mailed in related U.S. Appl. No. 11/192,220 on Jul. 27, 2007, 13 pages.30USPTO, "Office Action," mailed in related U.S. Appl. No. 11/192,386 on Jul. 27, 2007, 14 pages.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8301850 *Jun 23, 2010Oct 30, 2012Kabushiki Kaisha ToshibaMemory system which writes data to multi-level flash memory by zigzag interleave operationUS8364894 *May 25, 2012Jan 29, 2013Silicon Motion, Inc.Data update method and flash memory apparatus utilizing a cache blockUS8667209 *Apr 28, 2010Mar 4, 2014Phison Electronics Corp.Non-volatile memory access method and system, and non-volatile memory controllerUS20090109755 *Oct 24, 2008Apr 30, 2009Mori EdanNeighbor block refresh for non-volatile memoryUS20110060866 *Jun 23, 2010Mar 10, 2011Shinji KawanoMemory systemUS20110219172 *Apr 28, 2010Sep 8, 2011Phison Electronics Corp.Non-volatile memory access method and system, and non-volatile memory controllerUS20120233390 *May 25, 2012Sep 13, 2012Silicon Motion, Inc.Data update method and flash memory apparatus utilizing the same* Cited by examinerClassifications U.S. Classification711/103International ClassificationG06F12/00Cooperative ClassificationG06F12/0246, G06F3/0616, G11C16/102, G06F3/064, G06F3/0679, G06F2212/7203European ClassificationG06F12/02D2E2, G06F3/06A2R2, G06F3/06A6L2F, G06F3/06A4F2Legal EventsDateCodeEventDescriptionJul 24, 2012CCCertificate of correctionJun 1, 2011ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026370/0258Effective date: 20110404RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google