Source: http://www.google.com/patents/US20020180022?dq=5,687,325
Timestamp: 2017-03-28 09:32:25
Document Index: 596362180

Matched Legal Cases: ['art 27', 'art 27', 'art 27', 'art 27', 'art 27', 'art 27', 'art 69', 'art 69', 'art 69', 'art 69', 'art 69', 'art 69', 'art 69', 'art 69', 'art 99', 'art 99', 'art 99', 'art 99', 'art 99', 'art 99', 'art 99', 'art 99']

Patent US20020180022 - Semiconductor device - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsIn order to provide a semiconductor apparatus in which both semiconductor chips and interposers are provided on a carrier tape, electrical properties can be improved using short wiring in a wiring pattern substantially symmetric with respect to the semiconductor chips, production can become easier, and...http://www.google.com/patents/US20020180022?utm_source=gb-gplus-sharePatent US20020180022 - Semiconductor deviceAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS20020180022 A1Publication typeApplicationApplication numberUS 10/197,858Publication dateDec 5, 2002Filing dateJul 19, 2002Priority dateOct 20, 1999Also published asUS6441476, US6646335Publication number10197858, 197858, US 2002/0180022 A1, US 2002/180022 A1, US 20020180022 A1, US 20020180022A1, US 2002180022 A1, US 2002180022A1, US-A1-20020180022, US-A1-2002180022, US2002/0180022A1, US2002/180022A1, US20020180022 A1, US20020180022A1, US2002180022 A1, US2002180022A1InventorsYoshiaki EmotoOriginal AssigneeSeiko Epson CorporationExport CitationBiBTeX, EndNote, RefManReferenced by (32), Classifications (45), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetSemiconductor device
[0029] [0029]1, 1A, 1B, 1C semiconductor apparatus [0030] [0030]3, 43, 73 carrier tape material [0031] [0031]5, 45, 75 semiconductor chip [0032] [0032]7, 9, 51, 53, 55, 57, 81, 83, 85, 87, 89 electrodes [0033] [0033]11 device hole [0034] [0034]13 copper wiring [0035] [0035]15 solder ball [0036] [0036]19 through hole [0037] [0037]27,69,99 bent part [0038] [0038]29, 49, 77 interposer PREFERRED EMBODIMENT OF THE INVENTION [0039] Hereafter, the preferred embodiment of the semiconductor apparatus of the present invention will be described in detail with reference to the attached drawings. [0040] [0040]FIG. 1 is an open planar view of the semiconductor apparatus 1 according to a first embodiment of the present invention, and FIG. 2 is a side cross-sectional view of the semiconductor apparatus 1. [0041] In FIG. 1 or FIG. 2, with the semiconductor apparatus according to the first embodiment, a carrier tape material 3 is used which is rectangular with the long side in the sideways in the figure, and a semiconductor chip 5 (indicated by the broken line) is placed substantially in the center thereof, and interposers 29 a and 29 b are placed on both sides of this semiconductor chip 5, details of which are explained hereinafter. The semiconductor apparatus 1 is mounted such that the semiconductor chip 5 substantially in the center of the carrier tape material 3 is electrically connected. This semiconductor chip 5 is formed in the shape of a rectangle, and has a plurality of electrodes 7 and 9 in rows near the shorter opposing side in the narrow direction. These electrodes 7 and 9 are for example arranged with the first electrodes 7 a, 7 b, 7 c, and so forth on the left side in the diagram, and the second electrodes 9 a, 9 b, 9 c, and so forth on the right side. In place of these electrodes, bumps may be used. [0042] On the bottom surface of the tape material 3 where the semiconductor chip 5 is mounted, a device hole 11 is formed so as to overlap with the position of the semiconductor chip 5. The dimensions of this device hole 11 are such that a hole is formed that is smaller than the external shape of the semiconductor chip 5, and the semiconductor chip 5 and the device hole 11 overlap by a predetermined dimension La, and are electrically connected. Through this, the semiconductor apparatus can be made compact. In addition, the device hole 11 may also conversely be made larger than the semiconductor chip 5, and the chip may be anchored by means of an unrepresented adhesive agent. [0043] The carrier tape material 3, uses a flexible, insulating film tape that is composed of a polyimide, polyester or glass epoxy material resin, and is composed so as to be freely bendable. On this carrier tape material 3, copper wiring 13 is formed on one edge side, and a land 17 is formed on which is formed a below-described solder ball 15 on the other edge side. The copper wiring 13 on the one edge side and the solder ball 15 on the other edge side are electrically connected by a through hole 19 provided in the carrier tape material 3. Consequently, in the through hole 19, electrical connection is made by a method of plating the inner surface of the penetrating hole, or a method that fills the inside of the hole with a conductive material, or a method which connects a wire or bar or the like of made of conductive metal material placed in the hole. [0044] The copper wiring 13 forms a predetermined wiring pattern by forming copper foil on an edge of an insulating flexible film, while one end of the wire connects to the corresponding electrodes 7 and 9 of the semiconductor chip 5, and hence is provided so that inner leads 23 and 25 protrude inwardly and pass over the edge of the perimeter of left and right opposing sides in the direction of length of the device hole 11. For these inner leads 23 and 25, on the left side in the diagram inner leads 23 a, 23 b, 23 c and so forth are formed, and on the right side in the diagram inner leads 25 a, 25 b, 25 c and so forth are formed. This copper wiring 13 can also be made by forming a conductive film on the surface of a flexible film through vapor deposition methods or sputtering methods, and by etching the conductive film to form a predetermined wiring pattern. Excluding the land 17 to which the electrodes 7 and 9 and the solder ball 15 arc connected, this copper wiring 13 may also be formed with a protective film by coating the wires with resin such as polyimide for protection. [0045] This carrier tape material 3 sandwiches the semiconductor chip 5 which is positioned substantially in the center thereof, and for example, a first carrier tape material 3 a is provided on the left side of the diagram and a second carrier tape material 3 b is provided on the right side of the diagram. In the first carrier tape material 3 a, a first bending part 27 a is provided, and in the second carrier tape material 3 b, a second bending part 27 b is provided. This copper wiring is electrically connected to the solder ball 15 and the electrodes 7 and 9 of the semiconductor chip, for example, using TAB (tape automated bonding) technology. In addition, the copper wiring 13 may be electrically connected to the solder ball 15 and the electrodes 7 and 9 of the semiconductor chip 5 by wire bonding after bonding using an adhesive agent such as an epoxy-based silver paste. [0046] In addition, a first interposer 29 a is anchored on the first carrier tape material 3 a on the left side in the diagram by an unrepresented adhesive agent, and furthermore, a second interposer 29 b is anchored on the second carrier tape material 3 b on the right side in the diagram by the unrepresented adhesive agent. [0047] The semiconductor apparatus 1 developed as described above is produced through the following sequence of procedures. [0048] First, as noted above, the semiconductor chip 5 is mounted at a position that overlaps with the device hole 11 formed in the carrier tape material 3. In addition, the electrodes 7 and 9 of the semiconductor chip 5 and the copper wiring of the carrier tape material 3 are electrically connected through TAB technology or wire bonding technology. At both ends of the carrier tape material 3, the first interposer 29 a and the second interposer 29 b are anchored by an unrepresented adhesive agent. Next, the first bending part 27 a of the first carrier tape material 3 a and the second bending part 27 b of the second carrier tape material 3 b, which are provided on both sides of the semiconductor chip 5, are bent at substantially right angles so that the semiconductor chip 5 is delivered between the insides of the two carrier tape materials 3 a and 3 b. Furthermore, the first bending part 27 a of the first carrier tape material 3 a and the second bending part 27 b of the second carrier tape material 3 b are bent at substantially right angles, the same as described above, so that the bottom surface of the semiconductor chip 5 in the diagram and the first interposer 29 a and second interposer 29 b overlap. In this state, the-apparatus is molded with a resin scaling material 31 with the outside of the semiconductor chip 5 and the carrier tape material 3 at a predetermined thickness, and a gap between the insides of the semiconductor chip 5 and the carrier tape. For this resin sealing, a transfer molding method in which a mold die is used, or a bonding method in which bonding resin is used, may be employed. Following this, the solder ball 15 is adhered and electrically connected to the land 17. In addition, the solder ball 15 may also be such that solder is attached to a copper ball to form a ball-shaped external adhesion terminal. [0049] As described above, by making the dimensions of the device hole 11 smaller than the external shape of the semiconductor chip, it is possible to provide copper wiring 13 in the overlapping region of the carrier tape material 3 provided between the perimeter of the device hole 11 and the perimeter of the semiconductor chip 5, and it is possible to reduce use of carrier tape material 3 with respect to a single semiconductor apparatus 1. In addition, it is possible to greatly reduce the dimensions of a semiconductor apparatus 1 produced from this carrier tape material 3 and to reduce the mounting surface area. Furthermore, a first carrier tape material 3 a and a second carrier tape material 3 b with substantially the same length in the left-right direction in the diagram with respect to the semiconductor chip 5 are used, and hence it is possible to shorten the length of the wiring pattern and to improve the electrical properties of the semiconductor apparatus. [0050] In addition, it suffices to bend the left and right the same in the short carrier tape material symmetric in the left-right direction, enabling simple production. [0051] [0051]FIG. 3 is a planar view of a semiconductor apparatus 1A according to a second embodiment of the present invention, FIG. 4 is a side cross-sectional view of the semiconductor apparatus 1A, and FIG. 5 is a post-assembly planar view of the semiconductor apparatus 1A. [0052] In the semiconductor apparatus 1A of the second embodiment, a substantially square carrier tape material 43 is used, and a substantially square semiconductor chip 45 is positioned substantially in the center thereof, rotated by 90 degrees, and triangular interposers 49 protruding from the four edges of this semiconductor chip 45 are positioned so as to be freely bendable. [0053] In FIG. 3 and FIG. 4, the semiconductor chip 45 is electrically connected and mounted substantially in the center of the carrier tape material 43. This semiconductor chip 45 is formed in a substantially square shape, and near each edge thereof has a plurality of electrodes 51, 53, 55 and 57. These electrodes 51, 53, 55 and 57 are arranged for example so that first electrodes 51 a, 51 b, 51 c and so forth are on the left side in the diagram, second electrodes 53 a, 53 b, 53 c and so forth are on the right side, third electrodes 55 a, 55 b, 55 c and so forth are on the top side and fourth electrodes 57 a, 57 b, 57 c and so forth are on the bottom side. [0054] Similar to the first embodiment, a device hole 11 that overlaps with the position of the semiconductor chip 45 is formed in the bottom surface of the carrier tape material 43 on which the semiconductor chip 45 is mounted. As shown in FIG. 4, the dimensions of this device hole 11 are smaller than the external shape of the semiconductor chip 45, and the semiconductor chip 45 and the device hole 11 overlap by a predetermined dimension La and are electrically connected. Through this, the external shape can be compact, the same as in the first embodiment. [0055] Similar to the first embodiment, on the carrier tape material 43, copper wiring 13 is formed at one edge side and land 17 is formed on which the below-described solder ball 15 is formed at the other edge side, and the materials and structure of these are the same as in the first embodiment, so detailed description is omitted here. [0056] The copper wiring 13 forms a predetermined wiring pattern by forming copper foil on an edge of an insulating flexible film, and one end thereof connects to the plurality of electrodes 51, 53, 55 and 57 corresponding to the semiconductor chip 45, and consequently inner leads 61, 63, 65, and 67 are provided so as to project inwardly over the edge of the perimeter of the device hole 11 that is formed in a square shape. The inner leads 61, 63, 65 and 67 are such that first inner leads 61 a, 61 b, 61 c and so forth are provided on the left side in the diagram, second inner leads 63 a, 63 b, 63 c and so forth are provided on the right side in the diagram, third inner leads 65 a, 65 b, 65 c and so forth are provided on the top side in the diagram and fourth inner leads 67 a, 67 b, 67 c and so forth are provided on the bottom side in the diagram. [0057] With this copper wiring 13, it is also possible to form a conductive film on the surface of a flexible film, the same as in the above-described first embodiment. [0058] This carrier tape material 43 is for example connected in a triangular shape interposing each edge of the square-shaped semiconductor chip 45 positioned substantially in the center thereof, as shown in FIG. 3. [0059] That is to say, a first carrier tape material 43 a is provided on the left side of the semiconductor chip 45 in the diagram, a second carrier tape material 43 b is provided on the right side, a third carrier tape material 43 c is provided on the top side and a fourth carrier tape material 43 d is provided on the bottom side. A first bending part 69 a is formed in the first carrier tape material 43 a, a second bending part 69 b is formed in the second carrier tape material 43 b, a third bending part 69 c is formed in the third carrier tape material 43 c, and a fourth bending part 69 d is formed in the fourth carrier tape material 43 d. This copper wiring 13 is produced by TAB (Tape Automated Bonding) or wire bonding technology, the same as described above. In addition, in the respective triangular edges of each carrier tape material 43, a first interposer 49 a, a second interposer 49 b, a third interposer 49 c and a fourth interposer 49 d are anchored by an unrepresented adhesive agent. [0060] As described above, the semiconductor apparatus 1A is produced through the following sequence of procedures. First, as described above, the semiconductor chip 45 is mounted at a position overlapping with the device hole 11 provided in the carrier tape material 43. In addition, the plurality of electrodes 51, 53, 55 and 57 lined up near each edge of the semiconductor chip 45 and the copper wiring of the carrier tape material 43 are electrically connected using TAB technology or wire bonding technology. [0061] On each of the triangular edges of the carrier tape material 43, each interposer 49 is anchored by an unrepresented adhesive agent 49. Next, the first bending part 69 a of the first carrier tape material 43 a, the second bending part 69 b of the second carrier tape material 43 b, the third bending part 69 c of the third carrier tape material 43 c, and the fourth bending part 69 d of the fourth carrier tape material 43 d provided on each edge of the semiconductor chip 5 are bent at substantially right angles so that the semiconductor chip 45 is housed between the insides of the carrier tape materials 43 a, 43 b, 43 c and 43 d. Furthermore, similar to the above description, these are bent at substantially right angles so that the bottom surface of the semiconductor chip in the diagram 45 and the first interposer 49 a, the second interposer 49 b, the third interposer 49 c and the fourth interposer 49 d overlap. Through this, as shown in FIG. 5, triangular-shaped first carrier tape material 43 a, second carrier tape material 43 b, third carrier tape material 43 c and fourth carrier tape material 43 d connected on each edge become a single planar surface, and the semiconductor chip 45 is housed between the insides of the carrier tape materials 43 a, 43 b, 43 c and 43 d. In this state, the result is molded with a resin sealing material 31 with the outside of the semiconductor chip 45 and the carrier tape material 43 at a predetermined thickness, and a gap between the insides of the semiconductor chip 45 and the carrier tape. For this resin sealing, a transfer molding method in which a mold die is used, or a bonding method in which bonding resin is used, may be employed. Following this, the solder ball 15 is adhered and electrically connected to the land 17. In addition, the solder ball 15 may also be such that solder is attached to a copper ball to form a ball-shaped external adhesion terminal. [0062] As described above, by making the dimensions of the device hole 11 smaller than the external shape of the semiconductor chip 45, it is possible to provide copper wiring 13 in the overlapping region of the carrier tape material 43 provided between the perimeter of the device hole 11 and the perimeter of the semiconductor chip 45, and it is possible to reduce use of carrier tape material 43 with respect to a single semiconductor apparatus 1A, the same as in the first embodiment. In addition, it is possible to greatly reduce the dimensions of a semiconductor apparatus 1A produced from this carrier tape material 43 and to reduce the mounting surface area. [0063] Furthermore, a first carrier tape material 43 a, a second carrier tape material 43 b, a third carrier tape material 43 c and a fourth carrier tape material 43 d having substantially the same length in the left-right and up-down directions in the diagram with respect to the semiconductor chip 45 are used, and hence it is possible to shorten the length of the wiring pattern and to improve the electrical properties of the semiconductor apparatus. In addition, it suffices to bend the left and right the same in the short carrier tape material symmetric in the left-right and/or up-down direction, enabling simple production. [0064] [0064]FIG. 6 is a planar view of a semiconductor apparatus 1B according to a third embodiment of the present invention, FIG. 7 is a cross-sectional view of the semiconductor apparatus 1B taken along line Y-Y in FIG. 1 and FIG. 8 is a cross-sectional view of the semiconductor apparatus 1B taken along line Z-Z in FIG. 1. [0065] With the third embodiment, an example of a semiconductor apparatus 1B having a tape bending stack will be described. [0066] In FIGS. 6 through 8, the semiconductor apparatus 1B is such that a plurality (five, in the case of the present embodiment) of semiconductor chips 75 are mounted in the left and right directions on the carrier tape material 73, and interposers 77 are mounted in the top and bottom directions in the diagram. In the case of the present embodiment, the semiconductor chips 75 are labeled, in order from the right side of the diagram, first semiconductor chip 75 a, second semiconductor chip 75 b, third semiconductor chip 75 c, fourth semiconductor chip 75 d and fifth semiconductor chip 75 e. In addition, the interposers are labeled with top interposer 77 a above and bottom interposer 77 b below the third semiconductor chip 75 c. [0067] The third semiconductor chip 75 c which is placed substantially in the center of the carrier tape material 73 is formed in a substantially rectangular shape, and has a plurality of electrodes 81, 83, 85 and 87 in rows near the sides thereof. These electrodes 81, 83, 85 and 87 are positioned such that, for example, first electrodes 81 a, 81 b, 81 c and so forth are on the left side in the diagram, second electrodes 83 a, 83 b, 83 c and so forth are on the right side, third electrodes 85 a, 85 b, 85 c and so forth are on the top side and fourth electrodes 87 a, 87 b, 87 c and so forth are on the bottom side. In addition, a plurality of electrodes 89 are lined up in a single row in the centers of the first semiconductor chip 75 a, the second semiconductor chip 75 b, the fourth semiconductor chip 75 d and the fifth semiconductor chip 75 e, and each electrode 89 is electrically connected with the respective copper wiring 13 by bumps. [0068] Similar to the first embodiment, a plurality (five, in the case of the present embodiment) of device holes II are formed in the bottom surface of the carrier tape material 73 where each of the semiconductor chips 75 is mounted. In the case of the present embodiment, these device holes 11 are labeled, in order from the right side of the diagram, first device hole 11 a, second device hole 11 b, third device hole 11 c, fourth device hole 11 d and fifth device hole 11 e. These devices holes 11 are formed smaller than the external dimensions of the semiconductor chips 75, and in the present invention the semiconductor chips 75 and the device holes 11 are overlapped by a preset dimension La and are electrically connected. Through this, it is possible to make the semiconductor apparatus 1 compact. In addition, the device holes 11 may conversely be made larger than the semiconductor chips 75, with the semiconductor chips anchored by an unrepresented adhesive agent. [0069] When the external dimensions of the first semiconductor chip 75 a and the second semiconductor chip 75 b are the same, the first device hole 11 a and the second device hole 11 b are formed as device holes with the same dimensions. In addition, when the external dimensions of the first semiconductor chip 75 a and the second semiconductor chip 75 b are different, the first device hole 11 a and the second device hole 11 b are formed as device holes with different dimensions. [0070] The device holes 11 are similarly formed, although the explanations are omitted below. [0071] In the present embodiment, five semiconductor chips are provided as described above, but this is intended to be illustrative and not limiting, for it would also be fine to have two, three or four or more such chips. [0072] Similar to the first embodiment, copper wiring 13 is formed on one edge side on the carrier tape material 73. In addition, the land 17 on which is formed a below-described solder ball 15 on the other edge side is formed on the copper wiring 13 connected to the third electrodes 85 a, 85 b, 85 c and so forth provided on the top side of the third semiconductor chip 75 c, and the fourth electrodes 87 a, 87 b, 87 c and so forth on the bottom side. [0073] In addition, other materials and structures of the carrier tape material 73 are the same, so detailed description of such is omitted here. [0074] The copper wiring 13 forms a predetermined wiring pattern by forming copper foil on an edge of an insulating flexible film, and one end thereof connects to the plurality of electrodes 81, 83, 85 and 87 corresponding to the third semiconductor chip 75 c, and consequently inner leads 91, 93, 95 and 97 are provided so as to project inwardly over the edge of the perimeter of the third device hole 11 c that is formed in a rectangular shape. The inner leads are such that first inner lead 91 is provided on the left side in the diagram, the second inner lead 93 is provided on the right side in the diagram, the third inner lead 95 is provided on the top side in the diagram and fourth inner lead 97 is provided on the bottom side in the diagram. This copper wiring 13 can also be made by forming a conductive film on the surface of a flexible film, the same as in the above-described first embodiment. [0075] This carrier tape material 73 is, for example as shown in FIG. 6, connected to the rectangular semiconductor chip 75 positioned in the sideways direction substantially in the center, and to the top interposer 77 a and the bottom interposer 77 b positioned to the top and the bottom in the diagram of the third semiconductor chip 75 c positioned substantially in the center, and forms a cross shape. That is to say, the first carrier tape material 73 a is provided to the right side of the third semiconductor chip 75 c in the diagram, the second carrier tape material 73 b is provided to the left side, the third carrier tape material 73 c is provided to the top side and the fourth carrier tape material 73 d is provided to the bottom side. [0076] A first bending part 99 a is formed in the first carrier tape material 73 a, a second bending part 99 b is formed in the second carrier tape material 73 b, a third bending part 99 c is formed in the third carrier tape material 73 c, and a fourth bending part 99 d is formed in the fourth carrier tape material 73 d. This copper wiring 13 is produced, for example, by TAB (Tape Automated Bonding) or wire bonding technology, the same as described above. Next, the area of perforations 101 in the carrier tape material 3 is cut out along the dotted line 103. [0077] As described above, the semiconductor apparatus 1B is produced through the following sequence of procedures. First, as described above, each of the semiconductor chips 75 is mounted at a position overlapping with the device holes 11 provided in the carrier tape material 73. In addition, the plurality of electrodes 81, 83, 85 and 87 lined up near each edge of the semiconductor chips 75 and the copper wiring 13 of the carrier tape material 73 are electrically connected using TAB technology or wire bonding technology. On each edge of the cross shape of the carrier tape material 73 centered about the third semiconductor chip 75 c, the first semiconductor chip 75 a, the second semiconductor chip 75 b, the fourth semiconductor chip 75 d and the fifth semiconductor chip 75 e, along with the top interposer 77 a and the bottom interposer 77 b are anchored by an unrepresented adhesive. At this time, each of the electrodes 89 of the central part of the first semiconductor chip 75 a, the second semiconductor chip 75 b, the fourth semiconductor chip 75 d and the fifth semiconductor chip 75 e are electrically connected with the respective copper wiring 13 by bumps. [0078] Next, the first bending part 99 a of the first carrier tape material 73 a and the second bending part 99 b of the second carrier tape material 73 b provided on the right and left sides of the semiconductor chip 75 c are rotated in the upward direction in the diagram (indicated by arrow Wa), and the first semiconductor chip 75 a, the second semiconductor chip 75 b, the fourth semiconductor chip 75 d and the fifth semiconductor chip 75 e are overlapped in a single row with respect to the third semiconductor chip 75 c. [0079] Next, the third bending part 99 c of the third carrier tape material 73 c and the fourth bending part 99 d of the fourth carrier tape material 73 d are rotated in the downward direction in the diagram (indicated by arrow Va), and the top interposer 77 a and the bottom interposer 77 b are overlapped in a single row with respect to the third semiconductor chip 45 c. [0080] That is to say, through this, the third semiconductor chip 75 c is housed on the inside with the first semiconductor chip 75 a, the second semiconductor chip 75 b, the fourth semiconductor chip 75 d and the fifth semiconductor chip 75 e overlapping it on the top side in the diagram, and the top interposer 77 a and the bottom interposer 77 b overlapping it on the bottom side in the diagram. At this time, bending is accomplished only one time, and a large semiconductor chip is overlapped by a plurality of small semiconductor chips, resulting in an apparatus that is compact yet which can be produced with ease. In this state, the apparatus is molded with a resin sealing material 31 with the outer sides of the semiconductor chip 75 and the carrier material 73 at a predetermined thickness, and a gap between the insides of the semiconductor chip 75 and the carrier tape material 73. For this resin sealing, a transfer molding method in which a mold die is used, or a bonding method in which bonding resin is used, may be employed. Following this, the solder ball 15 is adhered and electrically connected to the land 17. In addition, the solder ball 15 may also be such that solder is attached to a copper ball to form a ball-shaped external adhesion terminal. [0081] In addition, in the above description, it would be fine for the active surfaces (Ac) of the first semiconductor chip 75 a, the second semiconductor chip 75 b, the fourth semiconductor chip 75 d and the fifth semiconductor chip 75 e, for example, to be placed flat on the top side of the diagram, and next for the active surface of the third semiconductor chip 75 c to be placed flat on the bottom side, and for these to be separated and overlapped such that the third semiconductor chip 75 c and the other first semiconductor chip 75 a, second semiconductor chip 75 b, fourth semiconductor chip 75 d and fifth semiconductor chip 75 e do not have facing active surfaces. [0082] Through this, the semiconductor apparatus 1 B in the case of a tape bending-type stack is stacked without the active surfaces facing each other, and hence the temperatures of the semiconductor chips 5 do not mutually act on each other, operations continue normally and the occurrence of abnormal operations can be prevented. In addition, because the apparatus is stacked without the carrier tape material 3 being interposed between the semiconductor chips 5, the apparatus can be made compact while the heat radiation from the semiconductor chips 5 is improved because there is no carrier tape material 3 with poor heat transfer ratio there, so the semiconductor apparatus 1B functions normally, and the occurrence of abnormal operations can be prevented. [0083] With the semiconductor apparatus 1B developed as described above, by making the dimensions of the device hole 11 smaller than the external shape of the semiconductor chip 45, it is possible to provide copper wiring 13 in the overlapping region of the carrier tape material 13 provided between the perimeter of the device hole 11 and the perimeter of the semiconductor chip 75, and it is possible to reduce use of carrier tape material 73 with respect to a single semiconductor apparatus 1B, the same as in the first embodiment. In addition, it is possible to greatly reduce the dimensions of a semiconductor apparatus 1B produced from this carrier tape material 73 and to reduce the mounting surface area. Furthermore, a first carrier tape material 73 a, a second carrier tape material 73 b, a fourth carrier tape material 73 d and a fifth carrier tape material 73 e with substantially the same length in the left-right direction in the diagram with respect to the semiconductor chip 75 are used, and hence it is possible to shorten the length of the wiring pattern and to improve the electrical properties of the semiconductor apparatus 1B. In addition, it suffices to bend left and right similarly in the short carrier tape material symmetric in the left-right direction and/or the top-bottom direction, enabling simple production. [0084] [0084]FIG. 9 is a side cross-sectional view of a semiconductor apparatus 1C according to a fourth embodiment of the present invention, and FIG. 10 is a front cross-sectional view of this semiconductor apparatus. The semiconductor apparatus 1C according to the fourth embodiment is a variation on that of the third embodiment, with the spacing of the semiconductor chips 75 and the position of the carrier tape materials 73 connecting the interposers 77 differing. [0085] With the third embodiment, in FIG. 1 the carrier tape material 73 is provided with the copper wiring 13 on the top surface, and on top of that are mounted the first semiconductor chip 75 a, the second semiconductor chip 75 b, the third semiconductor chip 75 c, the fourth semiconductor chip 75 d and the fifth semiconductor chip 75 e, along with the top interposer 77 a and the bottom interposer 77 b. The semiconductor apparatus 1B thus developed is such that the first semiconductor chip 75 a, the second semiconductor chip 75 b, the fourth semiconductor chip 75 d and the fifth semiconductor chip 5 e are rotated facing in the upward direction in the diagram (indicated by arrow Wa) centered about the third semiconductor chip 75 c. In addition, the top interposer 77 a and the bottom interposer 77 b are rotated in the downward direction in the diagram (indicated by arrow Va), centered about the third semiconductor chip 75 c. [0086] In contrast, with the semiconductor apparatus 1C of the fourth embodiment, in FIG. 1 the carrier tape material 73 is positioned with the copper wiring 13 on the bottom surface, and on the bottom of that are mounted the first semiconductor chip 75 a, the second semiconductor chip 75 b, the third semiconductor chip 75 c, the fourth semiconductor chip 75 d and the fifth semiconductor chip 5 e, along with the top interposer 77 a and the bottom interposer 77 b. The semiconductor apparatus 1C thus developed is rotated the same as in the third embodiment. Through this, with the semiconductor apparatus 1C, it is possible to position the top interposer 77 a and the bottom interposer 77 b touching the bottom surface of the third semiconductor chip 75 c. In addition, it is possible to provide the first semiconductor chip 75 a, the second semiconductor chip 75 b, the third semiconductor chip 75 c, the fourth semiconductor chip 75 d and the fifth semiconductor chip 5 e with a predetermined spacing. Consequently, with the semiconductor apparatus 1C of the fourth embodiment, the interposers 77 and the third semiconductor chip 75 c are provided so as to touch, and hence the apparatus can be more compact than the semiconductor apparatus 1C of the third embodiment. In addition, it is also possible to arrange the active surfaces of the semiconductor chips 75 not facing each other, so that it is possible to prevent rises in temperature. POSSIBILITIES FOR USE IN INDUSTRY [0087] With the present invention as described above, the structure is such that a semiconductor chip electrically connected to wiring form on a carrier tape, and an interposer on the carrier tape and next to said semiconductor chips, are provided next to each other, and furthermore, the semiconductor chip and interposer are overlapped by bending the carrier tape so that the semiconductor chip positioned in the center is enclosed inside, and the result is then covered with molding resin. Through this, it is possible to manufacture a carrier tape material with substantially the same length in the left-right and/or front-back direction in the diagram with respect to the semiconductor chip in the center, and consequently it is possible to shorten the length of the wiring pattern and to improve the electrical properties. In addition, it suffices to bend the left and right of the short carrier tape the same, symmetric to the left and right, enabling simple production. [0088] In addition, when the present invention is given a structure wherein interposers are provided on the carrier tape and also on both the top and bottom sides of the semiconductor chip positioned at the center, and the apparatus is stacked up by bending the carrier tape and overlapping the interposers on one surface of the semiconductor chip in the center and semiconductor chips on the other surface, as described above, the apparatus has carrier tape with substantially the same length in the up-down direction, and consequently it is possible to shorten the length of the wiring pattern and to improve the electrical properties, and in addition it is possible to make the apparatus compact because adjacent positioning of the carrier tape and interposers is possible. [0089] In addition, when interposers on the tape material adjacent to the provided semiconductor chips are positioned on the carrier tape and an external connection terminal is provided to the interposers, because an external connection terminal is provided to the interposers, the interposers are reinforced by the external connection terminal, and wiring in a single layer becomes good and costs become less expensive. [0090] In addition, when the active surfaces of the semiconductor chips are stacked up by being overlapped in the up-down direction while not facing each other, the heat generated from the active surfaces of the semiconductor chips does not mutually act to cause the temperature to rise, so increases in the temperature of the chips are reduced. Consequently, the occurrence of abnormal operations in the semiconductor chips disappears, and it becomes possible for the semiconductor module to operate normally. [0091] In addition, when there is no carrier tape between overlapped semiconductor chips, it is possible to reduce the gap between semiconductor chips by the amount of carrier tape that was omitted between the overlapping semiconductor chips, so the thickness of the semiconductor module can be made thinner and the apparatus can be made compact. Because there is no carrier tape provided, the heat radiation of the semiconductor chips improves, the temperature does not rise very much, and it is possible to prevent the occurrence of abnormal operation. Referenced byCiting PatentFiling datePublication dateApplicantTitleUS6617678 *May 16, 2002Sep 9, 2003Kabushiki Kaisha ToshibaSemiconductor deviceUS6784529 *Dec 27, 2002Aug 31, 2004Renesas Technology Corp.Semiconductor deviceUS6956284Mar 31, 2004Oct 18, 2005Staktek Group L.P.Integrated circuit stacking system and methodUS6956288 *Jan 12, 2004Oct 18, 2005Matsushita Electric Industrial Co., Ltd.Semiconductor device with folded film substrate and display device using the sameUS7315078 *May 25, 2005Jan 1, 2008Siliconware Precision Industries Co., Ltd.Chip-stacked semiconductor package and method for fabricating the sameUS7484966 *Oct 1, 2007Feb 3, 2009International Business Machines CorporationLand grid array (LGA) interposer utilizing metal-on-elastomer hemi-torus and other multiple points of contact geometriesUS7485951 *May 9, 2003Feb 3, 2009Entorian Technologies, LpModularized die stacking system and methodUS7521285Sep 27, 2007Apr 21, 2009Siliconware Precision Industries Co., Ltd.Method for fabricating chip-stacked semiconductor packageUS7576995 *Nov 4, 2005Aug 18, 2009Entorian Technologies, LpFlex circuit apparatus and method for adding capacitance while conserving circuit board surface areaUS7656678Oct 31, 2005Feb 2, 2010Entorian Technologies, LpStacked module systemsUS7718900 *Dec 12, 2005May 18, 2010Shinko Electric Industries Co., Ltd.Electronic parts packaging structure and method of manufacturing the sameUS7737549Oct 31, 2008Jun 15, 2010Entorian Technologies LpCircuit module with thermal casing systemsUS7760513Apr 3, 2006Jul 20, 2010Entorian Technologies LpModified core for circuit module system and methodUS7768796Jun 26, 2008Aug 3, 2010Entorian Technologies L.P.Die module systemUS7888185 *Aug 17, 2006Feb 15, 2011Micron Technology, Inc.Semiconductor device assemblies and systems including at least one conductive pathway extending around a side of at least one semiconductor deviceUS8039941 *Apr 14, 2009Oct 18, 2011Panasonic CorporationCircuit board, lead frame, semiconductor device, and method for fabricating the sameUS8189343 *Dec 28, 2004May 29, 2012Intel CorporationMethod and apparatus to provide power to a backplaneUS8525322 *Oct 31, 2011Sep 3, 2013Yong Woo KimSemiconductor package having a plurality of input/output membersUS8552473 *Nov 2, 2011Oct 8, 2013Semiconductor Energy Laboratory Co., Ltd.Micro-electro-mechanical device and manufacturing method for the sameUS20030234443 *Jun 9, 2003Dec 25, 2003Staktek Group, L.P.Low profile stacking system and methodUS20040145052 *Jan 12, 2004Jul 29, 2004Matsushita Electric Industrial Co., Ltd.Semiconductor device and display device using the sameUS20040156177 *Feb 3, 2004Aug 12, 2004Matsushita Electric Industrial Co., Ltd.Package of electronic components and method for producing the sameUS20040183183 *Mar 31, 2004Sep 23, 2004Staktek Group, L.P.Integrated circuit stacking system and methodUS20050269603 *May 18, 2005Dec 8, 2005Nam-Soo KangFlexible printed circuit filmUS20060124347 *Dec 12, 2005Jun 15, 2006Shinko Electric Industries Co., Ltd.Electronic parts packaging structure and method of manufacturing the sameUS20060139904 *Dec 28, 2004Jun 29, 2006Wen WeiMethod and apparatus to provide power to a backplaneUS20060172457 *May 25, 2005Aug 3, 2006Siliconware Precision Industries Co., Ltd.Chip-stacked semiconductor package and method for fabricating the sameUS20080020601 *Oct 1, 2007Jan 24, 2008International Business Machines CorporationLand grid array (lga) interposer utilizing metal-on-elastomer hemi-torus and other multiple points of contact geometriesUS20080032450 *Sep 27, 2007Feb 7, 2008Chien-Ping HuangMethod for fabricating chip-stacked semiconductor packageUS20090289347 *Apr 14, 2009Nov 26, 2009Takao OchiCircuit board, lead frame, semiconductor device, and method for fabricating the sameUS20120002379 *Aug 16, 2010Jan 5, 2012Fih (Hong Kong) LimitedCircuit board structureUS20120043594 *Nov 2, 2011Feb 23, 2012Semiconductor Energy Laboratory Co., Ltd.Micro-Electro-Mechanical Device And Manufacturing Method For The Same* Cited by examinerClassifications U.S. Classification257/686, 257/E23.177, 257/E23.055, 257/E23.052, 257/E23.069, 257/E23.124International ClassificationH01L23/31, H01L23/495, H01L23/498, H01L23/538Cooperative ClassificationH01L2224/85399, H01L2224/45099, H01L2224/05599, H01L2924/00014, H01L2924/181, H01L24/48, H01L24/49, H01L2924/15151, H01L2924/01078, H01L2224/73265, H01L23/3128, H01L2924/01033, H01L23/3121, H01L2924/01005, H01L2924/01057, H01L2924/01029, H01L2224/49175, H01L23/49816, H01L24/50, H01L2924/01047, H01L23/5387, H01L23/49575, H01L23/49572, H01L2224/48091, H01L2924/01039, H01L2924/01082, H01L23/3107European ClassificationH01L24/50, H01L23/31H2, H01L23/498C4, H01L23/31H2B, H01L23/495L, H01L23/31H, H01L23/538J, H01L23/495JLegal EventsDateCodeEventDescriptionJul 19, 2002ASAssignmentOwner name: SEIKO EPSON CORPORATION, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:EMOTO, YOSHIAKI;REEL/FRAME:013124/0704Effective date: 20010213Apr 13, 2007FPAYFee paymentYear of fee payment: 4Apr 14, 2011FPAYFee paymentYear of fee payment: 8Apr 29, 2015FPAYFee paymentYear of fee payment: 12RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services