Source: http://www.google.com/patents/US20050002334?dq=7,177,838
Timestamp: 2017-03-29 14:28:44
Document Index: 278313844

Matched Legal Cases: ['§ 0', '§ 0', '§ 1', '§ 1', '§ 1', '§1', '§ 1', '§ 1', '§1', '§ 1', '§ 2', '§ 3', '§ 4', '§ 4', '§ 4', '§ 4', '§4', '§ 4', '§ 4', '§ 4', '§ 4', '§4', '§ 4', '§ 4', '§ 4', '§ 4', '§ 4', '§ 4']

Patent US20050002334 - Packet sequence maintenance with load balancing, and head-of-line blocking ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsTo avoid packet out-of-sequence problems, while providing good load balancing, each input port of a switch monitors the outstanding number of packets for each flow group. If there is an outstanding packet in the switch fabric, the following packets of the same flow group should follow the same path....http://www.google.com/patents/US20050002334?utm_source=gb-gplus-sharePatent US20050002334 - Packet sequence maintenance with load balancing, and head-of-line blocking avoidance in a switchAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS20050002334 A1Publication typeApplicationApplication numberUS 10/776,574Publication dateJan 6, 2005Filing dateFeb 11, 2004Priority dateJun 19, 2003Also published asUS7894343Publication number10776574, 776574, US 2005/0002334 A1, US 2005/002334 A1, US 20050002334 A1, US 20050002334A1, US 2005002334 A1, US 2005002334A1, US-A1-20050002334, US-A1-2005002334, US2005/0002334A1, US2005/002334A1, US20050002334 A1, US20050002334A1, US2005002334 A1, US2005002334A1InventorsHung-Hsiang Jonathan Chao, Jinsoo ParkOriginal AssigneeHung-Hsiang Jonathan Chao, Jinsoo ParkExport CitationBiBTeX, EndNote, RefManPatent Citations (74), Referenced by (123), Classifications (13), Legal Events (5) External Links: USPTO, USPTO Assignment, EspacenetPacket sequence maintenance with load balancing, and head-of-line blocking avoidance in a switch
§ 0.1 RELATED APPLICATIONS [0001] This application claims benefit to U.S. Provisional Application Serial No. 06/479,733, titled “A HIGHLY SCALABLE MULTI-PLANE MULTI-STAGE BUFFERED PACKET SWITCH,” filed on Jun. 19, 2003, and listing H. Jonathan Chao and Jinsoo Park as inventors (referred to as “the '733 provisional”). That application is incorporated herein by reference. The scope of the present invention is not limited to any requirements of the specific embodiments described in that application.
§ 0.2 FEDERAL FUNDING [[0002]] This invention was made with Government support and the Government may have certain rights in the invention as provided for by grant number ANI-9906673 by the National Science Foundation.
§ 1. BACKGROUND OF THE INVENTION [0003] § 1.1 Field of the Invention [0004] The present invention concerns communications. In particular, the present invention concerns maintaining packet sequence with load balancing, and avoiding head-of-line (HOL) blocking in large scale switches used in communications networks. [0005] § 1.2 Related Art [0006] To keep pace with Internet traffic growth, researchers continually explore transmission and switching technologies. For instance, it has been demonstrated that hundreds of signals can be multiplexed onto a single fiber with a total transmission capacity of over 3 Tbps and an optical cross-connect system (OXC) can have a total switching capacity of over 2 Pbps. However, the capacity of today's (Year 2003) core Internet Protocol (IP) routers remains at a few hundred Gbps, or a couple Tbps in the near future. [0007] It still remains a challenge to build a very large IP router with a capacity of tens Tbps or more. The complexity and cost of building such a large-capacity router is much higher than building an optical cross connect system (OXC). This is because packet switching may require processing (e.g., classification and table lookup), storing, and scheduling packets, and performing buffer management. As the line rate increases, the processing and scheduling time available for each packet is proportionally reduced. Also, as the router capacity increases, the time for resolving output contention becomes more constrained. [0008] Demands on memory and interconnection technologies are especially high when building a large-capacity packet switch. Memory technology very often becomes a bottleneck of a packet switch system. Interconnection technology significantly affects a system's power consumption and cost. As a result, designing a good switch architecture that is both scalable to handle a very large capacity and cost-effective remains a challenge. [0009] The numbers of switch elements and interconnections are often critical to the switch's scalability and cost. Since the number of switch elements of single-stage switches is proportional to the square of the number of switch ports, single-stage architecture is not attractive for large switches. On the other hand, multi-stage switch architectures, such as a Clos network type switch, is more scalable and requires fewer switch elements and interconnections, and is therefore more cost-effective. [0010] FIG. 1 shows a core router (CR) architecture 100 which includes line cards 110, 120 a switch fabric 130, and a route controller (not shown) for executing routing protocols, maintenance, etc. The router 100 has up to N ports and each port has one line card. (Note though that some switches have ports that multiplex traffic from multiple input line cards at the ingress and de-multiplexes the traffic from the switch fabric to multiple line cards at the egress.) A switch fabric 130 usually includes multiple switch planes 140 (e.g., up to p in the example of FIG. 1) to accommodate high-speed ports. [0011] A line card 110, 120 usually includes ingress and/or egress functions and may include one or more of a transponder (TP) 112, 122, a framer (FR) 114, 124, a network processor (NP) 116, 126, and a traffic manager (TM) 118, 128. A TP 112, 122 may be used to perform optical-to-electrical signal conversion and serial-to-parallel conversion at the ingress side. At the egress side, it 112, 122 may be used to perform parallel-to-serial conversion and electrical-to-optical signal conversion. An FR 114, 124 may be used to perform synchronization, frame overhead processing, and cell or packet delineation. An NP 116, 126 may be used to perform forwarding table lookup and packet classification. Finally, a TM 118, 128 may be used to store packets and perform buffer management, packet scheduling, and any other functions performed by the router architecture (e.g., distribution of cells or packets in a switching fabric with multiple planes). [0012] Switch fabric 130 may be used to deliver packets from an input port to a single output port for unicast traffic, and to multiple output ports for multicast traffic. [0013] When a packet arrives at CR 100, it determines an outgoing line to which the packet is to be transmitted. Variable length packets may be segmented into fixed-length data units, called “cells” without loss of generality, when entering CR 100. The cells may be re-assembled into packets before they leave CR 100. Packet segmentation and reassembly is usually performed by NP 116, 126 and/or TM 118, 128. [0014] FIG. 2 illustrates a multi-plane multi-stage packet switch architecture 200. The switch fabric 230 may include p switch planes 240. In this exemplary architecture 200, each plane 240 is a three-stage Benes network. Modules in the first, second, and third stages are denoted as Input Module (IM) 242, Center Module (CM) 244, and Output Module (OM) 246. IM 242, CM 244, and OM 246 have many common features and may be referred to generally as a Switch Module (SM). [0015] Traffic enters the switch 200 via an ingress traffic manager (TMI) 210 and leaves the switch 200 via an egress traffic manager (TME) 220. The TMI 210 and TME 220 can be integrated on a single chip. Therefore, the number of TM chips may be the same as the number of ports (denoted as N) in the system 200. Cells passing through the switch 200 via different paths may experience different queuing delays. These different delays may result in cells arriving at a TME 220 out of sequence. However, if packets belonging to the same flow traverse the switch via the same path (i.e., the same switch plane and the same CM) until they have all left the switch fabric, there should be no cell out-of-sequence problem. FIG. 2 illustrates multiple paths between TMI(0) 210a and TME(0) 220a. The TMI 210 may determine the path ID (PID) of each flow using a flow ID (FID). The PID may correspond to a switch fabric plane 240 number and a CM 244 number in the plane 240. [0016] In the embodiment 200 illustrated in FIG. 2, the first stage of a switch plane 240 includes k IMs 242, each of which has n inputs and m outputs. The second stage includes m CMs 244, each of which has k inputs and k outputs. The third stage includes k OMs 246, each of which has m inputs and n outputs. If n, m, and k are equal to each other, the three modules 242, 244, 246 may have identical structures. [0017] From the TMI 210 to the TME 220, a cell traverses four internal links: (i) a first link from a TMI 210 to an IM 242; (ii) a second link from the IM 242 to a CM 244; (iii) a third link from the CM 244 to an OM 246; and (iv) a fourth link from the OM 246 to a TME 220. [0018] In such a switch 200, as well as other switches, a number of issues may need to be considered. Such issues may include maintaining packet sequence, load balancing and HOL blocking. Section 1.2.1 discusses packet out-of-sequence and load balancing problems. Section 1.2.2 discusses the problem of HOL blocking. [0019] §1.2.1 Packet Out-of-Sequence and Load Balancing [0020] A switch fabric cross-connects packets from an input port (i.e., packet arriving port) to an output port (i.e., packet departing port) at very high speed (e.g., new configuration in every 200 nsec). One requirement, or at least an important feature, of a switch fabric is that packets belonging to the same flow be delivered in order. A flow refers to a virtual connection from a source end system to a destination end system. In other words, a flow is a stream of data traveling across a network between two endpoints. An example of a flow is a stream of packets traveling between two computers that have established a TCP connection. If packets belong to the same flow are not delivered in order through the switch fabric, the switch fabric is assumed to have a packet out-of-sequence problem. Although some applications may be tolerant of packet out-of-sequence problems, it is desirable to avoid such problems. [0021] A switch fabric can be classified as one of (a) a single-path switch fabric, or (b) a multi-path switch fabric. A single-path switch fabric has only one path for a given input port-output port pair. A single-path switch fabric avoids packet out-of-sequence problems because all packets of a flow arriving at a given input port take the same path through the switch. However, a single-path switch fabric may not be scalable to meet the increasing demand of the Internet traffic. [0022] A multi-path switch fabric, such as the one 230 illustrated in FIG. 2 for example, has more than one path for an input port-output port pair. A multi-path switch fabric can be further classified as either (a) a memory-less switch fabric, or (b) a buffered switch fabric. A memory-less switch fabric does not store packets in the switch fabric. Therefore, a memory-less multi-path switch fabric should have no packet out-of-sequence problems, or at least no severe packet out-of-sequence problems, because the propagation delays through different paths are comparable. However, for a switch fabric to be memory-less, the potential for contention among packets destined for the same output link must be resolved before the packet enters the switch fabric. Unfortunately, this could be a complicated process. [0023] A buffered multi-path switch fabric may have a packet out-of-sequence problem because packets sent to different paths may experience different queuing delays due to the output link contentions. Two known techniques for solving this problems, as well as shortcomings of these known techniques, are introduced in § 1.2.1.1 below. [0024] § 1.2.1.1 Previous Approaches to Solve Packet Out-of-Sequence Problems in Buffered Multi-Path Switch Fabrics, and Limitations of Such Approaches [0025] Two methods have been proposed to solve the packet out-of-sequence problem in the buffered multi-path switch fabric. The first method re-sequences packets at the output port. The packet re-sequencing may require several conditions. First, each packet should carry a sequence number. One exemplary sequence number is a time-stamp based on the arrival time of the packet at the input port. If the sequence number is large, the overhead ratio (of sequence number size to cell or packet size) can be too big to be practical. A high overhead ratio can cause increased implementation costs, performance degradation due to reduced internal speedup, or both. Second, the degree of packet out-of-sequence should be bounded to ensure successful re-sequencing. Since Internet traffic is very complicated, it is difficult to estimate the degree of packet out-of-sequence that will occur. Even when the degree of packet out-of-sequence is bounded, implementing the re-sequencing circuits increases costs. [0026] The second method to solve the packet out-of-sequence problem is to send all packets belong to the same flow over the same path. This emulates a single-path switch fabric for a given flow, thus avoiding packet out-of-sequence problems altogether. This idea is attractive in the sense that the packet out-of-sequence problem is only matters for the packets belong to the same flow. This scheme is referred to as “static hashing.” Static hashing advantageously eliminates the re-sequencing buffer at the output port. Since packets belonging to the same flow take the same path in the multi-path switch fabric, they will arrive at the output port in the proper sequence. [0027] Note that re-sequencing is different from re-assembly. Re-sequencing is a term used to describe an operation to correct the situation when packets belonging to the same flow arrive at the output port out-of-sequence. Re-assembly is a term used to describe reconstituting packets when the packets are segmented into cells and are interleaved in the switch fabric. For purposes of this discussion, it is assumed that packets are not interleaved in the switch fabric. In other words, all cells belonging to the same packet will be sent back-to-back, without any intervening cells. Therefore, with static hashing, the output port has no re-sequencing buffer, nor does it have a re-assembly buffer. [0028] One problem of the static hashing scheme is the potential for load imbalance. Since each flow may have different bandwidth, it is possible that one path will be more congested than another path, or other paths. This may complicate choosing proper paths to route packets from an input port to an output port. If paths are not properly chosen, the probability of congesting one path increases, adversely impacting switch performance. [0029] To summarize, since a multi-path buffered packet switch has multiple paths from an input port, to an output port, there can be packet out-of-sequence problems. If packets of the same flow take the same path (as in static hashing), the packet order is maintained. However, the load on each path might not be balanced. On the other hand, if packets of the same flow take different paths, there can be an out-of-sequence problem between packets. One way to overcome this problem is to have a re-sequence buffer at the egress line card. However, adding resequencing functionality adds costs, and in a large system, the degree of out-of-sequence could be too large to re-sequence. In view of the foregoing, improved techniques for maintaining packet sequence in switches is desired. [0030] §1.2.2 HOL Blocking [0031] If one queue contains cells with different destinations, there can be a head-of-line (HOL) blocking problem. That is, an HOL cell losing arbitration for a contested output port can block cells behind of it, even if those cells are destined for an idle (uncontested) output port. [0032] § 1.2.2.1 Previous Approaches to Solve HOL Blocking and Limitations of Such Approaches [0033] The following example focuses on packets at an input port of a multi-plane multi-stage switch fabric, such as that 200 of FIG. 2, and serves to illustrate the limits of using general queues, virtual path queues (VPQs) and virtual output queues (VOQs) to eliminate the possibility of HOL blocking. Packets arriving at the switch can be destined for any output port, they can have any class of service, and they can be routed through any path in the switch fabric. Therefore, the number of queues required to ensure that HOL blocking is completely eliminated is equal to the switch size (i.e., the number of output ports), multiplied by the number of scheduling priorities (i.e., the number of different classes of service supported by the switch), and further multiplied by the number of possible paths for an {input port, output port} pair. In this example, the number of queues required would be q*p*m*n*k. [0034] Unfortunately, if a switch fabric has a large number of paths for an {input port, output port} pair, the number of required queues at the input port may be too large to be practical. Recall that in the multi-plane multi-stage switch fabric shown in FIG. 2, the required number of queues necessary to completely eliminate the possibility of HOL blocking is p*q*n*k*m. Thus, for example, if p=8, q=2, n=m=k=64, then the required number of queues becomes 4 million, which may be too large for a practical implementation. [0035] If it is assumed that the input port has only queues corresponding to the output ports and the scheduling priority (i.e., if it is assumed that the input port has a virtual output queue (VOQ) structure), packets routed to different paths can be stored at the same VOQ. Therefore, if the HOL packet is routed to a congested path, the HOL packet will block the packets behind of it and prevent them from entering the switch fabric. Consequently, packets routed to another path that is idle can be blocked by the HOL packet routed to the congested path. This HOL blocking degrades the system throughput. [0036] If, on the other hand, it is assumed that the input port has only queues corresponding to the path and the scheduling priority (i.e., if it is assumed that the input port has a virtual path queue (VPQ) structure), packets destined for different output ports can be stored at the same VPQ. If the HOL packet is destined for a “hot spot” output port and the HOL packet loses a contention, the HOL packet will block the packets behind of it and prevent them from entering the switch fabric. Consequently, packets destined for other ports that are idle can be blocked by the HOL packet destined for the hot spot output port. This HOL blocking degrades system throughput. [0037] In view of the foregoing, improved techniques for avoiding HOL blocking, that don't require too many queues are needed. § 2. SUMMARY OF THE INVENITON [0038] To avoid packet out-of-sequence problems, while providing good load balancing, the present invention may use a dynamic hashing technique. In one embodiment, each input port monitors the outstanding number of packets for each flow group. If there is an outstanding packet in the switch fabric, the following packets of the same flow group should follow the same path. If there is no outstanding packet of the same flow group in the switch fabric, the (first, and therefore subsequent) packets of the flow can choose a less congested path to improve load balancing performance without causing an out-of-sequence problem. [0039] One embodiment of the present invention implements dynamic hashing by modifying the input port. This embodiment of dynamic hashing may require the input port to maintain a table so that the packets belong to the same flow group can take the same path. If the number of flow groups is large, the table size should be large too. The look-up table may use content addressable memory (CAM). [0040] A refined embodiment of the present invention may reduce the memory size requirements for the table by hashing the flow into one of a number of flow groups in order to reduce the memory size. [0041] To avoid HOL blocking without requiring too many queues, the present invention may provide a TMI having two stages of buffers. The first buffer stage may be a virtual output queue (VOQ) and second buffer stage may be a virtual path queue (VPQ). At the first stage, the packets may be stored at the VOQs, and the HOL packet of each VOQ may be sent to the VPQ. The number of VPQs is equal to the number of paths in the switch fabric, multiplied by the number of scheduling priorities. Since each VOQ can send at most one packet to the VPQ, the total number of packets at all VPQs should be equal to or less than the number of VOQs. By allowing each VOQ to send at most one packet to VPQ, HOL blocking can be mitigated dramatically. § 3. BRIEF DESCRIPTION OF THE DRAWINGS [0042] FIG. 1 is a block diagram of an exemplary switch environment in which, or with which, the present invention may be used. [0043] FIG. 2 illustrates alternative paths for a given {input port, output port} pair through a multi-stage switch. [0044] FIGS. 3A-3C illustrate exemplary distribution and status information and tables that may be used to perform a dynamic hashing operation in a manner consistent with the present invention. [0045] FIG. 4 is a flow diagram of an exemplary method 400 that may be used to perform dynamic hashing operations, in a manner consistent with the present invention, at an ingress traffic manager module (TMI). [0046] FIG. 5 is a flow diagram of an exemplary method 500 that may be used to select a path in a manner consistent with the present invention. [0047] FIG. 6 is a flow diagram of an exemplary method 600 that may be used to perform dynamic hashing support operations, in a manner consistent with the present invention, at an egress traffic manager module (TME). [0048] FIG. 7 illustrates packet acknowledgement that may be used with a dynamic hashing operations in a manner consistent with the present invention. [0049] FIG. 8 illustrates throughput performance of an embodiment of a dynamic hashing technique that is consistent with the present invention. [0050] FIG. 9 illustrates a problem of HOL blocking that may occur with a VPQ structure. [0051] FIG. 10 illustrates a hot spot traffic problem that may occur with a VOQ structure. [0052] FIG. 11 illustrates an exemplary TMI that may be used to perform two-stage virtual queuing in a manner consistent with the present invention. [0053] FIG. 12 is a flow diagram of an exemplary method 1200 that may be used to perform two-stage queuing, in a manner consistent with the present invention, at a TMI. [0054] FIG. 13 illustrates throughput performance of various queuing techniques.
§ 4. DETAILED DESCRIPTION [0055] The present invention may involve novel methods, apparatus, message formats and/or data structures for avoiding packet re-sequencing with a reasonable number of buffers, while permitting load balancing, and/or for avoiding HOL blocking. The following description is presented to enable one skilled in the art to make and use the invention, and is provided in the context of particular applications and their requirements. Various modifications to the disclosed embodiments will be apparent to those skilled in the art, and the general principles set forth below may be applied to other embodiments and applications. Thus, the present invention is not intended to be limited to the embodiments shown and the inventors regard their invention as any patentable subject matter described. [0056] In the following, abbreviations and letter symbols used in the specification are introduced in § 4.1. Then, exemplary embodiments of the present invention are described in § 4.2. Finally, some alternatives of the present invention are set forth in § 4.3. §4.1 Abbreviations [0057] The following letter symbols are used in the specification. N: switch size, which is number of ports in the system (N=n*k) M: buffer size n: module size, which is the number of inputs at the IM or the number of outputs at the OM m: number of CMs k: number of IMs/OMs p: number of planes q: number of scheduling priorities u: hot spot probability v: heavy flow probability 1: average packet size in cells d1: distance between the TM and IM/OM in units of cell slot d2: distance between the IM/OM and CM in units of cell slot f1: number of normal flows (e.g., 100,000) f2: number of heavy flows (e.g., 10) Q_sm: Queue size in SM (e.g., 15) B_sm: Buffer size in SM (e.g., 32) Q_voq: VOQ size in TMI (e.g., 1023 cells) Q_raq: RAQ size in TME (e.g., 255 cells) B_tmi: Buffer size in TMI (e.g., 2 million cells) B_tme: Buffer size in TME (e.g., 2 million cells) [0078] The following abbreviations are used in the specification. AP: Acknowledgement Period ASIC: Application Specific Integrated Circuit ATM: Asynchronous Transfer Mode BOC: Buffer Outstanding Cell counter BOP: Beginning Of Packet cell BRC: Buffer Reserved Cell counter CAM: Content Addressable Memory CI: Cell Interleaving CM: Center Module COP: Continue Of Packet CPI: Complete Packet Interleaving COSQ: Class Of Service Queue CR: Core Router CRC: Cyclic Redundancy Check CRT: CRediT update CTYPE: Cell TYPE DEST: DESTination DPI: Dynamic Packet Interleaving DQ: Destination Queue DQC: DQ Counter DQF: DQ Flag EOP: End Of Packet FGID: Flow Group ID FID: Flow ID FIFO: First In First Out queue FR: FRamer Gbps: Giga bits per second (i.e., 109 bps) HEC: Header Error detection and Correction HOL: Head Of Line ID: IDentification IM: Input Module IP: Internet Protocol LC: Line Card LOC: Link Outstanding Cell Mbits: Mega bits MHQ: Multicast High-priority Queue MLQ: Multicast Low-priority Queue MPLS: Multi-Protocol Label Switching MRC: Maximum number of Reserved Cells NP: Network Processor OM: Output Module OPC: Outstanding Packet Counter OXC: Optical Cross-connect System PACK: Packet ACKnowledgment Pbps: Peta bits per second (i.e., 1015 bps) PID: Path ID POS: Packet Over SONET PPI: Partial Packet Interleaving QOC: Queue Outstanding Cell counter QRC: Queue Reserved Cell counter RAQ: ReAssembly Queue ROC: RTT Outstanding Cell counter RR: Round Robin RTT: Round-Trip Time SCP: Single Cell Packet cell SM: Switch Module SQ: Source Queue Tbps: Tera bits per second (i.e., 1012 bps) TM: Traffic Manager module TMI: Ingress TM TME: Egress TM TP: TransPonder TS: Time Slot UHQ: Unicast High-priority Queue ULQ: Unicast Low-priority Queue VC: Virtual Clock VOQ: Virtual Output Queue VPQ: Virtual Path Queue WFQ: Weighted Fair Queuing WRED: Weighted Random Early Discard WRR: Weighted Round Robin [0150] § 4.2 Exemplary Embodiments [0151] Exemplary embodiments for avoiding packet re-sequencing with a reasonable number of buffers, while permitting load balancing, are described in § 4.2.1. Then, exemplary embodiments for avoiding HOL blocking are described in § 4.2.2. [0152] § 4.2.1 Dynamic Hashing [0153] The present invention may use the dynamic hashing techniques described in this section to avoid packet re-sequencing with a reasonable number of buffers, while permitting load balancing. Consistent with the present invention, dynamic hashing may be implemented as follows. [0154] Each TMI 210 may keep track of the number of outstanding packets in the switch fabric 230. The TMI may do so by associating a flow group identifier (FGID) with an outstanding packet counter (OPC). That is, the OPC indicates the outstanding number of packets in the switch fabric 230 associated with the FGID from an input port. The OPC may be incremented by one whenever a new packet belonging to the FGID is sent to switch fabric 230. (Generally speaking, the switch fabric 230 includes only IM 242, CM 244, and OM 246. However, the OPC may actually count the number of packets in a virtual path queue (VPQ) at TMI 210 and at a reassembly queue (RAQ) at TME 220, in addition to those at IM 242, CM 244, and OM 246.) The OPC may be decremented by one whenever the TMI 210 receives a packet acknowledgment (PACK) with the FGID from the output port. The output port may send a PACK whenever it receives a new packet. The count increment and decrement amounts, with less resolution, can be for more than one packet. For example, the count can be incremented/decremented by one (or some other number, such as five for example) for every five packets. [0155] As illustrated in FIG. 3A, the input port may include means for performing a hashing function and may maintain two tables—a distribution table 320 and a status table 330. The utility of the hashing function is now described. In high-speed core networks, one high-speed link (e.g., OC-192c) may carry a large number of flows (e.g., 400,000 flows). A flow can be uniquely identified by a 5-part flow identifier (FID) including a source IP address (32 bits), a destination IP address (32 bits), a source port number (16 bits), a destination port number (16 bits), and a protocol number (8 bits). If each TMI was to maintain a distribution table for all possible flows, the size of the distribution table should be 2104 (because the FID is assumed to have a 104 bit address). Unfortunately, this may be too big to be practical. Therefore, it may be desirable to reduce the number of flows maintained in the TMI. One technique is to convert the 104-bit FID into a smaller (e.g., 16-bit) Flow Group ID (FGID) using a hashing function, such as CRC-16. In this case, it is possible more than one flow to have the same FGID. This hashing technique is well studied in the literature and the CRC scheme is known to have a good performance. Other schemes, such as simply ignoring some bits of the FID may be used. The present invention may use one of various hashing functions, such as cyclic redundancy checking (CRC) polynomials, Fletcher checksum, folding of address octets using the exclusive-OR operation, and bit extraction from the address. In the embodiment of the present invention that uses CRC-16 to hash a flow into a flow group, any flow can be translated into one of the 65,536 flow groups and the table size will be reduced to a few hundred Kbytes. [0156] Although static hashing has been used to group flows into flow groups, the present invention advantageously avoids the problem of uneven bandwidth distribution. For example, suppose in the multi-plane multi-stage switch architecture 200 described above, the number of paths (e.g., 512) is the product of the number of planes (e.g., 8) 230 and the number of CMs (e.g., 64) 244, which is much smaller than the number of FGIDs (i.e., 216=65536). Therefore, the FGID may be mapped to a path identifier (PID). Static hashing may perform this mapping simply by dividing the FGID by the number of paths, and using the remainder as the PID. For example, if the FGID is 33,333 and the number of paths is 512, the PID becomes 53. Then all the packets with the FGID of 33,333 will be routed through the first plane (i.e., PLA=0) and the 53th CM (i.e., CMA=53). Unfortunately, as mentioned above, static hashing can lead to uneven bandwidth distribution among the paths, particularly if the flow bandwidth has a large deviation. [0157] Referring back to FIG. 3A, recall that the input port may include a distribution table 320 and a status table 330. As shown in FIG. 3B, an exemplary distribution table 320′ may include a number of entries, each entry including a field for a path ID (PID) 326 and the OPC 324 associated with each FGID 322. If the hashing function 310 uses CRC-16 to generate a FGID from a flow identifier (FID), the size of the distribution table 330′ is 1 Mbit (i.e., 216*16 bits). More specifically, the address field may be 16 bits so that there is one address for each FGID, the PID field may be 9 bits (i.e., 3-bits for the eight (8) switch fabric planes 240 and 6-bits for the 64 CMs 244 per switch plane 240), and the OPC field may be 7 bits (It is assumed that the maximum number of packets unacknowledged on a path is 128 in view of the following. The unacknowledged packets can be stored at VPQ at TMI 210, IM 242, CM 244, OM 246, and RAQ at TME 220. The queue sizes of IM 242, CM 244, and OM 246 are assumed to be 15 cells. If all cells are SCP, the number of packets on a path is the same as the number of cells on that path. Although the VPQ can store up 4096 packets in the worst case, it is unlikely.). Conventional memory can be used for the distribution table 320′. If the hashing function 310 uses CRC-32 to generate a FGID from the FID, the memory size may become too large (i.e., 232*16 bit=64 Gbit). State-of-the-art chip technology can have up to a few Mbits on-chip memory, so 64 Gbit is too big for the single on-chip memory. If the memory is external, the size can grow up to a few Gbits. However, such an embodiment is feasible nonetheless. For example, distribution table 330 could use content addressable memory (CAM) in such an embodiment. [0158] The path identifier (PID) 326 in the distribution table 320 is valid while the OPC 324 is greater than 0. If the OPC 324 reaches 0, a new PID 326 may be assigned to the FGID 322. Note that the use of the same PID need not be precluded. This is because if the OPC 324 becomes 0, the FGID 322 can be assigned to a different path from the previous path without having a packet out-of-sequence problem. This could be helpful for path congestion because if the OPC 324 is equal to 0, then packets of the flow do not need to take the previous path. This scheme is called “dynamic hashing.”
[0159] Referring to FIG. 3C, in one embodiment, the status table 330′ maintains two flags for each PID 332. One flag 334 is used to indicate whether the path is failed or not (e.g., due to a link failure, a chip failure, etc.). As will become apparent from the discussion below, if this flag 334 is set, no packets should be sent over the failed path identified by PID 332. The other flag 336 is used to indicate if the path is congested or not. To set this flag 336, the input port may use feedback information from the switch fabric 230. [0160] If multiple scheduling priorities are to be supported, separate paths for each scheduling priority may be provided. Since there is no overlap between different scheduling priorities, the dynamic hashing techniques used for the single scheduling priority case can be applied to the multiple scheduling priorities. [0161] Referring to FIG. 4, the TMI 210 may use exemplary method 400 to perform dynamic hashing. As indicated by trigger event block 410, various branches of the method 400 may be performed in response to the occurrence of various conditions. If a new packet is received, a first branch of the method 400 is performed. In this first branch, an FGID may be generated from the FID of the packet as indicated by block 410. The OPC for the FGID is obtained as indicated by block 420. Referring back to FIG. 3B, this association of an OPC 324 to a given FGID 322 may be stored in a distribution table 320′. Then, it is determined whether or not the flow group already has any packets still in the switch fabric. For example, it may be determined if the OPC of the FGID is greater than 0 as indicated by decision block 430. If so, the packet is assigned to the path to which the FGID is already assigned, as indicated by block 440. Referring back to FIG. 3B, this association of a FGID 322 to a PID 326 may be stored in a distribution table 320′. If the OPC of the FGID is equal to zero, a path is selected as indicated by block 450. The selection may use path congestion status information. Recall from FIG. 3C that path status information may be stored in a status table 330′. In one embodiment, the TMI 210 may choose a (non-failed) path among the paths whose congestion flag is set to 0. Exemplary methods for selecting a path are described later with reference to FIG. 5. Regardless of the path used, the OPC for the FGID may be incremented (Block 460), and the packet is forwarded over the selected path (Block 470) before the method 400 is left (Node 495). [0162] Referring once again to trigger event block 410, if a packet acknowledgement (PACK) is received (e.g., from an output port), the FGID may be determined from the PACK as (Block 480), and the OPC for the FGID may be decremented (Block 485) before the method 400 is left (Node 495). Referring back to FIG. 3B, the OPC 324 associated with the FGID 322 in table 320′ may be decremented. [0163] Referring once again to trigger event block 410, if path status information is received (e.g., from the switch fabric 240), status information may be updated (Block 490) before the method 400 is left (Node 495). For example, referring back to FIG. 3C, failed and/or congestion flags 334/336 for one or more paths may be updated in an exemplary status table 330′. One example of the path congestion indication is to use the outstanding number of cells between TMI and IM. TMI is already maintaining an outstanding cell counter for each path so that the queue in IM does not overflow. The same counter can be used for the path congestion information. [0164] Referring back to block 450 of FIG. 4, recall that a path is selected. FIG. 5 is a flow diagram of an exemplary method 500 for selecting a functioning, non-congested, path using status table information. As shown, path selection may be performed in two phases. As indicated by block 510, in the first phase, a switch plane 240 having at least one path with no congestion (e.g., whose congestion flag is set to 0). (The fail and congestion flags are not necessarily independent. The fail flag may be checked first. If the fail flag is set to 1, the path is not selected.) This selection may be performed in a round-robin manner. As indicated by block 520, in the second phase, a CM 244 without congestion (e.g., whose congestion flag is equal to 0) is selected. This selection may also be performed in a round-robin manner. If the congestion flag is equal to 1, the path is considered congested. If it is equal to 0, the path is considered un-congested. If all congestion flags are equal to 0, an arbiter may choose one path in a round-robin manner among the m CMs. [0165] Using the method 400, packets of the same flow group may be permitted to take different paths provided that all of the previous packets of the flow group have left the switch fabric, in which case OPC will be zero. This offers better load-balancing than static hashing because the TMI 210 can assign packets of the same flow to less congested paths. The static hashing scheme must assign packets to the pre-determined path even if the path is congested. [0166] If a multicast flow arrives, the OPC should represent all copies of the multicast packet. For example, if the multicast packet is sent to ten TMEs, the OPC should be increased by ten. Since each TME sends one PACK, the OPC will be greater than 0 until all TMEs send PACKs. [0167] FIG. 6 is a flow diagram of an exemplary method 600 that may be used to perform dynamic hashing support operations in a manner consistent with the present invention, at an egress traffic manager module (TME). As indicated by trigger event 610 and block 620, if a packet is received at an output port, a PACK is sent to the TMI 210 that sourced the packet (referred to as “the originating TMI”), before the method 600 is left (Node 63). [0168] Referring to block 620 of FIG. 6, one challenge of performing dynamic hashing is sending PACKs from TMEs 220 to TMIs 210. In one embodiment of the present invention, each TME 220 can receive up to p (where p=8 for example) complete packets in a time slot because there are p switch planes 240. When the last cell of a packet arrives, the TME 220 may generate a PACK and send it to the originating TMI in a cell header. Since the PACKs don't need to be delivered in a particular order, each PACK may take any path back to the originating TMI 210. [0169] As Table 1 shows, an exemplary PACK may include a PACK mode field (1-bit), a FLUSH field (1-bit), a TMI address field (12-bits), and a FGID field (16-bits). The value for the TMI address field may be extracted from the cell header of the packet received and the value for the FGID field may be extracted from the packet header, which is in the cell payload. The cell header carries the TMI address but not the FGID. TABLE 1 Packet PACK format FIELD NAME BIT DESCRIPTION AMODE 1 PACK mode. 0: idle PACK, 1: valid PACK FLUSH 1 Flush packet acknowledgement, 0: Normal, 1: Flush TMIA 12 TMI Address FGID 16 Flow Group ID Total 30 [0170] The PACK can be delivered in a cell header. Since it may require 30 bits, it can be accommodated in the cell header. Each TME may be linked with its corresponding TMI as illustrated in FIG. 7. The TME sends the PACK to its corresponding TMI. That TMI then sends the PACK to the switch fabric 230 using the cell header. The PACK should arrive at the TME corresponding to the originating TMI. The TME then sends the PACK back to the originating TMI. Since one TMI 210 can send p cells in a time slot, each TME 220 can send up p PACKs in a time slot. [0171] The TME and TMI do not need to store the PACK since it may be processed as soon as it arrives. The IM, CM, and OM may be provided with output buffers for the PACK because the PACK does not implement a flow control like the data cells. For the data cells, the IM, CM, and OM may have input buffers because it is easier to implement flow control when input buffers are used instead of output buffers. The CM and OM may store the PACK according to the PACK's destination TMI. However, the IM is free to choose any CM. [0172] Referring, for example, to FIG. 7, suppose TMI(0) sends a packet to TME(4032). When TMI(0) sends the last cell of the packet to TME(4032), it increments the outstanding packet counter (OPC) associated with the FGID of the packet by one. When TME(4032) receives the last cell of the packet, it creates a PACK, and passes it to TMI(4032) via link 710. Note that the link 710 is a direct link from a given TME to its corresponding TMI. TMI(4032) then sends the PACK to IM(63). IM(63) chooses one of the 64 CMs (e.g., CM(0)) for the PACK and may store it at an output buffer. FIFO output buffers may be provided at the IM, CM, and OM. Therefore, if the buffer is not empty, it sends one PACK in each cell slot. CM(0) receives the PACK and stores it at the FIFO destined for OM(0) because the PACK is destined for TMI(0). OM(0) receives the PACK and stores it at the FIFO destined for TME(0) because the PACK is destined for TMI(0). TME(0) receives the PACK and passes it to TMI(0) via direct link 720. TMI(0) receives the PACK and decrements the OPC corresponding to the FGID by one. [0173] Since the PACK FIFO buffers at the IM, CM, and OM have a finite size, a PACK can be discarded due to the buffer overflow. This should be accounted for. Otherwise, the TMI would always assume that a flow group had packets in the switch fabric because the OPC of the FGID would never get back down to zero. In order to recover from an erroneous state in the event a lost PACK, the TMI may send a flush packet if the OPC is non-zero for a long time. This will flush the packets in the switch fabric. If a flush packet is sent, the packets with the corresponding FGID are held at the TMI until the flush packet is acknowledged. If the flush PACK is received, the TMI resets the OPC for the FGID. (See, e.g., decision block 487 and block 489 of FIG. 4.) The TMI can then choose a new path for any packets with the FGID. To distinguish the flushed PACK from other PACKs, one more bit in the cell header may be used. [0174] In one embodiment of the invention, in a worst case, each TME receives p PACKs and sends p PACKs in a cell time slot. The PACK will not become backlogged in the switch fabric unless more than p PACKs are destined for the same TMI. Since each TMI can receive up to p PACKs per time slot, there can be contention in the switch fabric if more than p PACKs are destined for the same TMI. [0175] The PID is valid of a given FGID while the OPC is greater than zero. If the OPC reaches zero, a new PID may be assigned to the FGID. This is because if the OPC becomes zero, the FGID can be assigned to a path different from the previous path without having a packet out-of-sequence problem. By allowing packets of a flow to take a path different from a previous path used by the flow if the OPC is equal to zero, congestion can be avoided or alleviated. This scheme also achieves better load-balancing than static hashing because the TMI can assign packets of the same flow to less congested paths (if the OPC is zero). In contrast, the static hashing scheme must assign packets to the pre-determined path even if the path is congested. [0176] §4.2.1.1 Performance of Dynamic Hashing [0177] The flow bandwidth of Internet traffic has a large variation. Some flows are a few Kbps while some flows are a few hundreds Mbps. Assume that the port speed is 10 Gbps, the number of light flows is 100,000, and the number of heavy flows is 10. Let v be the percentage of the heavy traffic. If v=0.0, then all flows have the same bandwidth and the flow bandwidth is 100 Kbps. If v=0.5, the heavy flows have a bandwidth of 500 Mbps while the light flows have a bandwidth of 50 Kbps. If v=1.0, all flows will have the same bandwidth, 1 Gbps. FIG. 8 shows the impact of flow bandwidth variation on the system throughput for static hashing and the dynamic hashing. [0178] Routing by dynamic hashing is suitable for a large scale system because it eliminates re-sequencing at the output port and distributes packets among the multiple paths more evenly. The dynamic hashing techniques of the present invention are more attractive than techniques that use re-sequencing because the high-speed input port may have hundreds of thousands flows and the number of paths is only a few hundred. [0179] § 4.2.2 HOL Blocking Mitigation Using VOQs [0180] Especially in the case of a hot-spot TME, throughput can drop to 1/N. For example, if N is 4096, the throughput becomes 0.0002. This can be explained as follows. Assume that 10% of all traffic is destined for the hot-spot TME. When this traffic destined for the hot-spot TME arrive at various CMs, the flows (or cells) of the traffic will contend with each other. Only one cell wins the contention and the other cells remain at the HOL of the queues. The same situation can happen at the IM. If HOL cells at all queues of IM are destined for the hot-spot TME, HOL cells losing contention will block all other traffic destined for idle TMEs. This can drop the throughput of the switch fabric significantly. This situation is illustrated in FIG. 9. If all HOL cells at the IM are destined for the hot-spot TME, all the cells destined for other idle TMEs cannot be forwarded because they are behind the HOL cells at the IM. Thus, the throughput of the non-hot-spot TMEs becomes 0. [0181] If it is assumed that each cross-point at each IM, CM and OM has only q queues, and that TMI has only q*n*k queues (i.e., a VOQ structure), the hot-spot VOQ can send only one packet at a time. Therefore, only a few destination queues (DQs) at the IM can be occupied by the hot-spot traffic and the other space can be occupied by the non-hot-spot traffic, as shown in FIG. 10. This improves the throughput performance of the non-hot-spot traffic. However, if two VOQs are sending cells to the same queue at IM, the two packets can be interleaved with each other. [0182] If a TMI buffer has p*q*m*n*k queues, the number of queues may be too big to implement practically. [0183] The present invention may mitigate HOL blocking at the input port of the multi-plane multi-stage switch fabric by providing virtual path queues (VPQs) of HOL packets of virtual output queues (VOQs). That is, in some embodiments of the present invention, the input port has two stages of queues. At the first stage, the packets may be stored at the VOQs. The HOL packet of each VOQ may be sent to the VPQ. The number of VPQs may be equal to the number of paths in the switch fabric, multiplied by the number of scheduling priorities. Since each VOQ can send at most one packet to the VPQ, the total number of packets at all VPQs should be equal to or less than the number of VOQs. Therefore, the first stage buffer may have q*n*k queues corresponding to each TME (i.e., virtual output queue (VOQ)) and the second stage buffer may have q*p*m queues corresponding to each path (i.e., virtual path queue (VPQ)). By using the VOQ and VPQ together, HOL blocking can be minimized. If the VOQ becomes full, packets may be discarded according to some scheme, such as a weighted random early discard (WRED) algorithm for example, at the VOQ. A switch consistent with the present invention may implement WRED at two points —at the VOQ at TMI, and at the class of service queue (COSQ) at TME). [0184] FIG. 11 illustrates an exemplary TMI 1100 that may be used to perform two-stage virtual output queuing in a manner consistent with the present invention. As shown, the exemplary TMI 1100 may include a demultiplexer (DEMUX) 1110, VOQs 1120, DEMUXs 1130, multiplexers (MUXS) 1140, VPQs 1150, and multiplexers (MUXS) 1160. Each of the MUXs 1140 and 1160 may be thought of as arbiters. The TMI 1100 may also include a distribution table 320″ and a status table 330″, such as those described in § 4.2.1 above with reference to FIG. 3. Each of the VOQs 1120 may correspond to an associated output port. Each of the VPQs 1150 may correspond to an associated path, where the path is defined by the switch plane and the CM. In one embodiment of the present invention including eight (8) switch fabric planes, each plane having 64 CMs, 512 VPQs may be provided at each TMI 1100. [0185] FIG. 12 is a flow diagram of an exemplary method 1200 that may be used to perform two-stage queuing, in a manner consistent with the present invention, at a TMI. An instance of the method 1200 may be performed at each TMI 1100. Recall that when a packet arrives (e.g., from a network processor (NP)), the packet may be segmented into cells. As indicated by block 1210, incoming cells are each assigned to an appropriate one of the VOQs 1120. The DEMUX 1110 may do this using a destination output port associated with each cell. As indicated by block 1220, for each of the VOQs 1120, the HOL packet is moved to an appropriate one of the VPQs 1140. For example, the VPQ 1140 may be associated with the PID of the packet. An exemplary procedure for determining a PID was described in § 4.2.1 above. Information in the distribution table 320″ may be used for this purpose. The PID may include the plane number and the CM number. Once the PID is determined, it may be attached to the cell header. As indicated by block 1230, for each TMI-switch plane link 1170 of the TMI 1100, a VPQ 1150 is selected. This selection may use the scheduling scheme described in § 4.2.1 above. Information in the status table 330″ may be used for this purpose. As indicated by block 1240, for each TMI-switch plane link 1170 of the TMI 1100, a HOL cell from the selected VPQ 1150 is sent to the IM of the switch plane over the link 1170. [0186] In the exemplary method 1200, the sum of all packets in all VPQs 1150 is equal to or smaller than N. When the VPQ 1150 sends the last cell of a packet (i.e., EOP cell or SCP cell), the VPQ 1150 informs the VOQ 1120. Then the VOQ 1120 sends the next packet to one of the non-congested VPQ 1150, which doesn't need to be the same VPQ as the previous one. This is illustrated in blocks 1250 and 1260 of FIG. 12. [0187] § 4.2.2.1 Performance of VOQ for HOL Blocking Mitigation [0188] The destinations of packets coming to the switch are assumed to be independent of each other. Therefore, it is possible that a large portion of the traffic is destined for the same TME at the same time. The destination of a packet is determined by the non-uniform parameter u. If u=0.0, the destination is uniform over all the TMES. If u=1.0, the destination is fixed to one hot-spot TME. If u is between 0.0 and 1.0, u % of the traffic has a fixed destination to one hot-spot TME and the other (1-u)*100% of the traffic is uniformly distributed over all the TMEs. [0189] For instance, 50% of the traffic can be destined for one hot-spot TME. In this case, the other 50% of the traffic should be able to reach their TME. Output-buffered switches can achieve this goal, but the input-buffered switches may not be able to achieve this goal because of HOL blocking in the system. [0190] FIG. 13 shows the maximum throughput versus the non-uniform parameter u for various buffering and scheduling schemes. A cell-interleaving scheme may fail under hot-spot traffic as shown in FIG. 13. A packet-interleaving scheme (such as those described in the '733 provisional) with VPQ structure in the TMI is better than the cell-interleaving scheme but still does not perform very well. The packet-interleaving scheme (with either dynamic hashing or static hashing) with two-stage queue structure in the TMI performs better, as shown in FIG. 13. [0191] § 4.3 Alternatives [0192] The foregoing description of embodiments consistent with the present invention provides illustration and description, but is not intended to be exhaustive or to limit the invention to the precise embodiments disclosed. Modifications and variations are possible in light of the above teachings or may be acquired from practice of the invention. For example, although a series of acts may have been described with reference to a flow diagram, the order of acts may differ in other implementations when the performance of one act is not dependent on the completion of another act. Further, non-dependent acts may be performed in parallel. As another example, although some elements of the invention were described as hardware elements, various operations of the invention may be performed with other means, such as software, hardware (general purpose or application specific), or both. Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5179556 *Aug 2, 1991Jan 12, 1993Washington UniversityBandwidth management and congestion control scheme for multicast ATM networksUS5600795 *Aug 29, 1994Feb 4, 1997U.S. Philips CorporationLocal network operating in asynchronous transfer mode (ATM) generating control cell containing information about the user, address of the station, and user-related identificationUS5686506 *Apr 4, 1995Nov 11, 1997Borden Chemical, Inc.Mixtures of phenolic novolaks for use with refractory aggregate and methods for making sameUS5689506 *Jan 16, 1996Nov 18, 1997Lucent Technologies Inc.Multicast routing in multistage networksUS5724351 *Aug 7, 1995Mar 3, 1998Chao; Hung-Hsiang JonathanScaleable multicast ATM switchUS5864539 *May 6, 1996Jan 26, 1999Bay Networks, Inc.Method and apparatus for a rate-based congestion control in a shared memory switchUS6047000 *Jul 24, 1997Apr 4, 2000The Hong Kong University Of Science & TechnologyPacket scheduling systemUS6072772 *Jan 12, 1998Jun 6, 2000Cabletron Systems, Inc.Method for providing bandwidth and delay guarantees in a crossbar switch with speedupUS6310879 *May 6, 1997Oct 30, 2001Fan ZhouMethod and apparatus for multicast of ATM cells where connections can be dynamically added or droppedUS6333932 *Aug 21, 1995Dec 25, 2001Fujitsu LimitedConnectionless communications system, its test method, and intra-station control systemUS6396815 *Aug 28, 2000May 28, 2002Virata LimitedProxy-controlled ATM subnetworkUS6426957 *Dec 11, 1998Jul 30, 2002Fujitsu Network Communications, Inc.Asynchronous transfer mode based service consolidation switchUS6449275 *Dec 17, 1998Sep 10, 2002Telefonaktiebolaget Lm Ericsson (Publ)Internal routing through multi-staged ATM nodeUS6463485 *Jun 3, 1998Oct 8, 2002Cisco Technology, Inc.System for providing cell bus management in a switch platform including a write port cell count in each of a plurality of unidirectional FIFO for indicating which FIFO be able to accept more cellUS6504820 *Apr 22, 2002Jan 7, 2003Sprint Communications Company L.P.Method and system for connection admission controlUS6621824 *Feb 16, 1999Sep 16, 2003Efficient Networks, Inc.Data transmission system and method of operationUS6625121 *Apr 28, 1999Sep 23, 2003Cisco Technology, Inc.Dynamically delisting and relisting multicast destinations in a network switching nodeUS6628657 *Dec 1, 1999Sep 30, 2003Cisco Technology, Inc.Method and system for transporting synchronous and asynchronous traffic on a bus of a telecommunications nodeUS6631130 *Nov 21, 2000Oct 7, 2003Transwitch CorporationMethod and apparatus for switching ATM, TDM, and packet data through a single communications switch while maintaining TDM timingUS6819675 *Dec 28, 2001Nov 16, 2004International Business Machines CorporationSelf-route multi-memory expandable packet switch with overflow processing meansUS6870831 *May 1, 2001Mar 22, 2005Pmc-Sierra, Inc.Flexible, self-aligning time and space switch fabricsUS6920156 *Dec 1, 1999Jul 19, 2005Cisco Technology, Inc.Method and system for transporting synchronous and asynchronous traffic on a synchronous bus of a telecommunications nodeUS6959002 *Jul 18, 2001Oct 25, 2005Integrated Device Technology, Inc.Traffic manager for network switch portUS6961342 *Mar 29, 2000Nov 1, 2005Necdet UzunMethods and apparatus for switching packetsUS6973092 *Jul 28, 2000Dec 6, 2005Marconi Intellectual Property (Ringfence), Inc.Dynamic queue utilizationUS7016365 *Mar 31, 2000Mar 21, 2006Intel CorporationSwitching fabric including a plurality of crossbar sectionsUS7042842 *Jun 21, 2004May 9, 2006Computer Network Technology CorporationFiber channel switchUS7050448 *Apr 5, 2001May 23, 2006Xyratex Technology LimitedData switching arbitration arrangementsUS7058751 *Aug 31, 2001Jun 6, 2006Fujitsu LimitedPacket switchUS7068654 *Apr 18, 2001Jun 27, 20063Com CorporationSystem and method for providing masquerading using a multiprotocol label switchingUS7068672 *Jun 4, 2001Jun 27, 2006Calix Networks, Inc.Asynchronous receive and transmit packet crosspointUS7126918 *Feb 27, 2002Oct 24, 2006Caspian Networks, Inc.Micro-flow managementUS7136356 *Mar 16, 2001Nov 14, 2006Hitachi, Ltd.Packet data transfer method and packet data transfer apparatusUS7142553 *May 9, 2000Nov 28, 2006Broadcom CorporationOff-line broadband network interfaceUS7145873 *Sep 27, 2001Dec 5, 2006International Business Machines CorporationSwitching arrangement and method with separated output buffersUS7145914 *Dec 31, 2001Dec 5, 2006Maxxan Systems, IncorporatedSystem and method for controlling data paths of a network processor subsystemUS7154885 *Dec 31, 2001Dec 26, 2006Stmicroelectronics Ltd.Apparatus for switching data in high-speed networks and method of operationUS7180862 *Jul 18, 2002Feb 20, 2007Intel CorporationApparatus and method for virtual output queue feedbackUS7248586 *Dec 27, 2001Jul 24, 2007Cisco Technology, Inc.Packet forwarding throughput with partial packet orderingUS7366165 *Feb 19, 2002Apr 29, 2008Fujitsu LimitedInput line interface device and packet communication deviceUS7443851 *Feb 10, 2003Oct 28, 2008Hitachi, Ltd.Device and system for multicast communicationUS7453801 *Apr 28, 2003Nov 18, 2008Qualcomm IncorporatedAdmission control and resource allocation in a communication system supporting application flows having quality of service requirementsUS7464180 *Nov 6, 2002Dec 9, 2008Cisco Technology, Inc.Prioritization and preemption of data frames over a switching fabricUS7486678 *Jul 3, 2003Feb 3, 2009Greenfield NetworksMulti-slice network processorUS7519065 *Sep 11, 2002Apr 14, 2009Nortel Networks LimitedMulticast and unicast scheduling for a network deviceUS7545801 *Dec 1, 2003Jun 9, 2009Cedar Point Communications, Inc.In-band control mechanism for switching architectureUS20020031087 *Feb 6, 2001Mar 14, 2002Tomonori GotohIntensive management apparatus for checking path validity in time-sharing multiplexing networkUS20020054567 *Jul 2, 2001May 9, 2002Fan Kan FrankieDynamic network load balancing over heterogeneous link speedUS20020085578 *Dec 14, 2001Jul 4, 2002Dell Martin S.Three-stage switch fabric with buffered crossbar devicesUS20020099900 *Aug 31, 2001Jul 25, 2002Kenichi KawaraiPacket switchUS20020131412 *Apr 13, 2001Sep 19, 2002Dipak ShahSwitch fabric with efficient spatial multicastUS20020136163 *May 8, 2002Sep 26, 2002Matsushita Electric Industrial Co., Ltd.Apparatus and method for flow controlUS20020191588 *Oct 3, 2001Dec 19, 2002Drexel UniversityIntegrated circuit and packet switching systemUS20030099194 *Mar 6, 2002May 29, 2003Youngseok LeeConstrained multipath routing methodUS20030118052 *Dec 21, 2001Jun 26, 2003Kuhl Timothy HarrisSystem and method for reassembling packets in a network elementUS20030123468 *Dec 31, 2001Jul 3, 2003Stmicroelectronics, Inc.Apparatus for switching data in high-speed networks and method of operationUS20030126297 *Dec 31, 2001Jul 3, 2003Maxxan Systems, Inc.Network processor interface systemUS20030179774 *Mar 25, 2002Sep 25, 2003Erlang Technology, Inc.Method and apparatus for WFQ scheduling using a plurality of scheduling queues to provide fairness, high scalability, and low computation complexityUS20030218980 *Feb 10, 2003Nov 27, 2003Hitachi, Ltd.Device and system for multicast communicationUS20030223424 *Apr 28, 2003Dec 4, 2003Eric AndersonMethod and apparatus for multipath processingUS20030227906 *Jul 26, 2002Dec 11, 2003Litchfield Communications, Inc.Fair multiplexing of transport signals across a packet-oriented networkUS20040013124 *Jul 18, 2002Jan 22, 2004Peebles Brian E.Apparatus and method for virtual output queue feedbackUS20040037313 *Jan 31, 2003Feb 26, 2004Manu GulatiPacket data service over hyper transport link(s)US20040151197 *Oct 20, 2003Aug 5, 2004Hui Ronald Chi-ChunPriority queue architecture for supporting per flow queuing and multiple portsUS20040213156 *Apr 23, 2004Oct 28, 2004Alcatel Ip Networks, Inc.Assigning packet queue priorityUS20040246977 *Jun 4, 2001Dec 9, 2004Jason DoveBackplane busUS20050002410 *Feb 11, 2004Jan 6, 2005Chao Hung-Hsiang JonathanSwitch module memory structure and per-destination queue flow control for use in a switchUS20050025141 *Jun 18, 2004Feb 3, 2005Chao Hung-Hsiang JonathanPacket reassembly and deadlock avoidance for use in a packet switchUS20050025171 *Jun 18, 2004Feb 3, 2005Chao Hung-Hsiang JonathanPacket-level multicastingUS20050201314 *Jul 4, 2003Sep 15, 2005Matsushita Electric Industrial CoRadio communication method, radio communication terminal and radio lan systemUS20060203725 *May 8, 2006Sep 14, 2006Paul Harry VFibre channel switchUS20060239259 *Jun 26, 2006Oct 26, 2006Norman Richard SCell-based switch fabric with distributed arbitrationUS20080069125 *Nov 29, 2007Mar 20, 2008Interactic Holdings, LlcMeans and apparatus for a scalable congestion free switching system with intelligent controlUS20090028152 *Sep 19, 2007Jan 29, 2009Juniper Networks, Inc.Node apparatus* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS7500012 *Mar 31, 2004Mar 3, 2009International Business Machines CorporationMethod for controlling dataflow to a central system from distributed systemsUS7505476 *Mar 11, 2004Mar 17, 2009Fujitsu LimitedPacket transfer path control apparatus and control program thereforUS7688816Dec 3, 2004Mar 30, 2010Jinsoo ParkMaintaining packet sequence using cell flow controlUS7724738Jun 18, 2004May 25, 2010Hung-Hsiang Jonathan ChaoPacket-level multicastingUS7746784 *Mar 23, 2006Jun 29, 2010Alcatel-Lucent Usa Inc.Method and apparatus for improving traffic distribution in load-balancing networksUS7769891Aug 27, 2007Aug 3, 2010International Business Machines CorporationSystem and method for providing multiple redundant direct routes between supernodes of a multi-tiered full-graph interconnect architectureUS7769892Aug 27, 2007Aug 3, 2010International Business Machines CorporationSystem and method for handling indirect routing of information between supernodes of a multi-tiered full-graph interconnect architectureUS7779148Feb 1, 2008Aug 17, 2010International Business Machines CorporationDynamic routing based on information of not responded active source requests quantity received in broadcast heartbeat signal and stored in local data structure for other processor chipsUS7792034 *Oct 31, 2005Sep 7, 2010Broadcom CorporationHierarchical flow-level multi-channel communicationUS7792118Feb 11, 2004Sep 7, 2010Polytechnic UniversitySwitch module memory structure and per-destination queue flow control for use in a switchUS7793158Aug 27, 2007Sep 7, 2010International Business Machines CorporationProviding reliability of communication between supernodes of a multi-tiered full-graph interconnect architectureUS7809970Aug 27, 2007Oct 5, 2010International Business Machines CorporationSystem and method for providing a high-speed message passing interface for barrier operations in a multi-tiered full-graph interconnect architectureUS7822889Aug 27, 2007Oct 26, 2010International Business Machines CorporationDirect/indirect transmission of information using a multi-tiered full-graph interconnect architectureUS7827428Aug 31, 2007Nov 2, 2010International Business Machines CorporationSystem for providing a cluster-wide system clock in a multi-tiered full-graph interconnect architectureUS7835284 *Oct 6, 2006Nov 16, 2010International Business Machines CorporationMethod and apparatus for routing data in an inter-nodal communications lattice of a massively parallel computer system by routing through transporter nodesUS7839786Oct 6, 2006Nov 23, 2010International Business Machines CorporationMethod and apparatus for routing data in an inter-nodal communications lattice of a massively parallel computer system by semi-randomly varying routing policies for different packetsUS7840703Aug 27, 2007Nov 23, 2010International Business Machines CorporationSystem and method for dynamically supporting indirect routing within a multi-tiered full-graph interconnect architectureUS7852829Jun 18, 2004Dec 14, 2010Polytechnic UniversityPacket reassembly and deadlock avoidance for use in a packet switchUS7904590Aug 27, 2007Mar 8, 2011International Business Machines CorporationRouting information through a data processing system implementing a multi-tiered full-graph interconnect architectureUS7921316Sep 11, 2007Apr 5, 2011International Business Machines CorporationCluster-wide system clock in a multi-tiered full-graph interconnect architectureUS7958182Aug 27, 2007Jun 7, 2011International Business Machines CorporationProviding full hardware support of collective operations in a multi-tiered full-graph interconnect architectureUS7958183Aug 27, 2007Jun 7, 2011International Business Machines CorporationPerforming collective operations using software setup and partial software execution at leaf nodes in a multi-tiered full-graph interconnect architectureUS7986691Mar 12, 2010Jul 26, 2011Polytechnic UniversityMaintaining packet sequence using cell flow controlUS8014387Aug 27, 2007Sep 6, 2011International Business Machines CorporationProviding a fully non-blocking switch in a supernode of a multi-tiered full-graph interconnect architectureUS8031614Oct 6, 2006Oct 4, 2011International Business Machines CorporationMethod and apparatus for routing data in an inter-nodal communications lattice of a massively parallel computer system by dynamic global mapping of contended linksUS8055879Dec 13, 2007Nov 8, 2011International Business Machines CorporationTracking network contentionUS8064467Nov 30, 2006Nov 22, 2011Level 3 Communications, LlcSystems and methods for network routing in a multiple backbone network architectureUS8077602Feb 1, 2008Dec 13, 2011International Business Machines CorporationPerforming dynamic request routing based on broadcast queue depthsUS8108545Aug 27, 2007Jan 31, 2012International Business Machines CorporationPacket coalescing in virtual channels of a data processing system in a multi-tiered full-graph interconnect architectureUS8135004 *Jan 29, 2008Mar 13, 2012Hitachi, Ltd.Multi-plane cell switch fabric systemUS8139576 *Sep 2, 2008Mar 20, 2012Hitachi, Ltd.Network routing apparatusUS8140731Aug 27, 2007Mar 20, 2012International Business Machines CorporationSystem for data processing using a multi-tiered full-graph interconnect architectureUS8185896Aug 27, 2007May 22, 2012International Business Machines CorporationMethod for data processing using a multi-tiered full-graph interconnect architectureUS8259713Feb 6, 2009Sep 4, 2012Level 3 Communications, LlcSystems and methods for network routing in a multiple backbone network architectureUS8265071Sep 11, 2009Sep 11, 2012Juniper Networks, Inc.Methods and apparatus related to a flexible data center security architectureUS8335213Jun 30, 2009Dec 18, 2012Juniper Networks, Inc.Methods and apparatus related to low latency within a data centerUS8340088Sep 11, 2009Dec 25, 2012Juniper Networks, Inc.Methods and apparatus related to a low cost data center architectureUS8417778Dec 17, 2009Apr 9, 2013International Business Machines CorporationCollective acceleration unit tree flow control and retransmitUS8423987Jan 30, 2007Apr 16, 2013International Business Machines CorporationRouting performance analysis and optimization within a massively parallel computerUS8488465 *May 8, 2008Jul 16, 2013Verizon Patent And Licensing Inc.Intercept flow distribution and intercept load balancerUS8526446 *Feb 3, 2006Sep 3, 2013Level 3 Communications, LlcEthernet-based systems and methods for improved network routingUS8537680Jul 30, 2010Sep 17, 2013Broadcom CorporationHierarchical flow-level multi-channel communicationUS8625427 *Sep 3, 2009Jan 7, 2014Brocade Communications Systems, Inc.Multi-path switching with edge-to-edge flow controlUS8675673 *Jul 29, 2009Mar 18, 2014New Jersey Institute Of TechnologyForwarding cells of partitioned data through a three-stage Clos-network packet switch with memory at each stageUS8687628 *Mar 16, 2006Apr 1, 2014Rockstar Consortium USLPScalable balanced switchesUS8730954 *Jun 30, 2009May 20, 2014Juniper Networks, Inc.Methods and apparatus related to any-to-any connectivity within a data centerUS8755396Jun 30, 2009Jun 17, 2014Juniper Networks, Inc.Methods and apparatus related to flow control within a data center switch fabricUS8774063 *May 13, 2009Jul 8, 2014Cray Uk LimitedMethod of data delivery across a networkUS8780896 *Dec 29, 2010Jul 15, 2014Juniper Networks, Inc.Methods and apparatus for validation of equal cost multi path (ECMP) paths in a switch fabric systemUS8797860 *Aug 20, 2012Aug 5, 2014Huawei Technologies Co., Ltd.Method for implementing flow control in switch fabric, switching device, and switching systemUS8798077Dec 29, 2010Aug 5, 2014Juniper Networks, Inc.Methods and apparatus for standard protocol validation mechanisms deployed over a switch fabric systemUS8891371Nov 14, 2012Nov 18, 2014International Business Machines CorporationData communications in a parallel active messaging interface of a parallel computerUS8908529 *Jun 23, 2009Dec 9, 2014Cray Uk LimitedMethod of data delivery across a networkUS8917741Jun 9, 2009Dec 23, 2014Cray Uk LimitedMethod of data delivery across a networkUS8930962Feb 22, 2012Jan 6, 2015International Business Machines CorporationProcessing unexpected messages at a compute node of a parallel computerUS8949328Jul 13, 2011Feb 3, 2015International Business Machines CorporationPerforming collective operations in a distributed processing systemUS8949453Nov 30, 2010Feb 3, 2015International Business Machines CorporationData communications in a parallel active messaging interface of a parallel computerUS8953445Sep 16, 2013Feb 10, 2015Broadcom CorporationHierarchical flow-level multi-channel communicationUS8958432Sep 10, 2012Feb 17, 2015Juniper Networks, Inc.Methods and apparatus related to a flexible data center security architectureUS8995451Aug 31, 2012Mar 31, 2015Level 3 Communications, LlcSystems and methods for network routing in a multiple backbone network architectureUS8995456 *Apr 8, 2009Mar 31, 2015Empire Technology Development LlcSpace-space-memory (SSM) Clos-network packet switchUS9100322Jan 28, 2014Aug 4, 2015New Jersey Institute Of TechnologyForwarding cells of partitioned data through a three-stage Clos-network packet switch with memory at each stageUS9122840Nov 6, 2012Sep 1, 2015International Business Machines CorporationPerforming collective operations in a distributed processing systemUS9225545Apr 1, 2008Dec 29, 2015International Business Machines CorporationDetermining a path for network traffic between nodes in a parallel computerUS9240923Dec 15, 2010Jan 19, 2016Juniper Networks, Inc.Methods and apparatus for automatically provisioning resources within a distributed control plane of a switchUS9282045 *Nov 8, 2013Mar 8, 2016Fujitsu LimitedInformation processing method, information processing circuit, and information processing apparatusUS9282060Dec 15, 2010Mar 8, 2016Juniper Networks, Inc.Methods and apparatus for dynamic resource management within a distributed control plane of a switchUS9426092Oct 31, 2007Aug 23, 2016Level 3 Communications LlcSystem and method for switching traffic through a networkUS9438533Aug 1, 2014Sep 6, 2016Juniper Networks, Inc.Methods and apparatus for standard protocol validation mechanisms deployed over a switch fabric systemUS20050002410 *Feb 11, 2004Jan 6, 2005Chao Hung-Hsiang JonathanSwitch module memory structure and per-destination queue flow control for use in a switchUS20050025141 *Jun 18, 2004Feb 3, 2005Chao Hung-Hsiang JonathanPacket reassembly and deadlock avoidance for use in a packet switchUS20050025171 *Jun 18, 2004Feb 3, 2005Chao Hung-Hsiang JonathanPacket-level multicastingUS20050089013 *Mar 11, 2004Apr 28, 2005Hiroshi OkagawaPacket transfer path control apparatus and control program thereforUS20050201400 *Dec 3, 2004Sep 15, 2005Jinsoo ParkMaintaining packet sequence using cell flow controlUS20050223056 *Mar 31, 2004Oct 6, 2005International Business Machines CorporationMethod and system for controlling dataflow to a central system from distributed systemsUS20060215672 *Feb 3, 2006Sep 28, 2006Level 3 Communications, Inc.Ethernet-based systems and methods for improved network routingUS20070086429 *Nov 30, 2006Apr 19, 2007Level 3 Communications, Inc.Systems and Methods for Network Routing in a Multiple Backbone Network ArchitectureUS20070098007 *Oct 31, 2005May 3, 2007Broadcom CorporationHierarchical flow-level multi-channel communicationUS20070217405 *Mar 16, 2006Sep 20, 2007Nortel Networks LimitedScalable balanced switchesUS20070223377 *Mar 23, 2006Sep 27, 2007Lucent Technologies Inc.Method and apparatus for improving traffic distribution in load-balancing networksUS20070253334 *Apr 26, 2006Nov 1, 2007Chetan MehtaSwitch routing algorithm for improved congestion control & load balancingUS20080084827 *Oct 6, 2006Apr 10, 2008Charles Jens ArcherMethod and Apparatus for Routing Data in an Inter-Nodal Communications Lattice of a Massively Parallel Computer System by Dynamic Global Mapping of Contended LinksUS20080084864 *Oct 6, 2006Apr 10, 2008Charles Jens ArcherMethod and Apparatus for Routing Data in an Inter-Nodal Communications Lattice of a Massively Parallel Computer System by Semi-Randomly Varying Routing Policies for Different PacketsUS20080084865 *Oct 6, 2006Apr 10, 2008Charles Jens ArcherMethod and Apparatus for Routing Data in an Inter-Nodal Communications Lattice of a Massively Parallel Computer System by Routing Through Transporter NodesUS20080151863 *Oct 31, 2007Jun 26, 2008Level 3 Communications LlcSystem and method for switching traffic through a networkUS20080184214 *Jan 30, 2007Jul 31, 2008Charles Jens ArcherRouting Performance Analysis and Optimization Within a Massively Parallel ComputerUS20080279195 *Jan 29, 2008Nov 13, 2008Hitachi, Ltd.Multi-plane cell switch fabric systemUS20090010262 *Sep 2, 2008Jan 8, 2009Hitachi, Ltd.Network routing apparatusUS20090063443 *Aug 27, 2007Mar 5, 2009Arimilli Lakshminarayana BSystem and Method for Dynamically Supporting Indirect Routing Within a Multi-Tiered Full-Graph Interconnect ArchitectureUS20090063444 *Aug 27, 2007Mar 5, 2009Arimilli Lakshminarayana BSystem and Method for Providing Multiple Redundant Direct Routes Between Supernodes of a Multi-Tiered Full-Graph Interconnect ArchitectureUS20090063728 *Aug 27, 2007Mar 5, 2009Arimilli Lakshminarayana BSystem and Method for Direct/Indirect Transmission of Information Using a Multi-Tiered Full-Graph Interconnect ArchitectureUS20090063880 *Aug 27, 2007Mar 5, 2009Lakshminarayana B ArimilliSystem and Method for Providing a High-Speed Message Passing Interface for Barrier Operations in a Multi-Tiered Full-Graph Interconnect ArchitectureUS20090063891 *Aug 27, 2007Mar 5, 2009Arimilli Lakshminarayana BSystem and Method for Providing Reliability of Communication Between Supernodes of a Multi-Tiered Full-Graph Interconnect ArchitectureUS20090064139 *Aug 27, 2007Mar 5, 2009Arimilli Lakshminarayana BMethod for Data Processing Using a Multi-Tiered Full-Graph Interconnect ArchitectureUS20090064140 *Aug 27, 2007Mar 5, 2009Arimilli Lakshminarayana BSystem and Method for Providing a Fully Non-Blocking Switch in a Supernode of a Multi-Tiered Full-Graph Interconnect ArchitectureUS20090141632 *Feb 6, 2009Jun 4, 2009Level 3 Communication, LlcSystems and methods for network routing in a multiple backbone network architectureUS20090154486 *Dec 13, 2007Jun 18, 2009Archer Charles JTracking Network ContentionUS20090198956 *Feb 1, 2008Aug 6, 2009Arimilli Lakshminarayana BSystem and Method for Data Processing Using a Low-Cost Two-Tier Full-Graph Interconnect ArchitectureUS20090279432 *May 8, 2008Nov 12, 2009Verizon Business Network Services Inc.Intercept flow distribution and intercept load balancerUS20100061240 *Jun 30, 2009Mar 11, 2010Pradeep SindhuMethods and apparatus related to low latency within a data centerUS20100061241 *Jun 30, 2009Mar 11, 2010Pradeep SindhuMethods and apparatus related to flow control within a data center switch fabricUS20100061242 *Sep 11, 2009Mar 11, 2010Pradeep SindhuMethods and apparatus related to a flexible data center security architectureUS20100061389 *Jun 30, 2009Mar 11, 2010Pradeep SindhuMethods and apparatus related to virtualization of data center resourcesUS20100061391 *Sep 11, 2009Mar 11, 2010Pradeep SindhuMethods and apparatus related to a low cost data center architectureUS20100061394 *Jun 30, 2009Mar 11, 2010Pradeep SindhuMethods and apparatus related to any-to-any connectivity within a data centerUS20100202460 *Mar 12, 2010Aug 12, 2010Polytechnic UniversityMaintaining packet sequence using cell flow controlUS20100260198 *Apr 8, 2009Oct 14, 2010Roberto Rojas-CessaSpace-Space-Memory (SSM) Clos-Network Packet SwitchUS20100296511 *Jul 30, 2010Nov 25, 2010Broadcom CorporationHierarchical Flow-Level Multi-Channel CommunicationUS20110026539 *Jul 29, 2009Feb 3, 2011Roberto Rojas-CessaForwarding Cells of Partitioned Data Through a Three-Stage Clos-Network Packet Switch with Memory at Each StageUS20110075592 *May 13, 2009Mar 31, 2011Gnodal LimitedMethod of Data Delivery Across a NetworkUS20110085567 *Jun 9, 2009Apr 14, 2011Jon BeecroftMethod of data delivery across a networkUS20110090797 *Jun 23, 2009Apr 21, 2011Gnodal LimitedMethod of data delivery across a networkUS20110170405 *Aug 5, 2009Jul 14, 2011Gnodal Limitedmulti-path networkUS20110238816 *Dec 15, 2010Sep 29, 2011Juniper Networks, Inc.Methods and apparatus for automatically provisioning resources within a distributed control plane of a switchUS20120170575 *Dec 29, 2010Jul 5, 2012Juniper Networks, Inc.Methods and apparatus for validation of equal cost multi path (ecmp) paths in a switch fabric systemUS20120314577 *Aug 20, 2012Dec 13, 2012Huawei Technologies Co., Ltd.Method for implementing flow control in switch fabric, switching device, and switching systemUS20140169175 *Nov 8, 2013Jun 19, 2014Fujitsu LimitedInformation processing method, information processing circuit, and information processing apparatusUS20140198631 *Sep 28, 2011Jul 17, 2014Vincent E. CavannaManaging a switch fabricUS20140348007 *May 23, 2014Nov 27, 2014Cray Uk LimitedMethod of data delivery across a networkCN102474461A *Jun 10, 2010May 23, 2012新泽西理工学院Forwarding cells of partitioned data through a three-stage CLOS-network packet switch with memory at each stageWO2009150412A1 *Jun 9, 2009Dec 17, 2009Gnodal LimitedMethod of data delivery across a networkWO2009156720A1 *Jun 23, 2009Dec 30, 2009Gnodal LimitedMethod of data delivery across a networkWO2010018361A1 *Aug 5, 2009Feb 18, 2010Gnodal LimitedA multi-path network* Cited by examinerClassifications U.S. Classification370/230, 370/235, 370/392, 370/401International ClassificationH04L1/00, H04L12/56Cooperative ClassificationH04L49/253, H04L49/3018, H04L49/3045European ClassificationH04L49/30E, H04L49/30B, H04L49/25E, H04L49/00Legal EventsDateCodeEventDescriptionFeb 11, 2004ASAssignmentOwner name: POLYTECHNIC UNIVERSITY, NEW YORKFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHAO, HUNG-HSIANG JONATHAN;PARK, JINSOO;REEL/FRAME:014983/0251Effective date: 20040129Jul 18, 2007ASAssignmentOwner name: POLYTECHNIC UNIVERSITY, NEVADAFree format text: LICENSE;ASSIGNOR:INTELLECTUAL VENTURES HOLDING 19, LLC;REEL/FRAME:019562/0644Effective date: 20060413Owner name: POLYTECHNIC UNIVERSITY,NEVADAFree format text: LICENSE;ASSIGNOR:INTELLECTUAL VENTURES HOLDING 19, LLC;REEL/FRAME:019562/0644Effective date: 20060413Jul 27, 2007ASAssignmentOwner name: INTELLECTUAL VENTURES HOLDING 19, LLC, NEVADAFree format text: CORRECTIVE ASSIGNMENT TO CORRECT THE LICENSOR AND LICEN;ASSIGNOR:POLYTECHNIC UNIVERSITY;REEL/FRAME:019605/0045Effective date: 20060413Owner name: INTELLECTUAL VENTURES HOLDING 19, LLC,NEVADAFree format text: CORRECTIVE ASSIGNMENT TO CORRECT THE LICENSOR AND LICENSEE PREVIOUSLY RECORDED ON REEL 019562 FRAME 0644. ASSIGNOR(S) HEREBY CONFIRMS THE LICENSE AGREEMENT;ASSIGNOR:POLYTECHNIC UNIVERSITY;REEL/FRAME:019605/0045Effective date: 20060413Owner name: INTELLECTUAL VENTURES HOLDING 19, LLC, NEVADAFree format text: CORRECTIVE ASSIGNMENT TO CORRECT THE LICENSOR AND LICENSEE PREVIOUSLY RECORDED ON REEL 019562 FRAME 0644. ASSIGNOR(S) HEREBY CONFIRMS THE LICENSE AGREEMENT;ASSIGNOR:POLYTECHNIC UNIVERSITY;REEL/FRAME:019605/0045Effective date: 20060413Jun 28, 2011CCCertificate of correctionJul 25, 2014FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services