Source: http://www.google.com/patents/US6947513?dq=5,598,374
Timestamp: 2015-09-03 17:19:20
Document Index: 508389477

Matched Legal Cases: ['in fine', 'in fine', 'in fine', 'in fine', 'in fine', 'in fine']

Patent US6947513 - Radio frequency data communications device - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA radio frequency identification device comprises an integrated circuit including a receiver, a transmitter, and a microprocessor. The receiver and transmitter together define an active transponder. The integrated circuit is preferably a monolithic single die integrated circuit including the receiver,...http://www.google.com/patents/US6947513?utm_source=gb-gplus-sharePatent US6947513 - Radio frequency data communications deviceAdvanced Patent SearchPublication numberUS6947513 B2Publication typeGrantApplication numberUS 09/822,063Publication dateSep 20, 2005Filing dateMar 30, 2001Priority dateMay 13, 1996Fee statusPaidAlso published asDE69738489D1, DE69738489T2, EP1010151A1, EP1010151A4, EP1010151B1, EP2202704A1, EP2202704B1, US6130602, US6157230, US6198332, US6198357, US6249185, US6278698, US6314440, US6316975, US6337634, US6351190, US6384648, US6466634, US6492192, US6600428, US6721289, US6735183, US6771613, US6825773, US6836472, US7079043, US7170867, US7385477, US7545256, US7777610, US7786845, US7825774, US20020174153, US20030043949, US20030099210, US20040201457, US20050088314, US20060082445, US20070139164, US20070293209, US20080030306, US20080030353, US20080048832, US20080048835, US20080211636, US20130030881, WO1997043740A1Publication number09822063, 822063, US 6947513 B2, US 6947513B2, US-B2-6947513, US6947513 B2, US6947513B2InventorsJames E. O'Toole, John R. Tuttle, Mark E. Tuttle, Tyler E. Lowrey, Kevin M. Devereaux, George E. Pax, Brian P. Higgins, Shu-Sun Yu, David K. Ovard, Robert R. RotzollOriginal AssigneeMicron Technology, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (104), Non-Patent Citations (20), Referenced by (17), Classifications (39), Legal Events (6) External Links: USPTO, USPTO Assignment, EspacenetRadio frequency data communications device
US 6947513 B2Abstract
1. CMOS transmitter carrier circuitry configured to receive a digital clock signal, the circuitry comprising:
a phase locked loop including a voltage controlled oscillator configured to multiply the frequency of the digital clock signal by a predetermined multiple and control circuitry to maintain a desired frequency, the phase locked loop having an output providing a transmitter carrier, the control circuitry including a first charge pump coupled to a start-up circuit and configured to pump a frequency of the voltage controlled oscillator in response to a start-up command from the start-up circuit, and a second charge pump and configured to selectively pump up or down the frequency of the voltage controlled oscillator in steps smaller than the steps of the first charge pump; and divider circuitry having an input coupled to the voltage controlled oscillator and receiving the multiplied frequency, the divider circuitry being configured to divide by the predetermined multiple, and the divider circuitry having an output coupled to the control circuitry. 2. CMOS transmitter carrier circuitry in accordance with claim 1, wherein the phase locked loop includes a loop filter coupled to the voltage controlled oscillator, wherein the control circuitry comprises a phase-frequency detector coupled to the divider circuitry output, wherein the phase-frequency detector and the first and second charge pumps are coupled to the voltage controlled oscillator and to the loop filter, and wherein the loop filter is a passive loop filter.
3. CMOS transmitter carrier circuitry in accordance with claim 1, wherein the voltage controlled oscillator has a plurality of outputs that are configured to be angularly spaced apart with respect to phase.
4. CMOS transmitter carrier circuitry in accordance with claim 3, further comprising a frequency doubler that receives at least some of the angularly spaced apart outputs of the voltage controlled oscillator, and that is configured to produce a signal with a frequency that is double the frequency of the outputs of the voltage controlled oscillator.
5. CMOS transmitter carrier circuitry in accordance with claim 4, wherein the frequency doubler comprises first and second Gilbert cells coupled together, a frequency generator configured to apply a first sinusoidal wave to the first Gilbert cell, and a phase shifter coupled between the first and second Gilbert cells to apply to the second Gilbert cell a sinusoidal wave that is shifted from the first sinusoidal wave.
6. CMOS transmitter carrier circuitry in accordance with claim 2, wherein the charge pump comprises:
a first charge pump coupled to a start-up circuit and configured to pump a frequency of the voltage controlled oscillator up in coarse, medium or medium fine steps in response to a start-up command from the start-up circuit; and a second charge pump coupled to the control circuitry and configured to pump up or down the frequency of the voltage controlled oscillator in fine steps in response to signals from the control circuitry. 7. CMOS transmitter carrier circuitry in accordance with claim 6, wherein the start-up circuit is configured to initially invoke coarse or medium steps to pump up the frequency of the voltage controlled oscillator and is configured to invoke medium fine or fine steps when the start-up circuit determines that the frequency of the voltage controlled oscillator is within a few percent of a desired frequency.
8. A method of manufacturing CMOS transmitter carrier circuitry, the circuitry receiving a digital clock signal, the method comprising:
including in a phase locked loop a voltage controlled oscillator configured to multiply the frequency of the digital clock signal by a predetermined multiple, coupling a loop filter to the voltage controlled oscillator, and coupling a phase-frequency detector and charge pump to the voltage controlled oscillator and to the loop filter to maintain a desired frequency, the phase locked loop having an output providing a transmitter carrier; and coupling an input of divider circuitry to the voltage controlled oscillator to receive the multiplied frequency, configuring the divider circuitry to divide by the predetermined multiple, and coupling an output of the divider circuitry to the phase-frequency detector. 9. A method of manufacturing CMOS transmitter carrier circuitry in accordance with claim 8, wherein the loop filter is a passive loop filter.
10. A method of manufacturing CMOS transmitter carrier circuitry in accordance with claim 8, wherein the voltage controlled oscillator has a plurality of outputs that are configured to be angularly spaced apart with respect to phase.
11. A method of manufacturing CMOS transmitter carrier circuitry in accordance with claim 10, and further comprising arranging a frequency doubler to receive at least some of the angularly spaced apart outputs of the voltage controlled oscillator, and to produce a signal with a frequency that is double the frequency of the outputs of the voltage controlled oscillator.
12. A method of manufacturing CMOS transmitter carrier circuitry in accordance with claim 11, wherein the frequency doubler comprises first and second Gilbert cells coupled together, a frequency generator configured to apply a first sinusoidal wave to the first Gilbert cell, and a phase shifter coupled between the first and second Gilbert cells to apply to the second Gilbert cell a sinusoidal wave that is shifted from the first sinusoidal wave.
13. A method of manufacturing CMOS transmitter carrier circuitry in accordance with claim 8, wherein the charge pump comprises:
a first charge pump coupled to a start-up circuit and configured to pump a frequency of the voltage controlled oscillator up in coarse, medium or medium fine steps in response to a start-up command from the start-up circuit; and a second charge pump coupled to the phase-frequency detector and configured to pump up or down the frequency of the voltage controlled oscillator in fine steps in response to signals from the phase-frequency detector. 14. A method of manufacturing CMOS transmitter carrier circuitry in accordance with claim 13, wherein the start-up circuit is configured to initially invoke coarse or medium steps to pump up the frequency of the voltage controlled oscillator and is configured to invoke medium fine or fine steps when the start-up circuit determines that the frequency of the voltage controlled oscillator is within a few percent of a desired frequency.
15. A method of manufacturing a CMOS transmitter configured to receive a digital clock signal, the method comprising:
including in a phase locked loop a voltage controlled oscillator configured to multiply the frequency of the digital clock signal by a predetermined multiple, coupling a phase-frequency detector and charge pump to the voltage controlled oscillator and to a passive loop filter, to maintain a desired frequency, the voltage controlled oscillator having a plurality of outputs that are angularly spaced apart with respect to phase, the phase locked loop having an output providing a transmitter carrier; coupling an input of the divider circuitry to one of the outputs of the voltage controlled oscillator, the divider circuitry being configured to divide by the predetermined multiple and having an output coupled to the phase-frequency detector; and coupling a modulator to the phase locked loop to use the transmitter carrier. 16. A CMOS transmitter in accordance with claim 15, wherein the voltage controlled oscillator has outputs that are spaced apart, with respect to phase in 45 degree intervals.
17. A CMOS transmitter in accordance with claim 16, wherein the predetermined multiple is sixteen.
18. A CMOS transmitter in accordance with claim 15, wherein the charge pump comprises:
a first charge pump coupled to a start-up circuit and configured to pump a frequency of the voltage controlled oscillator up in coarse, medium or medium fine steps in response to a start-up command from the start-up circuit; and a second charge pump coupled to the phase-frequency detector and configured to pump up or down the frequency of the voltage controlled oscillator in fine steps in response to signals from the phase-frequency detector. 19. A method of manufacturing a CMOS transmitter in accordance with claim 18, wherein the start-up circuit is configured to initially invoke coarse or medium steps to pump up the frequency of the voltage controlled oscillator and is configured to invoke medium fine or fine steps when the start-up circuit determines that the frequency of the voltage controlled oscillator is within a few percent of a desired frequency.
20. A method of providing a carrier for wireless communications using an integrated circuit including carrier circuitry, the method comprising:
receiving a digital clock signal with the carrier circuitry, the carrier circuitry being defined by CMOS circuit elements, the carrier circuitry including a phase locked loop having a voltage controlled oscillator, having a loop filter, having a phase-frequency detector, and having a charge pump coupled to the phase-frequency detector and to the loop filter, the voltage controlled oscillator having an output, and the phase locked loop having an output providing a transmitter carrier; multiplying the frequency of the digital clock signal by a predetermined multiple using the voltage controlled oscillator; receiving the digital clock signal with the phase-frequency detector and comparing the frequency and phase of the digital clock signal with a second signal and issuing pump up or pump down signals in response to the comparison, maintaining a desired frequency in response to the pump up and pump down signals using the charge pump, the charge pump receiving the pump up and pump down signals and producing an output having a voltage that varies in response to the pump up and pump down signals; and dividing by the predetermined multiple using divider circuitry having an input coupled to the output of the voltage controlled oscillator, the divider circuitry having an output defining a second signal coupled to the phase-frequency detector. 21. A method of providing a carrier for wireless communications in accordance with claim 20, wherein the frequency of the output of the voltage controlled oscillator is configured to vary depending on a voltage provided by the loop filter to the voltage controlled oscillator.
22. A method of providing a carrier for wireless communications in accordance with claim 21, and comprising filtering the output of the charge pump using the loop filter.
23. A method of providing a carrier for wireless communications in accordance with claim 20 wherein the predetermined multiple is sixteen.
24. A method of providing a carrier for wireless communications in accordance with claim 20, further comprising:
pumping up a frequency of the voltage controlled oscillator up in coarse, medium or medium fine steps in response to a start-up command from a start-up circuit, using a first charge pump coupled to the start-up circuit; and pumping up or down the frequency of the voltage controlled oscillator in fine steps, using a second charge pump coupled to the phase-frequency detector, in response to signals from the phase-frequency detector. 25. A method of providing a carrier for wireless communications in accordance with claim 24, wherein the start-up circuit is configured to initially invoke coarse or medium steps to pump up the frequency of the voltage controlled oscillator and is configured to invoke medium fine or fine steps when the start-up circuit determines that the frequency of the voltage controlled oscillator is within a few percent of a desired frequency.
26. A method of providing a carrier for wireless communications, the method comprising:
receiving a digital clock signal using carrier circuitry, the carrier circuitry being defined by CMOS circuit elements; multiplying the frequency of the digital clock signal by a predetermined multiple using a phase locked loop including a voltage controlled oscillator, a passive loop filter, a phase-frequency detector, and a charge pump coupled to the phase-frequency detector, to the voltage controlled oscillator, and to the loop filter to maintain a desired frequency in response to the pump up and pump down signals, the voltage controlled oscillator having a plurality of outputs that are angularly spaced apart with respect to phase, the phase locked loop having an output providing a transmitter carrier; receiving the digital clock signal with the phase-frequency detector and comparing the frequency and phase of the digital clock signal with a second signal and issuing pump up or pump down signals in response to the comparison and dividing by the predetermined multiple using divider circuitry having an input coupled to one of the outputs of the voltage controlled oscillator and having an output defining the second signal coupled to the phase-frequency detector. 27. A method of providing a carrier for wireless communications in accordance with claim 26 wherein the predetermined multiple is sixteen.
28. A method of providing a carrier for wireless communications in accordance with claim 27 and further comprising receiving, using a frequency doubler, at least some of the angularly spaced apart outputs of the voltage controlled oscillator, and producing, using the frequency doubler, a signal with a frequency that is double the frequency of the outputs of the voltage controlled oscillator.
29. A method of providing a carrier for wireless communications in accordance with claim 28 and further comprising producing a signal, using a second frequency doubler coupled to the first mentioned frequency doubler, with a frequency that is double the frequency of the signal produced by the first frequency doubler.
30. A method of providing a carrier for wireless communications in accordance with claim 28 and further comprising receiving at least some of the angularly spaced apart outputs of the voltage controlled oscillator with a first frequency doubler stage including a first frequency doubler that is configured to produce a signal with a frequency that is double the frequency of the outputs of the voltage controlled oscillator, and receiving other of the angularly spaced apart outputs of the voltage controlled oscillator with a second frequency doubler, of the first frequency doubler state, that is configured to produce a signal with a frequency that is double the frequency of the outputs of the voltage controlled oscillator.
31. A method of providing a carrier for wireless communications in accordance with claim 30 and further comprising producing a signal with a frequency that is double the frequency of the signals produced by the first frequency doubler stage using a second frequency doubler stage coupled to the first frequency doubler stage.
32. A method of providing a carrier for wireless communications in accordance with claim 27, wherein the charge pump includes a first charge pump coupled to a start-up circuit and a second charge pump coupled to the phase-frequency detector, the method further comprising:
pumping up a frequency of the voltage controlled oscillator up in coarse, medium or medium fine steps, in response to a start-up command from the start-up circuit, using the first charge pump; and pumping up or down the frequency of the voltage controlled oscillator in fine steps, in response to signals from the phase-frequency detector, using a the second charge pump. 33. A method of providing a carrier for wireless communications in accordance with claim 32, wherein the start-up circuit is configured to initially invoke coarse or medium steps to pump up the frequency of the voltage controlled oscillator and is configured to invoke medium fine or fine steps when the start-up circuit determines that the frequency of the voltage controlled oscillator is within a few percent of a desired frequency.
34. A method of manufacturing an integrated circuit including a transmitter for wireless communications, the transmitter configured to receive a digital clock signal, the transmitter being defined by CMOS circuit elements, the method comprising:
including in a phase locked loop a voltage controlled oscillator to multiply the frequency of the digital clock signal by a predetermined multiple, a passive loop filter, a phase-frequency detector to receive the digital clock signal and compare the frequency and phase of the digital clock signal with a second signal and to issue pump up or pump down signals in response to the comparison, and coupling a charge pump to the phase-frequency detector, the voltage controlled oscillator and to the loop filter to maintain a desired frequency in response to the pump up and pump down signals, the voltage controlled oscillator having a plurality of outputs that are angularly spaced apart with respect to phase, the phase locked loop having an output providing a transmitter carrier; coupling the input of divider circuitry to one of the outputs of the voltage controlled oscillator, the divider circuitry dividing by the predetermined multiple and having an output defining the second signal coupled to the phase-frequency detector; and coupling a modulator to the voltage controlled oscillator. 35. A method of manufacturing an integrated circuit in accordance with 34, wherein the voltage controlled oscillator includes a plurality of stages, one of the stages including a first transistor having a control electrode defining a first input, and first and second power electrodes, wherein the first power electrode defines a first node, wherein the stage further includes a second transistor having a control electrode defining a second input, and having first and second power electrodes, wherein the first power electrode of the second transistor defines a second node, wherein the stage further includes a current source connected to the second power electrodes of the first and second transistors, the current source being configured to direct current away from the second power electrodes of the first and second transistors, and wherein the stage further includes a variable resistance configured to couple the first and second nodes to a supply voltage.
36. A method of manufacturing an integrated circuit in accordance with claim 34 and comprising:
coupling the first charge pump to a start-up circuit to pump up a frequency of the voltage controlled oscillator in coarse, medium or medium fine steps in response to a start-up command from the start-up circuit; and coupling a second charge pump to the phase-frequency detector to pump up or down the frequency of the voltage controlled oscillator in fine steps in response to signals from the phase-frequency detector. 37. A method of manufacturing an integrated circuit in accordance with claim 36, wherein the start-up circuit is configured to initially invoke coarse or medium steps to pump up the frequency of the voltage controlled oscillator and is configured to invoke medium fine or fine steps when the start-up circuit determines that the frequency of the voltage controlled oscillator is within a few percent of a desired frequency.
This application is a continuation of U.S. patent application Ser. No. 09/161,512, filed on Sep. 28, 1998, now U.S. Pat. No. 6,466,634 (incorporated herein by reference) which is a divisional of U.S. application Ser. No. 08/705,043, filed on Aug. 29, 1996, now U.S. Pat. No. 6,130,602 (incorporated herein by reference), which claims priority from U.S. Provisional Application 60/017,900, filed May 13, 1996, titled “Radio Frequency Data Communication Device”.
As large numbers of objects are moved in inventory, product manufacturing, and merchandising operations, there is a continuous challenge to accurately monitor the location and flow of objects. Additionally, there is a continuing goal to interrogate the location of objects in an inexpensive and streamlined manner. Furthermore, there is a need for tag devices suitably configured to mount to a variety of As objects including goods, items, persons, or animals, or substantially any moving or stationary and animate or inanimate object. One way of tracking objects is with an electronic identification system.
I Another aspect of the invention provides a radio frequency communications device comprising an integrated circuit including a transmitter and a receiver, the transmitter selectively transmitting a signal using a modulation scheme, the transmitter being switchable for transmission using different modulation schemes.
Another aspect of the invention provides a radio frequency communications device comprising an integrated circuit including a transmitter and a receiver, the integrated circuit periodically checking if a radio frequency signal is being received by the receiver, the integrated it circuit further including a timer setting a time period for the checking, the timer having a frequency lock loop.
Another aspect of the invention provides a method for conserving power during operation of a radio frequency identification device, the method comprising the following steps: providing a receiver, a transmitter, microprocessor, and wake-up circuitry, the wake-up circuitry configured to selectively supply power to the processor; configuring the receiver with an antenna to receive radio frequency signals from an interrogation device; configuring the transmitter to transmit a signal identifying the device to the interrogator; selectively enabling powered wake-up of the receiver to periodically check for presence of radio frequency signals; detecting whether a radio fr