Source: http://www.google.com/patents/US7456679?dq=7,172,682
Timestamp: 2014-03-13 21:10:41
Document Index: 144275670

Matched Legal Cases: ['art 900', 'art 900', 'art 1000', 'art 1000', 'art 1000', 'art 1000']

Patent US7456679 - Reference circuit and method for generating a reference signal from a ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA reference circuit includes: (a) a first reference circuit having a reference signal and a ΔVBE loop; and (b) a modification circuit using a first voltage to change a first current in the ΔVBE loop of the first reference circuit. In one embodiment, the reference circuit is a voltage reference circuit....http://www.google.com/patents/US7456679?utm_source=gb-gplus-sharePatent US7456679 - Reference circuit and method for generating a reference signal from a reference circuitAdvanced Patent SearchPublication numberUS7456679 B2Publication typeGrantApplication numberUS 11/416,273Publication dateNov 25, 2008Filing dateMay 2, 2006Priority dateMay 2, 2006Fee statusPaidAlso published asUS20070257729Publication number11416273, 416273, US 7456679 B2, US 7456679B2, US-B2-7456679, US7456679 B2, US7456679B2InventorsJohn M. Pigott, Byron G. BynumOriginal AssigneeFreescale Semiconductor, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (21), Non-Patent Citations (5), Referenced by (1), Classifications (7), Legal Events (7) External Links: USPTO, USPTO Assignment, EspacenetReference circuit and method for generating a reference signal from a reference circuitUS 7456679 B2Abstract A reference circuit includes: (a) a first reference circuit having a reference signal and a ΔVBE loop; and (b) a modification circuit using a first voltage to change a first current in the ΔVBE loop of the first reference circuit. In one embodiment, the reference circuit is a voltage reference circuit. In some embodiments, the reference circuit can include a bandgap core circuit, which adds a VBE and a multiplied ΔVBE, so that the output voltage of the reference circuit is a bandgap voltage. The reference circuit also can also include a modification circuit, which uses the output voltage (i.e. the reference signal) of the bandgap core circuit to change a current in the ΔVBE loop. The ΔVBE loop can be the portion of the circuit involved in generating the ΔVBE voltage. Other embodiments are disclosed in this application.
a first reference circuit having a first node for providing a reference signal and a ΔVBE loop; and
a modification circuit using a first voltage to change a first current in the ΔVBE loop of the first reference circuit,
the change in the first current in the ΔVBE loop of the first reference circuit changes the reference signal to a modified reference signal;
V mod ≅ V Bandgap ( 1 + R 2 R 3 ) where Vmod modified reference signal, VBandgap is the reference signal of the first reference circuit without the modification circuit present, R2 is a resistance value of a resistor in the first reference circuit, and R3 is a resistance value of a resistor in the modification circuit; and
the modification circuit is electrically coupled in a path between the first node and the ΔVBE loop of the first reference circuit.
2. The reference circuit of claim 1, wherein:
the modification circuit subtracts a second current from the first current in the ΔVBE loop of the first reference circuit to modify the reference signal of the first reference circuit.
3. The reference circuit of claim 2, wherein:
the second current is a substantially fixed current, derived from the first voltage.
the modification circuit adds a second current to the first current in the ΔVBE loop of the first reference circuit to modify the reference signal of the first reference circuit.
5. The reference circuit of claim 4, wherein:
6. The reference circuit of claim 1, wherein:
the modification circuit comprises a resistor electrically coupled between the first node and the ΔVBE loop of the first reference circuit.
7. The reference circuit of claim 6, further comprising:
a switch to permit electrical disconnection of the resistor from ΔVBE loop of the first reference circuit.
8. The reference circuit of claim 1, further comprising:
a disconnection circuit electrically coupled to the first reference circuit to permit electrical disconnection of the modification circuit front the ΔVBE loop of first reference circuit.
9. The reference circuit of claim 1, wherein:
the modification circuit subtracts a substantially fixed second voltage from a first voltage in the ΔVBE loop of the first reference circuit to change the first current in the ΔVBE loop of the first reference circuit.
10. The reference circuit of claim 1, wherein:
the modified reference signal is substantially independent of temperature and an input voltage to the first reference circuit.
11. The reference circuit of claim 1, wherein the modified reference signal is lower than a voltage of a bandgap voltage of silicon.
12. The reference circuit of claim 1, wherein the first reference circuit is a portion of Widlar bandgap circuit.
13. The reference circuit of claim 1, wherein:
the reference circuit is characterized as a voltage reference circuit.
14. The reference circuit of claim 1, wherein:
the reference circuit is characterized as a current reference circuit.
15. The reference circuit of claim 1, wherein:
the first reference circuit comprises a bandgap core circuit.
16. A circuit for generating a reference voltage comprising:
a bandgap core circuit having an output voltage and a ΔVBE loop;
a modification circuit using the output voltage of the bandgap core circuit to change a first current in the ΔVBE loop of the bandgap core circuit and to change the output voltage to a modified output voltage,
V mod ≅ V Bandgap ( 1 + R 2 R 3 ) where Vmod is tie modified output voltage, VBandgap is the output voltage of the bandgap core circuit without the modification circuit present, R2 is a resistance value of a resistor in the bandgap core circuit and R3 is a resistance value of a resistor in the modification circuit.
17. The reference circuit of claim 16, wherein:
the modification circuit subtracts a second current from the first current in the ΔVBE loop of the bandgap core circuit to modify the output voltage of the bandgap core circuit.
18. The reference circuit of claim 17, wherein:
the second current is a substantially fixed current, derived from the output voltage.
19. The reference circuit of claim 16, wherein:
the modification circuit adds a second current to the first current in the ΔVBE loop of the bandgap core circuit to modify the output voltage of the bandgap core circuit.
20. The reference circuit of claim 19, wherein:
21. The reference circuit of claim 16, wherein:
the modification circuit comprises a resistor electrically coupled between a first node of the bandgap core circuit and the ΔVBE loop of the bandgap core circuit.
22. The reference circuit of claim 21, further comprising:
a switch to permit electrical disconnection of the resistor from ΔVBE loop of the bandgap core circuit.
23. The reference circuit of claim 16, further comprising:
a disconnection circuit electrically coupled to the bandgap core circuit to permit electrical disconnection of the modification circuit from the ΔVBE loop of the bandgap core circuit.
24. The reference circuit of claim 16, wherein:
the modified output voltage is substantially independent of temperature and an input voltage to the bandgap core circuit.
25. The reference circuit of claim 16, wherein the modified output voltage is lower than a voltage of a bandgap voltage of silicon. Description
FIELD OF THE INVENTION This invention relates generally to electrical circuits, and relates more particularly to reference circuits.
BACKGROUND OF THE INVENTION The requirement for a stable reference voltage is almost universal in electronic design. Circuits that provide a stable reference voltage are used in dynamic random access memories (DRAMs), flash memories, analog devices, and other applications. These circuits require voltage generators that are stable over manufacturing process variations, supply voltage variations, and operating temperature variations and can be implemented without modifications of conventional manufacturing processes. Low voltage, battery operated circuits, operating at voltages as low as 0.9 volts (V), are becoming more common and also require stable, precise temperature-independent reference voltages.
The most common conventional reference circuit for low voltage applications is a bandgap reference circuit. The basic concept behind a bandgap reference circuit is to add a voltage with a positive temperature coefficient to a voltage with a negative temperature coefficient. When the two voltages are summed, the temperature coefficients cancel out each other, and the combined voltage source will be temperature independent.
Conventional silicon bandgap circuits suffer from an intrinsic limitation of having a minimum output voltage of approximately 1.25 V, i.e., the voltage of the bandgap of silicon. Today, this voltage acts as the lower limit on reference voltages for most applications.
There have been many attempts to overcome this 1.25 V limitation and create a sub-1.25 V reference circuit. However, conventional sub-1.25 V reference circuits suffer from a combination of high impedance outputs, increased current consumption, and a non-zero temperature coefficient in the sub-1.25 V region. Finally, most of these reference circuits are quite complex.
Accordingly, a need exists for a simple reference circuit, which can operate in the sub-1.25 V region while retaining substantial independence from temperature and process variations.
FIG. 1 illustrates a first reference circuit according to a first embodiment of the present invention;
FIG. 2 is a graph showing a relationship between voltage and temperature for different ratios of resistance values in the circuit of FIG. 1;
FIG. 3 illustrates a second reference circuit according to a second embodiment of the present invention;
FIG. 4 illustrates a third reference circuit according to a third embodiment of the present invention;
FIG. 5 illustrates a fourth reference circuit according to a fourth embodiment of the present invention;
FIG. 6 illustrates a fifth reference circuit according to a fifth embodiment of the present invention;
FIG. 7 illustrates a Power on Reset (POR) circuit, which uses a reference circuit in accordance with another embodiment of the present invention;
FIG. 8 is a graph showing the relationship between input voltage and output voltage of the circuit of FIG. 7;
FIG. 9 is a flow-chart of a method of generating an output voltage from a reference circuit; and
FIG. 10 is a flow-chart of a method of trimming a resistor in a reference circuit; and
FIG. 11 illustrates a sixth reference circuit according to a sixth embodiment of the present invention.
The terms �first,� �second,� �third,� �fourth,� and the like in the description and in the claims, if any, are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in sequences other than those illustrated or otherwise described herein. Furthermore, the terms �comprise,� �include,� �have,� and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements is not necessarily limited to those elements, but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. The term �coupled,� as used herein, is defined as directly or indirectly connected in an electrical or non-electrical manner.
DETAILED DESCRIPTION OF THE INVENTION In an embodiment of the invention, a reference circuit includes: (a) a first reference circuit having a reference signal and a ΔVBE loop; and (b) a modification circuit using a first voltage to change a first current in the ΔVBE loop of the first reference circuit. In another embodiment of the invention, a reference signal is generated using the following steps: (a) using a first reference circuit to generate a reference signal, wherein the reference circuit has a ΔVBE loop; and (b) using a modification circuit electrically to the ΔVBE loop of the first reference circuit to change a first current in the ΔVBE loop of the first reference circuit.
As a more detailed description of an embodiment of the invention, a reference circuit includes a bandgap core circuit, which adds a VBE and a multiplied ΔVBE, so that the output voltage of the reference circuit is a bandgap voltage. The multiplied ΔVBE is generally derived by passing a ΔVBE current (itself derived from a ΔVBE voltage across a resistor) through another resistor. The ΔVBE voltage is derived from the difference between forward junction voltages (VBE's) from two transistors operated at different current densities (e.g. from the same current in different sized transistors, or different currents in the same-sized transistors, or a combination of the two). The reference circuit also includes a modification circuit, which uses the output voltage (i.e. reference signal) of the bandgap core circuit to change a current in the ΔVBE loop. The ΔVBE loop is the portion of the circuit involved in generating the ΔVBE voltage.
A bandgap-based reference circuit that is manufactured in silicon generates a substantially constant reference voltage, approximately equal to the bandgap voltage of silicon, by adding a voltage across a forward-biased p-n junction in the circuit, to a PTAT (Proportional To Absolute Temperature) voltage. This PTAT voltage is a multiple of a ΔVBE voltage which is generated by running different current densities through similar p-n junctions or base-to-emitter junctions. The different current densities can be generated by running the same current in different sized transistors, or different currents in the same-sized transistors, or a combination of the two. Typically, the PTAT voltage is generated by using a ratio of the resistances of two resistors. In bandgap reference circuits, the output voltage (which is substantially independent of temperature) is created by combining a voltage, which has a negative temperature dependence (generated across a p-n junction) with a voltage which has a positive temperature dependence (the PTAT voltage).
FIG. 1 illustrates a first embodiment of a bandgap reference circuit 100 according to an embodiment of the present invention. It should be understood that this reference circuit 100 is merely exemplary and that the present invention may be employed in many different structures and circuits not specifically depicted herein.
As an example, reference circuit 100 can comprise a conventional Widlar bandgap circuit 101 and a modification circuit 102 coupled to circuit 101. Circuit 101 can comprise bipolar transistors 110, 111, and 112, MOSFET (metal-oxide semiconductor field-effect transistor) transistors 113, 114, and 115, and resistors 120, and 122. Transistors 113, and 114 form a current mirror and provide substantially equal currents to the collectors of bipolar transistors 111 and 112. Generally, a bandgap core circuit is a circuit which adds a VBE voltage and a multiple of a ΔVBE voltage such that the output voltage is a bandgap voltage. In this example, the bandgap core circuit 103 includes transistors 110, 111, 112, 113, and 114 along with resistors 120 and 122.
Generally, a ΔVBE loop is the portion of circuit 103 involved in generating the ΔVBE voltage. In this example, a ΔVBE loop 104 comprises transistors 111 and 112 and resistor 122. Transistor 115 acts as an output transistor for circuit 100 to regulate the output current of circuit 100 at a node 140. Transistors 110 and 111 are preferably matched, but are operated at different current densities to produce temperature proportional voltages across resistor 122. Transistor 112 is used to sense or drive the output voltage through resistor 120.
Circuit 100 includes a feedback loop 105 driven by transistor 115, which drives the bases of transistors 111 and 112 such that transistors 111 and 112 carry substantially equal currents. A ΔVBE voltage is generated between the emitters of transistors 111 and 112. Resistor 120 and transistor 110 cause the output voltage developed at node 140 to be equal to the forward voltage of transistor 110 and an additional voltage equal to the current of transistor 110 times the resistance of resistor 120.
Circuit 102 supplies a portion of the current required by resistor 122 and, thus, decreases the current required in transistors 111 and 112 to keep ΔVBE loop 104 in regulation. As an example, circuit 102 can comprise a resistor 124 electrically coupled to the output at node 140 and to ΔVBE loop 104 at a node 142. If circuit 102 were removed from circuit 100, the output voltage or reference signal of circuit 100 at node 140 is:
V Bandgap = V BE + Δ ⁢ ⁢ V BE � R 120 R 122 where VBandgap is the output voltage at node 140, VBE is the forward voltage of the base-to-emitter junction of transistor 112, R122 is the resistance of resistor 122, R120 is the resistance of resistor 120, and ΔVBE is the voltage drop across resistor 122.
When circuit 102 is present in circuit 100, the current through transistor 111, I111, is:
I 111 = Δ ⁢ ⁢ V B ⁢ ⁢ E R 122 - V mod R 124 where Vmod is the output voltage at node 140, R122 is the resistance of resistor 122, and R124 is the resistance of resistor 124. Thus, the new or modified output voltage or reference voltage, Vmod, at node 140 is:
V mod = ⁢ V BE + I 111 � R 120 = ⁢ V BE + ( Δ ⁢ ⁢ V BE R 122 - V mod R 124 ) � R 120 = ⁢ V BE + Δ ⁢ ⁢ V BE R 122 � R 120 - V mod R 124 � R 120 ≅ ⁢ V Bandgap - V mod R 124 � R 120 ⁢ ≅ ⁢ V Bandgap 1 + R 120 R 124 where VBandgap is the output voltage described previously, and R124 is the resistance of resistor 124.
Thus, by choosing a suitable ratio of the resistance values of resistors 120 and 124, a reference voltage lower than the bandgap voltage of silicon can be created at the output of circuit 100 when circuit 100 is built in silicon. Circuit 100 is not limited to use in circuits formed on silicon. Instead, circuit 100 can be used to modify the bandgap voltage of circuits built in any type of semiconductor material. As another example, circuit 100 can provide a reference voltage lower than the bandgap voltage of gallium arsenide (GaAs) when circuit 100 is built in a GaAs material.
When correctly designed, the output voltage, Vmod, of circuit 100 is substantially independent of temperature and the input voltage to circuit 103. FIG. 2 shows the results of a computer simulation of the effects of temperature on the output voltage, Vmod, at node 140 of circuit 100 in FIG. 1. Each voltage line in FIG. 2 represents a different ratio of resistance values of resistors 120 and 124 in FIG. 1. The sub-1.25 V output voltages, as shown in FIG. 2, are stable and substantially independent of temperature.
A start-up circuit may be necessary for proper functioning of circuit 100 of the present embodiment. For example, a start-up circuit can raise the output voltage, Vmod, until current begins to flow in transistors 110, 111, and 112. Start-up circuits are well-known in the art, and a conventional start-up circuit can be used to prevent many undesirable consequences.
In another embodiment, circuit 100 can be used as a current reference circuit. Loop 104 generates a constant current of
Δ ⁢ ⁢ V BE R 122 across resistor 122. The current can be used as an output current to transform circuit 100 into a current reference circuit.
The equations above can be expressed more generally, e.g., a substantially fixed current is subtracted from the ΔVBE current of a conventional bandgap circuit to create a new or modified reference voltage. Generally, the modification circuit will change the current in the transistors in the ΔVBE loop, but may or may not change the current in the resistors of the ΔVBE loop. However, the current in the transistors will change, and the output voltage is VBE plus the ΔVBE current times a constant factor.
The new reference voltage of an embodiment of the present invention may be smaller than the reference voltage of the conventional bandgap circuit. That is, the reference circuit in an embodiment of the present invention can create a sub-1.25 V reference circuit. The new reference voltage is generated by coupling a modification circuit to the reference voltage and the ΔVBE loop. Specifically, the new reference voltage (or reference signal), Vmod, is equal to:
V mod = ⁢ V BE + ( Δ ⁢ ⁢ V BE - α � V mod ) � R 2 R 1 = ⁢ V BE + Δ ⁢ ⁢ V BE � R 1 R 2 - a � V mod � R 2 R 1 ≅ ⁢ V Bandgap - α � V mod � R 2 R 1 V Bandgap ≅ ⁢ V mod ⁡ ( 1 + α � R 2 R 1 ) V mod ≅ ⁢ V Bandgap ( 1 + α � R 2 R 1 ) ≅ ⁢ V Bandgap ( 1 + R 2 R 3 ) where VBE is the forward voltage of base-to-emitter junction of a transistor in the bandgap circuit, ΔVBE is the voltage drop across resistor R1, R1 is the resistance value of a resistor in a bandgap core circuit, R2 is the resistance value of a resistor in a modification circuit, R3 is the resistance value of another resistor in the bandgap core circuit, and α is
R 1 R 3 . As explained hereinafter, there is a small approximation error in this equation because the VBE of the bandgap circuit with the modification circuit is not quite identical to the VBE in the conventional bandgap circuit. However, this approximation does not significantly affect the output voltage or temperature coefficient.
The reference circuit in an embodiment of the present invention does not require the use of an intermediate voltage level equal to a bandgap voltage. The circuit also supports simple manufacturing by allowing easy trimming of one of the bandgap resistors (e.g., resistor 122 in FIG. 1). The modification to the ΔVBE current can be generated in the base or emitter connections of the ΔVBE loop. Typically, the most suitable connection to generate the modification to the ΔVBE current is the one which will be approximately a bandgap-voltage difference from the node where the modification circuit will be coupled.
FIG. 3 illustrates a reference circuit 300 according to a second embodiment of the present invention. In this embodiment, circuit 300 can be similar for circuit 100 of FIG. 1, except that circuit 300 also includes a disconnection circuit 305. Disconnection circuit 305 allows the electrically disconnection of modification circuit 102 from bandgap core circuit 103.
As an example, in FIG. 3, circuit 305 comprises a switch 350. Switch 350 is electrically coupled in series with modification circuit 102 at a node 341 and coupled to circuit 103 at node 142. Circuit 102 can comprise a resistor 124 electrically coupled to the output at node 140 and circuit 305 at node 341. Switch 350 allows circuit 102 to be electrically disconnected from circuit 300. When circuit 302 is disconnected, resistor 122 can be trimmed.
FIG. 4 illustrates a reference circuit 400 according to a third embodiment of the present invention. As an example, reference circuit 400 can comprise a bandgap circuit 401 with an additional resistor 430, and a modification circuit 402 electrically coupled to circuit 401.
In one embodiment, circuit 401 comprises a bandgap core circuit 403 and an operational amplifier 460. Circuit 403 comprises two bipolar NPN transistors 416 and 418, and resistors 427, 428, 429, and 430. A ΔVBE loop 404 of circuit 403 comprises transistors 416 and 418 and resistor 428. Circuit 402 comprises resistors 424 and 426. The collector regions of transistors 416 and 418 are coupled directly to ground, and the bases of transistors 416 and 418 are coupled to ground through resistors 426 and 430, respectively. An emitter of transistor 418 is electrically coupled at a node 446 to an input of amplifier 460 and to resistor 427. A resistor 428 is coupled to an emitter of transistor 416 and to a node 445, which is coupled to another input of amplifier 460 and to resistor 429.
Similarly to previous embodiments of the present invention, when circuit 402 is present in circuit 400, the modified output reference voltage at node 440, Vmod, is:
V mod ≅ V BG 1 + R 428 R 424 where VBG is output voltage of circuit 400 without circuit 402, R428 is the resistance of resistor 428, and R424 is the resistance of resistor 424. The output voltage of circuit 400, Vmod, is substantially independent of temperature and the input voltage to circuit 403.
Unlike the first embodiment of the invention, shown in FIG. 1, circuit 402 subtracts a substantially fixed voltage from the voltage in loop 404 to change the current in transistors 418 and 416, and resistor 426.
A start-up circuit may be necessary for proper functioning of circuit 400 of the present embodiment. Start-up circuits are well-known in the art, and a conventional start-up circuit can be used to prevent many undesirable consequences.
FIG. 5 illustrates a reference circuit 500 of a fourth embodiment of the present invention. In this embodiment, circuit 500 can output a voltage larger than 1.25 V when circuit 500 is built on a silicon substrate.
As an example, reference circuit 500 in FIG. 5 can comprise a Widlar bandgap circuit 501 and a modification circuit 502 coupled to circuit 101. As an example, circuit 501 can be similar to circuit 101 in FIG. 1, plus a resistor 532. A bandgap core circuit 503 can be similar to circuit 103 in FIG. 1, plus resistor 532. A ΔVBE loop 504 can be similar to loop 104 in FIG. 1 plus resistor 532. In one embodiment, circuit 502 can comprise a resistor 531 electrically coupled to the output at node 140 and to ΔVBE loop 504 at a node 549. Transistor 112 and node 549 are coupled to ground through resistor 532. Coupling circuit 502 between nodes 140 and 549 adds a second current to the current in transistor 112 to modify the output voltage at node 140 of circuit 500. When circuit 502 is present in circuit 500, the current in transistor 112, I112, is:
I 112 = Δ ⁢ ⁢ V BE R 122 + V mod R 531 where Vmod is the modified or new output voltage at node 140, ΔVBE is the voltage drop across resistor 122, R122 is the resistance of resistor 122, and R531 is the resistance of resistor 531. Specifically, the new reference voltage, Vmod, is equal to:
V mod = ⁢ V BE + I 112 � R 120 = ⁢ V BE + ( Δ ⁢ ⁢ V BE R 122 + V mod R 531 ) � R 120 ≅ ⁢ V Bandgap 1 - R 120 R 531 where VBandgap is same as explained previously with respect to circuit 100 in FIG. 1.
Thus, by choosing suitable ratio of the resistance values of resistor 120 and 531, an arbitrary reference voltage larger than the bandgap voltage of silicon can be created at the output of circuit 500 when circuit 500 is built on a silicon substrate. As in previous embodiments, the output voltage of circuit 500 is substantially independent of temperature and the input voltage to circuit 501.
FIG. 6 illustrates a voltage referent circuit 600 according to a fifth embodiment of the present invention. In this embodiment, circuit 600 can output a voltage larger than 1.25 V when circuit 600 is built on a silicon substrate.
As an example, circuit 600 in FIG. 6 can comprise a bandgap circuit 601 and a modification circuit 602 coupled to circuit 601. Circuit 603 comprises transistors 416 and 418, and resistors 426, 427, 428, and 429. A ΔVBE loop 604 of circuit 403 comprises transistors 416 and 418 and resistor 428.
In this embodiment, circuit 602 comprises resistors 624 and 630. Resistor 624 is electrically coupled to nodes 440 and 646. Coupling circuit 602 between nodes 440 and 646 adds a second substantially fixed current to the current in transistor 418 to modify the output voltage of bandgap core circuit 603. Similar to the fourth embodiment in FIG. 5, the new or modified output reference voltage at node 640, Vmod, is:
V mod ≅ V BG 1 - R 428 R 624 where VBG is output voltage at node 440 of circuit 600 without circuit 602 present, R428 is the resistance of resistor 428, and R624 is the resistance of resistor 624.
In a further embodiment of the invention, circuits 400 and 600 of FIG. 4 and can be combined to make a circuit whose output is continuously adjustable from a value less than a bandgap voltage to a value greater than a bandgap voltage.
FIG. 7 illustrates power or reset (POR) circuit 700, which uses a reference circuit in accordance with another embodiment of the present invention. FIG. 8 is a graph showing the relationship between input voltage and output voltage of circuit 700 in FIG. 7. In FIG. 8, the x-axis is voltage, and the y-axis is the output voltage of circuit 700 in FIG. 7.
In circuit 700 of FIG. 7, a bandgap core circuit 701 includes transistors 770, 771, and 773 and resistor 780. A modification circuit 702 includes transistors 778 and 779 and resistors 784 and 782. When transistor 778 is on and transistor 779 is off, resistors 782 and 784 operate in parallel, and thus, Vout will be smaller than when current is solely running through resistor 784. Transistors 776 and 778 form a CMOS (complementary metal oxide semiconductor) inverter circuit, and transistors 777 and 778 act to switch the resistor 782 between being coupled to the input voltage and ground. In another embodiment of circuit 700, transistor 776, 777, 778, and 779 can be inverters instead of transistors.
When an input voltage, Vin, is very low, transistor 773 will have approximately eight times the current compared to transistor 771, because of the configuration of transistors 785 and 786. However, as input voltage, Vin, increases, the current in transistor 773 will not increase as fast as the current in transistor 771 because of a series resistor 787. Instead, a significant voltage drop develops across resistor 787, which limits the current in transistor 773.
Furthermore, while input voltage, Vin, is low, the gates of transistors 776, 779, and 778 are low. Thus, transistor 778 is off, and transistor 779 is on. When transistor 779 is on and transistor 778 is off, resistor 782 is coupled to ground.
When the input voltage reaches approximately 1 V in this example, the current in transistors 771 and 773 are approximately equal. At this point, the voltage at the gates of transistors 776, 778, and 779 goes high. Thus, transistor 779 is turned off, and transistor 778 is turned on. When transistor 779 is off and transistor 778 is on, resistor 782 is in parallel with resistor 784. This configuration changes the threshold voltage of circuit 700 from approximately 1 V to approximately 0.9 V. Therefore, the circuit 700 will toggle off when input voltage, Vin, falls below 0.9 V, and the hysteresis curve shown in FIG. 8 is created.
FIG. 9 is a flow-chart of a method of generating a reference signal from a reference circuit. Flow chart 900 includes a step 910 of using a reference circuit to generate an output voltage. For example, the reference circuit can be a bandgap core circuit and include a ΔVBE loop.
Flow chart 900 in FIG. 9 continues with a step 920 of using the modification circuit to change a first current in a ΔVBE loop. As an example, the modification circuit can be electrically coupled to the output voltage and the ΔVBE loop of a bandgap core circuit. This modification circuit uses the output voltage of the bandgap core circuit to change a current in the ΔVBE loop. In one embodiment, the modification circuit changes the current of the ΔVBE loop by subtracting or adding a current to the ΔVBE loop with a current generated from the output voltage. The modified or new output voltage can be larger or small than 1.25 V, even when the circuit is formed in silicon.
Additionally, resistors in a bandgap core circuit can be trimmed to improve operation of the circuit. Trimming resistors in the bandgap core circuit can substantially eliminate temperature dependence of the output voltage caused by resistor mismatch and other error sources. FIG. 10 is a flow-chart of a method of trimming a resistor in a reference circuit. The steps in this method are preferably performed before step 910 in method 900 of FIG. 9. However, the steps in the method of flow chart 1000 in FIG. 10 can be performed subsequent to any step in the method of FIG. 9.
Flow chart 1000 in FIG. 10 includes a step 1010 of disconnecting the modification circuit from the ΔVBE loop of the bandgap core circuit. As an example, the modification circuit can be disconnected by opening a switch coupled in series with the modification circuit, as shown in the embodiment of FIG. 3. This step can be omitted if a modification circuit has not yet been coupled to the ΔVBE loop of the bandgap core circuit.
Flow chart 1000 in FIG. 10 continues with a step 1020 for trimming a resistor of the bandgap core circuit. Trimming the resistor causes the unmodified bandgap core circuit to produce a reference voltage equal to bandgap voltage. The methodology of trimming of a resistor in a bandgap circuit is well-know in the art and will not be described herewithin.
Subsequently, flow chart 1000 in FIG. 10 continues with a step 1030 for electrically coupling the modification circuit to the ΔVBE loop. As an example, the modification circuit can be coupled to the bandgap circuit by closing a switch coupled in series with the modification circuit, as shown in the embodiment of FIG. 3.
FIG. 11 illustrates a reference circuit 1100 of a sixth embodiment of the present invention. In this embodiment, a modification circuit 1102 uses a new voltage source 1190 to change a first current in the ΔVBE loop.
As an example, circuit 1100 can be similar for circuit 100 of FIG. 1, except that modification circuit 1102 also includes a voltage source 1190 and is not coupled to node 140. Source 1190 is coupled to resistor 124. Instead of using VBandgap to change in a current in loop 104, circuit 1102 uses the voltage generated by source 1190 to change the current in transistor 111.
When the output voltage, Vmod, was calculated for the reference circuit of the present invention, VBE in the reference circuit with a modification circuit was assumed to be equal to the VBE of the conventional reference circuit. However, as previously noted, there is a small error because the VBE used in an embodiment of the present invention is not identical to the VBE of the reference circuit without the modification circuit.
To calculate the error, V′BE of transistor in a reference circuit with the modification circuit present, can be more accurately approximated by the VBE of a transistor in the conventional reference circuit minus a component equal to the small signal resistance of the transistor times the current change caused by the introduction of the modification circuit. Thus, when the modification circuit is electrically coupled to the bandgap core circuit, V′BE is
V BE ′ = V BE + δ ⁢ ⁢ I � V T I where ⁢ ⁢ V T I is the small signal resistance added to bandgap core circuit by the coupling of the modification circuit, and δI is the corresponding current change. Assuming,
I ≈ Δ ⁢ ⁢ V BE R 1 Δ ⁢ ⁢ V BE = V T � ln ⁡ ( N ) δ ⁢ ⁢ I = - α � V mod R 1 where R1 is the resistance of a resistor R1 in the bandgap core circuit, ΔVBE is the voltage drop across resistor R1 in the bandgap core circuit, a is a constant equal to
R 1 R 3 , R3 is the resistance of a resistor in the modification circuit, N is the difference between the base emitter voltages of the two transistors operating at different current densities in the reference circuit, and VT=KT/q, where K is Boltmann's constant, T is the absolute temperature, and q is the electronic charge constant. Thus, the modified output voltage, Vmod can be calculated to be:
V BE ′ = ⁢ V BE - α ⁢ � V mod R 1 � V T Δ ⁢ ⁢ V BE � R 1 = ⁢ V BE - α ⁢ � V mod � V T Δ ⁢ ⁢ V BE V mod = ⁢ V BE ′ + ( Δ ⁢ ⁢ V BE - α ⁢ � V mod ) � R 2 R 1 = ⁢ V BE ′ + Δ ⁢ ⁢ V BE � R 2 R 1 - α ⁢ � V mod � R 2 R 1 = ⁢ V BE + α ⁢ � V mod � V T Δ ⁢ ⁢ V BE + Δ ⁢ ⁢ V BE � R 2 R 1 - α ⁢ � V mod � R 2 R 1 = ⁢ V Bandgap - α ⁢ � V mod � ( R 2 R 1 + V T Δ ⁢ ⁢ V BE ) = ⁢ V Bandgap - α ⁢ � V mod � ( R 2 R 1 + 1 ln ⁢ ⁢ ( N ) ) V mod ⁡ ( 1 + α ⁢ � ( R 2 R 1 + 1 ln ⁢ ⁢ ( N ) ) ) = V Bandgap ⁢ V mod = V Bandgap ( 1 + α ⁢ � ( R 2 R 1 + 1 ln ⁢ ⁢ ( N ) ) ) The term
1 ln ⁡ ( N ) is small compared to
R 2 R 1 . As an example, in one implementation of circuit 100 of FIG. 1, N is 8, and the resistance of R1=R124=55,000 ohms and the resistance of R2=R120=200,000 ohms. In this example,
R 1 R 2 = 10.5 ⁢ ⁢ and ⁢ ⁢ 1 ln ⁡ ( N ) = 0.5 so the overall change is quite small. Thus, the small term
1 ln ⁡ ( N ) can generally be ignored and Vmod, as explained previously is:
V mod ≅ ⁢ V Bandgap ( 1 + α ⁢ � R 2 R 1 ) ≅ ⁢ V Bandgap ( 1 + R 2 R 3 ) This equation is accurate for small changes to the reference voltage, but because the baseline current changes also, there is a small 2nd order change that is not taken into consideration. In any case, the temperature coefficient is still zero. Additional changes can be made where the output voltage is a multiple of bandgap voltage and the modification circuit can be used to adjust this value.
Although the invention has been described with reference to specific embodiments, it will be understood by those skilled in the art that various changes may be made without departing from the spirit or scope of the invention. Accordingly, the disclosure of embodiments of the invention is intended to be illustrative of the scope of the invention and is not intended to be limiting. It is intended that the scope of the invention shall be limited only to the extent required by the appended claims. For example, to one of ordinary skill in the art, it will be readily apparent that the bandgap circuit may be implemented in a variety of circuit designs, and that the foregoing discussion of certain of these embodiments does not necessarily represent a complete description of all possible embodiments. As another example, the modified output voltage, Vmod, of an embodiment can be other factors, other than being inversely proportional to (1+R2/R3). As further example, a disconnection circuit similar to disconnection circuit 305 in FIG. 3 can be added to any of the embodiments described herein.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5619163 *May 9, 1996Apr 8, 1997Maxim Integrated Products, Inc.Bandgap voltage reference and method for providing sameUS5926062 *Jun 23, 1998Jul 20, 1999Nec CorporationReference voltage generating circuitUS5966039 *Dec 11, 1997Oct 12, 1999Delco Electronics CorpoorationSupply and temperature dependent linear signal generatorUS6407622 *Mar 13, 2001Jun 18, 2002Ion E. OprisLow-voltage bandgap reference circuitUS6489835 *Aug 28, 2001Dec 3, 2002Lattice Semiconductor CorporationLow voltage bandgap reference circuitUS6529066 *Feb 26, 2001Mar 4, 2003National Semiconductor CorporationLow voltage band gap circuit and methodUS6642778 *Feb 27, 2003Nov 4, 2003Ion E. OprisLow-voltage bandgap reference circuitUS6710641 *Dec 2, 2002Mar 23, 2004Lattice Semiconductor Corp.Bandgap reference circuit for improved start-upUS6885178 *Dec 27, 2002Apr 26, 2005Analog Devices, Inc.CMOS voltage bandgap reference with improved headroomUS6989708 *Aug 13, 2003Jan 24, 2006Texas Instruments IncorporatedLow voltage low power bandgap circuitUS6995587 *Sep 27, 2004Feb 7, 2006Texas Instruments IncorporatedLow voltage low power bandgap circuitUS7053694 *Aug 20, 2004May 30, 2006Asahi Kasei Microsystems Co., Ltd.Band-gap circuit with high power supply rejection ratioUS7071767 *Apr 26, 2004Jul 4, 2006Integrated Device Technology, Inc.Precise voltage/current reference circuit using current-mode technique in CMOS technologyUS7075282 *May 24, 2004Jul 11, 2006Analog Integrations CorporationLow-power bandgap reference circuits having relatively less componentsUS7253597 *Feb 23, 2005Aug 7, 2007Analog Devices, Inc.Curvature corrected bandgap reference circuit and methodUS7259543 *Oct 5, 2005Aug 21, 2007Taiwan Semiconductor Manufacturing Co.Sub-1V bandgap reference circuitUS7274250 *Jun 28, 2005Sep 25, 2007Intel CorporationLow-voltage, buffered bandgap reference with selectable output voltageUS20050035812 *Aug 13, 2003Feb 17, 2005Xiaoyu XiLow voltage low power bandgap circuitUS20050035813 *Sep 27, 2004Feb 17, 2005Xiaoyu XiLow voltage low power bandgap circuitUS20060043957 *Aug 30, 2004Mar 2, 2006Carvalho Carlos MResistance trimming in bandgap reference voltage sourcesUS20070164809 *Dec 2, 2004Jul 19, 2007Keiko FukudaVoltage generation circuit and semiconductor integrated circuit device* Cited by examinerNon-Patent CitationsReference1IEEE Journal of Solid-State Circuits, vol. 28, No. 6, Jun. 1993-A Curvature-Corrected Low-Voltage Bandgap Reference; Made Gunawan, Gerard C.M. Meijer, Jeroen Fonderie, and Johan H. Huijsing, Senior Member, IEEE.2IEEE Journal of Solid-State Circuits, vol. 34, No. 5, May 1999-A CMOS Bandgap Reference Circuit with Sub-1-V Operation; Hironori Banba, Hitoshi Shiga, Akira Umezawa, Takeshi Miyaba, Toru Tanzawa, Shigeru Atsumi, and Koji Sakui, Member, IEEE.3IEEE Journal of Solid-State Circuits, vol. 36, No. 7, Jul. 2001-Curvature-Compensated BiCMOS Bandgap with 1-V Supply Voltage; Piero Malcovati, Franco Maloberti, Fellow, IEEE, Carlo Fiocchi, and Marcello Pruzzi.4IEEE Journal of Solid-State Circuits, vol. 37, No. 4, Apr. 2002-A Sub-1-V 15-ppm� C. CMOS Bandgap Voltage Reference Without Requiring Low Threshold Voltage Device; Ka Nang Leung, Student Member, IEEE, and Philip K. T. Mok, Senior Member, IEEE.5IEEE Journal Of Solid-State Circuits, vol. SC-9, No. 6, Dec. 1974-A Simple Three-Terminal IC Bandgap Reference, A. Paul Brokaw, Member IEEE.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS20110121885 *Jul 26, 2010May 26, 2011Ipgoal Microelectronics (Sichuan) Co., Ltd.Current reference source circuit that is independent of power supply* Cited by examinerClassifications U.S. Classification327/539, 327/542, 323/313International ClassificationG05F1/10, G05F3/02Cooperative ClassificationG05F3/30European ClassificationG05F3/30Legal EventsDateCodeEventDescriptionNov 6, 2013ASAssignmentEffective date: 20131101Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORFree format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266Jun 18, 2013ASAssignmentEffective date: 20130521Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORMay 25, 2012FPAYFee paymentYear of fee payment: 4May 13, 2010ASAssignmentOwner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORKFree format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100521;REEL/FRAME:24397/1Effective date: 20100413Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:24397/1Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:24397/1Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:24397/1Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORKFree format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001Mar 12, 2009ASAssignmentOwner name: CITIBANK, N.A., NEW YORKFree format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:022380/0409Effective date: 20090216Owner name: CITIBANK, N.A.,NEW YORKFree format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100311;REEL/FRAME:22380/409Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100304;REEL/FRAME:22380/409Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:22380/409Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100330;REEL/FRAME:22380/409Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100401;REEL/FRAME:22380/409Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100408;REEL/FRAME:22380/409Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100413;REEL/FRAME:22380/409Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100415;REEL/FRAME:22380/409Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100422;REEL/FRAME:22380/409Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100429;REEL/FRAME:22380/409Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100513;REEL/FRAME:22380/409Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100520;REEL/FRAME:22380/409Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:22380/409Feb 18, 2009ASAssignmentOwner name: FREESCALE SEMICONDUCTOR, INC., TEXASFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PIGOTT, JOHN M.;BYNUM, BYRON G.;REEL/FRAME:022279/0557;SIGNING DATES FROM 20060501 TO 20060718Feb 2, 2007ASAssignmentOwner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORKFree format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129Effective date: 20061201Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORKFree format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100203;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100223;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100302;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100309;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100316;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100330;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100406;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100413;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100420;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100427;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100504;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100511;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:18855/129Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;REEL/FRAME:18855/129RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google