Source: http://www.google.com/patents/US8102698?dq=6462713
Timestamp: 2016-07-02 05:43:43
Document Index: 177878356

Matched Legal Cases: ['Application No. 2007', 'Application No. 200680006301', 'Application No. 2007', 'Application No. 10', 'Application No. 7018952', 'Application No. 2007', 'Application No. 200680006301', 'Application No. 10', 'Application No. 7018952']

Patent US8102698 - Structure and method for biasing phase change memory array for reliable writing - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA memory array having memory cells comprising a diode and a phase change material is reliably programmed by maintaining all unselected memory cells in a reverse biased state. Thus leakage is low and assurance is high that no unselected memory cells are disturbed. In order to avoid disturbing unselected...http://www.google.com/patents/US8102698?utm_source=gb-gplus-sharePatent US8102698 - Structure and method for biasing phase change memory array for reliable writingAdvanced Patent SearchPublication numberUS8102698 B2Publication typeGrantApplication numberUS 12/952,944Publication dateJan 24, 2012Filing dateNov 23, 2010Priority dateJan 19, 2005Fee statusLapsedAlso published asCN101189679A, CN101189679B, EP1846954A2, EP1846954A4, US7307268, US7859884, US8385141, US8576609, US20060157679, US20080130352, US20110110149, US20110310662, US20130135925, WO2006078506A2, WO2006078506A3Publication number12952944, 952944, US 8102698 B2, US 8102698B2, US-B2-8102698, US8102698 B2, US8102698B2InventorsRoy E. ScheuerleinOriginal AssigneeSandisk 3D LlcExport CitationBiBTeX, EndNote, RefManPatent Citations (114), Non-Patent Citations (52), Referenced by (56), Classifications (19), Legal Events (7) External Links: USPTO, USPTO Assignment, EspacenetStructure and method for biasing phase change memory array for reliable writing
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4499557Jul 6, 1981Feb 12, 1985Energy Conversion Devices, Inc.Programmable cell for use in programmable electronic arraysUS4646266Sep 28, 1984Feb 24, 1987Energy Conversion Devices, Inc.Programmable semiconductor structures and methods for using the sameUS4665428Aug 12, 1986May 12, 1987The British Petroleum Company P.L.C.Semiconductor deviceUS5166758Jan 18, 1991Nov 24, 1992Energy Conversion Devices, Inc.Electrically erasable phase change memoryUS5432729Jun 8, 1994Jul 11, 1995Irvine Sensors CorporationElectronic module comprising a stack of IC chips each interacting with an IC chip secured to the stackUS5559732Dec 27, 1994Sep 24, 1996Syracuse UniversityBranched photocycle optical memory deviceUS5684732Mar 20, 1996Nov 4, 1997Kawasaki Steel CorporationSemiconductor devicesUS5700737Feb 26, 1996Dec 23, 1997Taiwan Semiconductor Manufactured Company Ltd.PECVD silicon nitride for etch stop mask and ozone TEOS pattern sensitivity eliminationUS5745407Apr 5, 1996Apr 28, 1998California Institute Of TechnologyTransistorless, multistable current-mode memory cells and memory arrays and methods of reading and writing to the sameUS5751012Jun 7, 1995May 12, 1998Micron Technology, Inc.Polysilicon pillar diode for use in a non-volatile memory cellUS5789758Jun 7, 1995Aug 4, 1998Micron Technology, Inc.Chalcogenide memory cell with a plurality of chalcogenide electrodesUS5792569Mar 19, 1996Aug 11, 1998International Business Machines CorporationMagnetic devices and sensors based on perovskite manganese oxide materialsUS5835396Oct 17, 1996Nov 10, 1998Zhang; GuobiaoThree-dimensional read-only memoryUS5877538Jun 30, 1997Mar 2, 1999Silixonix IncorporatedBidirectional trench gated power MOSFET with submerged body bus extending underneath gate trenchUS5904507Feb 23, 1998May 18, 1999National Semiconductor CorporationProgrammable anti-fuses using laser writingUS5915167Apr 4, 1997Jun 22, 1999Elm Technology CorporationThree dimensional structure memoryUS5962910Jul 17, 1997Oct 5, 1999Actel CorporationMetal-to-metal via-type antifuseUS5991193Dec 2, 1997Nov 23, 1999International Business Machines CorporationVoltage biasing for magnetic ram with magnetic tunnel memory cellsUS6034882Nov 16, 1998Mar 7, 2000Matrix Semiconductor, Inc.Vertically stacked field programmable nonvolatile memory and method of fabricationUS6111784Sep 16, 1998Aug 29, 2000Canon Kabushiki KaishaMagnetic thin film memory element utilizing GMR effect, and recording/reproduction method using such memory elementUS6141241Apr 12, 1999Oct 31, 2000Energy Conversion Devices, Inc.Universal memory element with systems employing same and apparatus and method for reading, writing and programming sameUS6185122Dec 22, 1999Feb 6, 2001Matrix Semiconductor, Inc.Vertically stacked field programmable nonvolatile memory and method of fabricationUS6236587Aug 28, 1998May 22, 2001Thin Film Electronics AsaRead-only memory and read-only memory devicesUS6366137 *Feb 26, 2001Apr 2, 2002Stmicroelectrioncs S.A.Very low-power comparison deviceUS6369431May 12, 2000Apr 9, 2002Micron Technology, Inc.Method for forming conductors in semiconductor devicesUS6420215Mar 21, 2001Jul 16, 2002Matrix Semiconductor, Inc.Three-dimensional memory array and method of fabricationUS6483736Aug 24, 2001Nov 19, 2002Matrix Semiconductor, Inc.Vertically stacked field programmable nonvolatile memory and method of fabricationUS6509209Oct 25, 2000Jan 21, 2003Quicklogic CorporationMethod of forming a metal-to-metal antifuse with non-conductive diffusion barrierUS6515888Aug 13, 2001Feb 4, 2003Matrix Semiconductor, Inc.Low cost three-dimensional memory arrayUS6525953Aug 13, 2001Feb 25, 2003Matrix Semiconductor, Inc.Vertically-stacked, field-programmable, nonvolatile memory and method of fabricationUS6534403Aug 24, 2001Mar 18, 2003Matrix SemiconductorMethod of making a contact and via structureUS6534841Dec 14, 2001Mar 18, 2003Hewlett-Packard CompanyContinuous antifuse material in memory structureUS6545907Oct 30, 2001Apr 8, 2003Ovonyx, Inc.Technique and apparatus for performing write operations to a phase change material memory deviceUS6567301Aug 9, 2001May 20, 2003Hewlett-Packard Development Company, L.P.One-time programmable unit memory cell based on vertically oriented fuse and diode and one-time programmable memory using the sameUS6579760Mar 28, 2002Jun 17, 2003Macronix International Co., Ltd.Self-aligned, programmable phase change memoryUS6584029Aug 9, 2001Jun 24, 2003Hewlett-Packard Development Company, L.P.One-time programmable memory using fuse/anti-fuse and vertically oriented fuse unit memory cellsUS6611453Mar 1, 2001Aug 26, 2003Infineon Technologies AgSelf-aligned cross-point MRAM device with aluminum metallization layersUS6618295Jun 29, 2001Sep 9, 2003Matrix Semiconductor, Inc.Method and apparatus for biasing selected and unselected array lines when writing a memory arrayUS6627530Dec 22, 2000Sep 30, 2003Matrix Semiconductor, Inc.Patterning three dimensional structuresUS6631085Jun 29, 2001Oct 7, 2003Matrix Semiconductor, Inc.Three-dimensional memory array incorporating serial chain diode stackUS6635556May 17, 2001Oct 21, 2003Matrix Semiconductor, Inc.Method of preventing autodopingUS6642603Jun 27, 2002Nov 4, 2003Matrix Semiconductor, Inc.Same conductivity type highly-doped regions for antifuse memory cellUS6664639Dec 22, 2000Dec 16, 2003Matrix Semiconductor, Inc.Contact and via structure and method of fabricationUS6677220Mar 12, 2003Jan 13, 2004Hewlett-Packard Development Company, L.P.Antifuse structure and method of makingUS6689644Apr 22, 2002Feb 10, 2004Matrix Semiconductor, Inc.Vertically-stacked, field-programmable, nonvolatile memory and method of fabricationUS6693823Jan 2, 2002Feb 17, 2004Intel CorporationMinimization of metal migration in magnetic random access memoryUS6735104May 16, 2003May 11, 2004Matrix Semiconductor, Inc.Memory device with row and column decoder circuits arranged in a checkerboard pattern under a plurality of memory arraysUS6768665Aug 5, 2002Jul 27, 2004Intel CorporationRefreshing memory cells of a phase change material memory deviceUS6777773Jun 27, 2002Aug 17, 2004Matrix Semiconductor, Inc.Memory cell with antifuse layer formed at diode junctionUS6784517Sep 24, 2002Aug 31, 2004Matrix Semiconductor, Inc.Three-dimensional memory array incorporating serial chain diode stackUS6853049Mar 13, 2002Feb 8, 2005Matrix Semiconductor, Inc.Silicide-silicon oxide-semiconductor antifuse device and method of makingUS6856572Nov 27, 2002Feb 15, 2005Matrix Semiconductor, Inc.Multi-headed decoder structure utilizing memory array line driver with dual purpose driver deviceUS6879505Mar 31, 2003Apr 12, 2005Matrix Semiconductor, Inc.Word line arrangement having multi-layer word line segments for three-dimensional memory arrayUS6889307Nov 16, 2001May 3, 2005Matrix Semiconductor, Inc.Integrated circuit incorporating dual organization memory arrayUS6946719Dec 3, 2003Sep 20, 2005Matrix Semiconductor, IncSemiconductor device including junction diode contacting contact-antifuse unit comprising silicideUS6951780Dec 18, 2003Oct 4, 2005Matrix Semiconductor, Inc.Selective oxidation of silicon in diode, TFT, and monolithic three dimensional memory arraysUS6952030May 26, 2004Oct 4, 2005Matrix Semiconductor, Inc.High-density three-dimensional memory cellUS6960495May 26, 2004Nov 1, 2005Matrix Semiconductor, IncMethod for making contacts in a high-density memoryUS6984561May 26, 2004Jan 10, 2006Matrix Semiconductor, Inc.Method for making high density nonvolatile memoryUS6995422May 26, 2004Feb 7, 2006Matrix Semiconductor, Inc.High-density three-dimensional memoryUS7009275May 26, 2004Mar 7, 2006Matrix Semiconductor, Inc.Method for making high density nonvolatile memoryUS7026212May 26, 2004Apr 11, 2006Matrix Semiconductors, Inc.Method for making high density nonvolatile memoryUS7038248Feb 15, 2002May 2, 2006Sandisk CorporationDiverse band gap energy level semiconductor deviceUS7081377Jun 27, 2002Jul 25, 2006Sandisk 3D LlcThree-dimensional memoryUS7092286Sep 8, 2005Aug 15, 2006Ovonyx, Inc.Electrically programmable memory element with reduced area of contactUS7115967Sep 18, 2003Oct 3, 2006Sandisk 3D LlcThree-dimensional memoryUS7172840Dec 5, 2003Feb 6, 2007Sandisk CorporationPhotomask features with interior nonprinting window using alternating phase shiftingUS7224013Sep 29, 2004May 29, 2007Sandisk 3D LlcJunction diode comprising varying semiconductor compositionsUS7238607Sep 28, 2005Jul 3, 2007Sandisk 3D LlcMethod to minimize formation of recess at surface planarized by chemical mechanical planarizationUS7259038Jan 19, 2005Aug 21, 2007Sandisk CorporationForming nonvolatile phase change memory cell having a reduced thermal contact areaUS7265049Aug 31, 2005Sep 4, 2007Sandisk 3D LlcUltrathin chemically grown oxide film as a dopant diffusion barrier in semiconductor devicesUS7285464Dec 17, 2004Oct 23, 2007Sandisk 3D LlcNonvolatile memory cell comprising a reduced height vertical diodeUS7307013Jun 30, 2004Dec 11, 2007Sandisk 3D LlcNonselective unpatterned etchback to expose buried patterned featuresUS7351992Aug 15, 2007Apr 1, 2008Sandisk CorporationForming nonvolatile phase change memory cell having a reduced thermal contact areaUS7423304Dec 5, 2003Sep 9, 2008Sandisck 3D LlcOptimization of critical dimensions and pitch of patterned features in and above a substrateUS7474000Dec 5, 2003Jan 6, 2009Sandisk 3D LlcHigh density contact to relaxed geometry layersUS7511352May 19, 2003Mar 31, 2009Sandisk 3D LlcRail Schottky device and method of makingUS7517796Feb 17, 2005Apr 14, 2009Sandisk 3D LlcMethod for patterning submicron pillarsUS7557405Jul 7, 2009Sandisk 3D LlcHigh-density nonvolatile memoryUS7560339Jul 14, 2009Sandisk 3D LlcNonvolatile memory cell comprising a reduced height vertical diodeUS20020028541Aug 13, 2001Mar 7, 2002Lee Thomas H.Dense arrays and charge storage devices, and methods for making sameUS20030002331Jun 29, 2001Jan 2, 2003Eungjoon ParkProgramming a phase-change memory with slow quench timeUS20030002338Aug 20, 2002Jan 2, 2003Daniel XuBiasing scheme of floating unselected wordlines and bitlines of a diode-based memory arrayUS20030025176Sep 26, 2002Feb 6, 2003Vivek SubramanianThermal processing for three dimensional circuitsUS20030053332Jun 29, 2001Mar 20, 2003Bendik KlevelandThree-dimensional memory array incorporating serial chain diode stackUS20030164491Feb 15, 2002Sep 4, 2003Lee Thomas H.Diverse band gap energy level semiconductor deviceUS20040002186Jun 27, 2002Jan 1, 2004Vyvoda Michael A.Electrically isolated pillars in active devicesUS20040051094Mar 18, 2003Mar 18, 2004Mitsubishi Denki Kabushiki KaishaNon-volatile semiconductor memory device allowing shrinking of memory cellUS20040114413Dec 13, 2002Jun 17, 2004Parkinson Ward D.Memory and access devicesUS20040179398Mar 25, 2004Sep 16, 2004Bendik KlevelandMethod for programming a three-dimensional memory array incorporating serial chain diode stackUS20050012119May 26, 2004Jan 20, 2005Matrix SemiconductorMethod for making high density nonvolatile memoryUS20050026334May 17, 2004Feb 3, 2005Matrix Semiconductor, Inc.Vertically stacked, field programmable, nonvolatile memory and method of fabricationUS20050052915Sep 29, 2004Mar 10, 2005Matrix Semiconductor, Inc.Nonvolatile memory cell without a dielectric antifuse having high- and low-impedance statesUS20050098800Dec 17, 2004May 12, 2005Matrix Semiconductor, Inc.Nonvolatile memory cell comprising a reduced height vertical diodeUS20050121743Sep 29, 2004Jun 9, 2005Matrix Semiconductor, Inc.Memory cell comprising a semiconductor junction diode crystallized adjacent to a silicideUS20050158950Jan 19, 2005Jul 21, 2005Matrix Semiconductor, Inc.Non-volatile memory cell comprising a dielectric layer and a phase change material in seriesUS20050221200Apr 1, 2004Oct 6, 2005Matrix Semiconductor, Inc.Photomask features with chromeless nonprinting phase shifting windowUS20050226067Jun 8, 2005Oct 13, 2005Matrix Semiconductor, Inc.Nonvolatile memory cell operating by increasing order in polycrystalline semiconductor materialUS20060067117Sep 29, 2004Mar 30, 2006Matrix Semiconductor, Inc.Fuse memory cell comprising a diode, the diode serving as the fuse elementUS20060097343Dec 15, 2004May 11, 2006Ward ParkinsonProgrammable matrix array with phase-change materialUS20060157679Jan 19, 2005Jul 20, 2006Matrix Semiconductor, Inc.Structure and method for biasing phase change memory array for reliable writingUS20060157682Jan 19, 2005Jul 20, 2006Matrix Semiconductor, Inc.Write-once nonvolatile phase change memory arrayUS20060157683Jan 19, 2005Jul 20, 2006Matrix Semiconductor, Inc.Nonvolatile phase change memory cell having a reduced thermal contact areaUS20060203541Mar 18, 2003Sep 14, 2006Haruki TodaPhase change memory deviceUS20060249753May 9, 2005Nov 9, 2006Matrix Semiconductor, Inc.High-density nonvolatile memory array fabricated at low temperature comprising semiconductor diodesUS20070235708Mar 30, 2006Oct 11, 2007International Business Machines CorporationProgrammable via structure for three dimensional integration technologyUS20080002457Jun 12, 2007Jan 3, 2008Kabushiki Kaisha ToshibaResistance change memory deviceUS20080106931Dec 17, 2007May 8, 2008Kabushiki Kaisha ToshibaPhase change memory deviceUS20080316795Jun 25, 2007Dec 25, 2008Sandisk 3D LlcMethod of making nonvolatile memory device containing carbon or nitrogen doped diodeUS20080316808Jun 25, 2007Dec 25, 2008Sandisk 3D LlcNonvolatile memory device containing carbon or nitrogen doped diodeUSRE37259Nov 8, 1999Jul 3, 2001Energy Conversion Devices, Inc.Multibit single cell memory element having tapered contactWO2004084228A1Mar 18, 2003Sep 30, 2004Kabushiki Kaisha ToshibaPhase change memory deviceWO2004090984A1Apr 3, 2003Oct 21, 2004Kabushiki Kaisha ToshibaPhase change memory deviceWO2007046883A1Jun 6, 2006Apr 26, 2007Sandisk 3D LlcOne-time programmable crosspoint memory with a diode as an antifuse* Cited by examinerNon-Patent CitationsReference1Akerman, "Toward a Universal Memory," Apr. 22, 2005, vol. 308, Science, 508-510.2Argument and Amendment dated Feb. 10, 2011, Japanese Patent Application No. 2007-552166.3Ashua, T. et al. "Ultrathin silicon dioxide layers with a low leakage current density formed by chemical oxidation of Si," Applied Physics Letters, vol. 81, No. 18 (Oct. 28, 2002), 3410-3412.4Babcock, J.A., et al., "Polysilicon Resistor Trimming for Packaged Integrated Circuits," IEDM 93 (1993), 247-250.5Chen, "An Access-Transistor-Free (OT/1 R) Non-Volatile Resistance Random Access Memory (RRAM) Using a Novel Threshold Switching, Self-Rectifying Chalcogenide Device," IEDM Technical Digest 37.4, pp. 905-908 c 2003 (2003), 905-908.6Chinese Office Action dated Sep. 11, 2009 in Chinese Application No. 200680006301.9.7Ellis, K.A., et al., "Phosphorus Diffusion Oxide and Oxynitride Gate Dielectrics," Electrochem, Sol. St. Lett 2 (1999), 516-518.8English Translation of Notice of Reasons for Rejection, Aug. 17, 2010, Japanese Patent Application No. 2007-552166.9Feldbaumer, D.W. et al., "Theory and Application of Polysilicon Resistor Trimming," Solid-State Electronics, vol. 38 11, (1995), 1861-1869.10Ha, "An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption," 2003 Symposium on VLSI Technology, Digest of Technical Papers (Jun. 2003), 175-176.11Hamada, T. et al., "Thin Inter-Polyoxide Films of Flash Memories Grown at Low Temperature (400�C) by Oxygen Radicals," IEEE Elect. Dev. Lett. vol. 22, No. 9, (Sep. 2001), 423-425.12Horii, "A Novel Cell Technology Using N-doped GeSbTe Films for Phas Change RAM," Symposium on VLSI Technology Digest of Technical Papers (Jun. 2003), 177-178.13Hwang, "Writing Current Reduction for High-density Phase-change RAM," Advanced Technology Development and Process Development Semiconductor R&D Div., Samsung Electronics Co., Ltd., IEDM Technical Digest 37.1 c 2003 IEEE (2003).14International Search Report and Written Opinion of the International Searching Authority dated Aug. 8, 2007 in PCT Application No. PCT/US2006/00776.15Korean Office Action dated Feb. 26, 2010, Korean Patent Application No. 10-2007-7018952.16Korean Office Action dated Jun. 25, 2009 in Korean Patent Application No. 7018952/2007.17Lai, "Current Status of the Phase Change Memory and its Future," Intel Corp., RN2-05, IEDM Technical Digest 10.1, c. 2003 IEEE (2003).18Lai, "OUM-A 180 nm Nonvolatile Memory Cell Element Technology for Stand Alone an dEmbedded Applications," Intel Corp., 36.5 c. 2001 IEEE (2001).19M. Gill et al., "Ovonic Unified Memory-A High-Performance Nonvolatile Memory Technology for Stand-Alone Memory and Embedded Applications," Solid-State Circuits Conference, Digest of Technical Papers IEEE ISSCC, 2002, pp. 202-459, vol. 1.20M. Gill et al., "Ovonic Unified Memory—A High-Performance Nonvolatile Memory Technology for Stand-Alone Memory and Embedded Applications," Solid-State Circuits Conference, Digest of Technical Papers IEEE ISSCC, 2002, pp. 202-459, vol. 1.21Mahan, J.E., "Threshold and Memory Switching in Polycrystalline Silicon," Applied Physics Letter, 41, 5. (Sep. 1982) 479-481.22Malhotra, et al., "Fundamentals of Memory Switching in Vertical Polycrystalline Silicon Structures," IEEE Transactions on Electron Devices, ED-32 (11), 2441, (1985).23Malhotra, Vinod, et al., "An Electrothermal Model of Memory Switching in A12 Vertical Polycrystalline Silicon Structures," IEEE Transactions on Electron Devices vol. 35 9 (Sep. 1988), 1514-1523.24Notice of allowance dated Aug. 19, 2010, U.S. Appl. No. 11/930,620.25Notice of Allowance dated Aug. 23, 2007, U.S. Appl. No. 11/040,262.26Notice of Reasons for Rejection, Aug. 2010, Japanese Patent Application No. 2007-552166.27Nutzel, J.F., et al., "Comparison of P and Sb as n-dopants for Si molecular beam epitaxy," J. Appl. Phys. 78 (2), (Jul. 15, 1995), 937-940.28Office Action dated Apr. 15, 2007, U.S. Appl. No. 11/040,262.29Office Action dated Apr. 5, 2007, U.S. Appl. No. 11/040,262.30Office Action dated Mar. 24, 2010, U.S. Appl. No. 11/930,620.31Office Action dated May 11, 2007, U.S. Appl. No. 11/040,262.32Office Action dated Oct. 28, 2009, U.S. Appl. No. 11/930,620.33Office Action dated Sep. 19, 2006, U.S. Appl. No. 11/040,262.34Ovshinsky, "Innovation Providing New Multiple Functions in Phase-Change Materials to Achieve Cognitive Computing," Energy Conversion Devices, published about Dec. 14, 2002 by Energy Conversion Devices, 2956 Waterview Dr Rochester Hills MI 48309 (Dec. 14, 2002), 1-12.35Park, B., et al., "Study of contact resistance in in-situ phosphorus layer doped Si deposition process," Electrochemical Society Proceedings 99-31, (1999), 34-45.36PCT International Preliminary Report on Patentability, Dec. 11, 2007, PCT Patent Application No. PCT/US06/022023.37PCT International Search Report, Sep. 21, 2006, PCT Patent Application No. PCT/US06/022023.38PCT Written Opinion of the International Searching Authority, Sep. 21, 2006, PCT Patent Application No. PCT/US06/022023.39Raider, S. I., et al., "Abstract: Stoichiometry of SiO2/Si interfacial regions: I. Ultrathin oxide films," J. Vac. Sci. Tech. vol. 13, No. 1, (Jan./Feb./76), 58.40Response to Chinese Office Action dated Jan. 8, 2010 in Chinese Application No. 200680006301.9.41Response to Korean Office Action dated May 26, 2010, Korean Patent Application No. 10-2007-7018952.42Response to Korean Office Action filed Oct. 26, 2009 in Korean Application No. 7018952/2007.43Response to Office Action dated Apr. 12, 2007, U.S. Appl. No. 11/040,262.44Response to Office Action dated Aug. 6, 2007, U.S. Appl. No. 11/040,262.45Response to Office Action dated Jan. 19, 2007, U.S. Appl. No. 11/040,262.46Response to Office Action dated Jan. 28, 2010, U.S. Appl. No. 11/930,620.47Response to Office Action dated Jul. 26, 2010, U.S. Appl. No. 11/930,620.48Response to Office Action dated Mar. 29, 2007, U.S. Appl. No. 11/040,262.49Singh, D.V., et al., "Abrupt phosphorus profiles in S: Effects of temperature and substitutional carbon on phosphorus autodoping," Journal of the Electrochemical Society, 150, (2003), G553-G556.50Takaura, "A GeSbTe Phase-Change memory Cell Featuring a Tungsten Heater Electrode for Low-Power, Highly Stable, and Short-Read-Cycle Operations," Central Research Laboratory, Hitachi Ltd., IEDM 37.2 c 2003 IEEE, (2003).51U.S. Appl. No. 10/326,470, filed Dec. 19, 2002 by Herner, now abandoned.52Yi, "Novel Cell Structure of PRAM with thin metal layer inserted GeSbTe," Process Development, Advanced Technology development CAE Teams, Advanced Process Development PT, Semiconductor R&D Division, Samsung Electronics Co. Ltd., IEDM Technical Digest 37.3 c. 2003, IEEE (2003), n/a.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8208286 *Aug 23, 2010Jun 26, 2012Semiconductor Manufacturing International (Shanghai) CorporationGreen transistor for resistive random access memory and method of operating the sameUS8284589 *Nov 2, 2010Oct 9, 2012Sandisk 3D LlcSingle device driver circuit to control three-dimensional memory element arrayUS8351241 *Jun 29, 2010Jan 8, 2013The Regents Of The University Of MichiganRectification element and method for resistive switching for non volatile memory deviceUS8374018Feb 12, 2013Crossbar, Inc.Resistive memory using SiGe materialUS8391049Mar 5, 2013Crossbar, Inc.Resistor structure for a non-volatile memory device and methodUS8394670Mar 12, 2013Crossbar, Inc.Vertical diodes for non-volatile memory deviceUS8404553Aug 23, 2010Mar 26, 2013Crossbar, Inc.Disturb-resistant non-volatile memory device and methodUS8441835May 14, 2013Crossbar, Inc.Interface control for improved switching in RRAMUS8450209May 28, 2013Crossbar, Inc.p+ Polysilicon material on aluminum for non-volatile memory device and methodUS8450710May 27, 2011May 28, 2013Crossbar, Inc.Low temperature p+ silicon junction material for a non-volatile memory deviceUS8467227Nov 4, 2011Jun 18, 2013Crossbar, Inc.Hetero resistive switching material layer in RRAM device and methodUS8492195Aug 23, 2010Jul 23, 2013Crossbar, Inc.Method for forming stackable non-volatile resistive switching memory devicesUS8519485May 7, 2012Aug 27, 2013Crossbar, Inc.Pillar structure for memory device and methodUS8558212Sep 29, 2010Oct 15, 2013Crossbar, Inc.Conductive path in switching material in a resistive random access memory device and controlUS8599601Feb 15, 2013Dec 3, 2013Crossbar, Inc.Interface control for improved switching in RRAMUS8648327Nov 16, 2012Feb 11, 2014Crossbar, Inc.Stackable non-volatile resistive switching memory devicesUS8658476Apr 20, 2012Feb 25, 2014Crossbar, Inc.Low temperature P+ polycrystalline silicon material for non-volatile memory deviceUS8659929Jun 30, 2011Feb 25, 2014Crossbar, Inc.Amorphous silicon RRAM with non-linear device and operationUS8659932Sep 10, 2012Feb 25, 2014Sandisk 3D LlcSingle device driver circuit to control three-dimensional memory element arrayUS8659933May 29, 2013Feb 25, 2014Crossbar, Inc.Hereto resistive switching material layer in RRAM device and methodUS8716098Mar 9, 2012May 6, 2014Crossbar, Inc.Selective removal method and structure of silver in resistive switching device for a non-volatile memory deviceUS8750019Dec 21, 2012Jun 10, 2014Crossbar, Inc.Resistive memory using SiGe materialUS8750020Jan 7, 2013Jun 10, 2014The Regents Of The University Of MichiganResistive switching for non volatile memory device using an integrated breakdown elementUS8765566May 10, 2012Jul 1, 2014Crossbar, Inc.Line and space architecture for a non-volatile memory deviceUS8791010Dec 29, 2011Jul 29, 2014Crossbar, Inc.Silver interconnects for stacked non-volatile memory device and methodUS8796658May 7, 2012Aug 5, 2014Crossbar, Inc.Filamentary based non-volatile resistive memory device and methodUS8809831Mar 30, 2012Aug 19, 2014Crossbar, Inc.On/off ratio for non-volatile memory device and methodUS8815696Dec 29, 2011Aug 26, 2014Crossbar, Inc.Disturb-resistant non-volatile memory device using via-fill and etchback techniqueUS8884261Aug 23, 2010Nov 11, 2014Crossbar, Inc.Device switching using layered device structureUS8889521Sep 14, 2012Nov 18, 2014Crossbar, Inc.Method for silver deposition for a non-volatile memory deviceUS8912523Apr 25, 2013Dec 16, 2014Crossbar, Inc.Conductive path in switching material in a resistive random access memory device and controlUS8930174Mar 31, 2011Jan 6, 2015Crossbar, Inc.Modeling technique for resistive random access memory (RRAM) cellsUS8934280Feb 6, 2013Jan 13, 2015Crossbar, Inc.Capacitive discharge programming for two-terminal memory cellsUS8946046May 2, 2012Feb 3, 2015Crossbar, Inc.Guided path for forming a conductive filament in RRAMUS8946669Aug 15, 2012Feb 3, 2015Crossbar, Inc.Resistive memory device and fabrication methodsUS8946673Aug 24, 2012Feb 3, 2015Crossbar, Inc.Resistive switching device structure with improved data retention for non-volatile memory device and methodUS8947908Jun 17, 2013Feb 3, 2015Crossbar, Inc.Hetero-switching layer in a RRAM device and methodUS8982605 *Sep 23, 2014Mar 17, 2015SK Hynix Inc.Phase change memory device having multi-level and method of driving the sameUS8982647Nov 14, 2012Mar 17, 2015Crossbar, Inc.Resistive random access memory equalization and sensingUS8993397Aug 27, 2013Mar 31, 2015Crossbar, Inc.Pillar structure for memory device and methodUS9012307Jul 13, 2010Apr 21, 2015Crossbar, Inc.Two terminal resistive switching device structure and method of fabricatingUS9035276Feb 7, 2014May 19, 2015Crossbar, Inc.Stackable non-volatile resistive switching memory deviceUS9036400Nov 5, 2013May 19, 2015Crossbar, Inc.Method and structure of monolithically integrated IC and resistive memory using IC foundry-compatible processesUS9048658Apr 30, 2014Jun 2, 2015The Regents Of The University Of MichiganResistive switching for non volatile memory device using an integrated breakdown elementUS9087576Mar 29, 2012Jul 21, 2015Crossbar, Inc.Low temperature fabrication method for a three-dimensional memory device and structureUS9112145Jan 31, 2013Aug 18, 2015Crossbar, Inc.Rectified switching of two-terminal memory via real time filament formationUS9129887Jan 11, 2013Sep 8, 2015Crossbar, Inc.Resistor structure for a non-volatile memory device and methodUS9153623Dec 29, 2011Oct 6, 2015Crossbar, Inc.Thin film transistor steering element for a non-volatile memory deviceUS9191000Jan 28, 2014Nov 17, 2015Crossbar, Inc.Field programmable gate array utilizing two-terminal non-volatile memoryUS9252191Jul 22, 2011Feb 2, 2016Crossbar, Inc.Seed layer for a p+ silicon germanium material for a non-volatile memory device and methodUS9312483Sep 24, 2012Apr 12, 2016Crossbar, Inc.Electrode structure for a non-volatile memory device and methodUS9324942Jan 31, 2013Apr 26, 2016Crossbar, Inc.Resistive memory cell with solid state diodeUS20110063888 *Mar 17, 2011Semiconductor Manufacturing International (Shanghai) CorporationGreen Transistor for Resistive Random Access Memory and Method of Operating the SameUS20110317470 *Jun 29, 2010Dec 29, 2011The Regents Of The University Of MichiganRectification element and method for resistive switching for non volatile memory deviceUS20120044733 *Nov 2, 2010Feb 23, 2012Sandisk 3D LlcSingle Device Driver Circuit to Control Three-Dimensional Memory Element ArrayUS20150009752 *Sep 23, 2014Jan 8, 2015SK Hynix Inc.Phase change memory device having multi-level and method of driving the same* Cited by examinerClassifications U.S. Classification365/148, 365/189.16, 365/163International ClassificationG11C7/00, G11C11/00Cooperative ClassificationG11C11/21, G11C13/0004, G11C2013/009, G11C13/0069, G11C2213/72, G11C13/0038, H01L27/2463, H01L27/2409, H01L27/2481, G11C13/0023, G11C2213/71European ClassificationG11C13/00R25W, G11C13/00R1, G11C13/00R25PLegal EventsDateCodeEventDescriptionNov 23, 2010ASAssignmentOwner name: SANDISK 3D LLC, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:025400/0986Effective date: 20060113Owner name: MATRIX SEMICONDUCTOR, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SCHEUERLEIN, ROY E.;REEL/FRAME:025400/0972Effective date: 20050209May 29, 2012CCCertificate of correctionSep 4, 2015REMIMaintenance fee reminder mailedJan 24, 2016LAPSLapse for failure to pay maintenance feesMar 15, 2016FPExpired due to failure to pay maintenance feeEffective date: 20160124Mar 30, 2016ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK 3D LLC.;REEL/FRAME:038300/0665Effective date: 20160324Apr 25, 2016ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASFree format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT LISTED PATENT NUMBER 8853569 TO THE CORRECT PATENT NUMBER 8883569 PREVIOUSLY RECORDED ON REEL 038300 FRAME 0665. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANDISK 3D LLC;REEL/FRAME:038520/0552Effective date: 20160324RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services