Source: http://www.google.com/patents/US20050199933?dq=6,563,928
Timestamp: 2014-07-14 08:25:34
Document Index: 745705792

Matched Legal Cases: ['Application No. 2004', 'art 1', 'art 2', 'art 3', 'art 1', 'art 2', 'art 3', 'art 4', 'art 1', 'art 2']

Patent US20050199933 - Capacitor and method for fabricating the same, and semiconductor device and ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign in<nobr>Advanced Patent Search</nobr>PatentsThe semiconductor device comprises a device isolation region 14 formed in a semiconductor substrate 10, a lower electrode 16 formed in a device region 12 defined by the device isolation region and formed of an impurity diffused layer, a dielectric film 18 of a thermal oxide film formed on the lower electrode,...http://www.google.com/patents/US20050199933?utm_source=gb-gplus-sharePatent US20050199933 - Capacitor and method for fabricating the same, and semiconductor device and method for fabricating the sameAdvanced Patent SearchPublication numberUS20050199933 A1Publication typeApplicationApplication numberUS 10/924,956Publication dateSep 15, 2005Filing dateAug 25, 2004Priority dateMar 15, 2004Also published asUS7843034, US20110037110, US20120302033Publication number10924956, 924956, US 2005/0199933 A1, US 2005/199933 A1, US 20050199933 A1, US 20050199933A1, US 2005199933 A1, US 2005199933A1, US-A1-20050199933, US-A1-2005199933, US2005/0199933A1, US2005/199933A1, US20050199933 A1, US20050199933A1, US2005199933 A1, US2005199933A1InventorsMakoto Yasuda, Akiyoshi Watanabe, Yoshihiro MatsuokaOriginal AssigneeFujitsu LimitedExport CitationBiBTeX, EndNote, RefManReferenced by (4), Classifications (15), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetCapacitor and method for fabricating the same, and semiconductor device and method for fabricating the sameUS 20050199933 A1Abstract The semiconductor device comprises a device isolation region 14 formed in a semiconductor substrate 10, a lower electrode 16 formed in a device region 12 defined by the device isolation region and formed of an impurity diffused layer, a dielectric film 18 of a thermal oxide film formed on the lower electrode, an upper electrode 20 formed on the dielectric film, an insulation layer 26 formed on the semiconductor substrate, covering he upper electrode, a first conductor plug 30 a buried in a first contact hole 28 a formed down to the lower electrode, and a second conductor plug 30 b buried in a second contact hole 28 b formed down to the upper electrode, the upper electrode being not formed in the device isolation region. The upper electrode 20 is not formed in the device isolation region 14, whereby the short-circuit between the upper electrode 20 and the lower electrode 16 in the cavity can be prevented. Thus, a capacitor of high reliability can be provided. Images(16) Claims(20)
1. A capacitor comprising: a device isolation region formed on a semiconductor substrate; a lower electrode formed in a device region defined by the device isolation region, and formed of an impurity diffused layer; a dielectric film formed of a thermal oxide film formed over the lower electrode; an upper electrode formed over the dielectric film; an insulation layer formed over the semiconductor substrate, covering the upper electrode; a first conductor plug buried in a first contact hole which is down to the lower electrode; and a second conductor plug buried in a second contact hole which is down to the upper electrode, the upper electrode being not formed over the device isolation region. 2. A capacitor according to claim 1, wherein a cavity is formed in the device isolation region near the device region. 3. A capacitor according to claim 1, wherein the device isolation region is buried in a trench formed in the semiconductor substrate. 4. A capacitor according to claim 1, wherein a peak value of a impurity concentration in the lower electrode is 1�1020 cm−3 or more. 5. A capacitor according to claim 1, further comprising an etching stopper film formed below the insulation layer and having etching characteristics different from those of the insulation layer. 6. A capacitor according to claim 1, wherein the semiconductor substrate is a silicon substrate, and the upper electrode is formed of polysilicon. 7. A semiconductor device comprising: a device isolation region formed in a semiconductor substrate; a transistor including a gate insulation film formed of a thermal oxide film formed in a first device region defined by the device isolation region, and a gate electrode formed over the gate insulation film and the device isolation region; a capacitor including a lower electrode formed in a second device region defined by the device isolation region, a dielectric film formed over the lower electrode and formed of a thermal oxide film thicker than the gate insulation film; and an upper electrode formed over the dielectric film; an insulation film formed over the semiconductor substrate, covering the transistor and the capacitor; a first conductor plug buried in a first contact hole which is down to the lower electrode; a second conductor plug buried in a second contact hole which is down to the upper electrode; and a third conductor plug buried in a third contact hole which is down to the gate electrode, the upper electrode of the capacitor being not formed over the device isolation region. 8. A semiconductor device according to claim 7, wherein a cavity is formed in the device isolation region near the second device region. 9. A semiconductor device according to claim 7, wherein the device isolation region is buried in a trench formed in the semiconductor substrate. 10. A semiconductor device according to claim 7, wherein a peak value of a impurity concentration in the lower electrode is 1�1020 cm−3 or more. 11. A semiconductor device according to claim 7, further comprising an etching stopper film formed below the insulation layer and having etching characteristics different from those of the insulation layer. 12. A semiconductor device according to claim 7, wherein the semiconductor substrate is a silicon substrate, and the upper electrode is formed of polysilicon. 13. A method for fabricating a capacitor comprising the steps of: forming a device isolation region in a semiconductor substrate; forming a sacrifice oxidation film on the surface of the device region defined by the device isolation region; implanting an impurity in a region containing the device region to form a lower electrode of an impurity diffused layer: etching off the sacrifice oxidation film; forming a dielectric film on the surface of the impurity diffused layer by thermal oxidation; forming an upper electrode over the dielectric film; forming an insulation layer, covering the upper electrode; etching the insulation layer to form a first contact hole down to the lower electrode and a second contact hole down to the upper electrode; and burying the first conductor plug in the first contact hole and burying the second conductor plug in the second contact hole, in the step of forming the upper electrode, the upper electrode is not formed over the device isolation region. 14. A method for fabricating a capacitor according to claim 13, wherein the step of forming the device isolation region includes the step of forming a trench in the semiconductor substrate, the step of forming another insulation layer in the trench and over the semiconductor substrate, and the step of polishing said another insulation layer except in the trench to form the device isolation region of said another insulation layer. 15. A method for fabricating a capacitor according to claim 13, wherein in the step of forming the lower electrode, the impurity is implanted with a peak value thereof being 1�1020 cm−3 or more. 16. A method for fabricating a capacitor according to claim 13, which further comprises, after the step of forming the upper electrode and before the step of forming the insulation layer, the step of forming an etching stopper film having etching characteristics different from those of the insulation layer, covering the upper electrode, and in which the step of forming the first contact hole and the second contact hole includes the step of etching the insulation layer at a high selectivity ratio to the etching stopper film to form the first contact hole and the second contact hole down to the etching stopper film, and the step of etching off the etching stopper film exposed in the first contact hole and the second contact hole to form the first contact hole down to the upper electrode and the second contact hole down to the lower electrode. 17. A method for fabricating a semiconductor device comprising the steps of: forming a device isolation region in a semiconductor substrate; forming a sacrifice oxidation film on the surface of a device region defined by the device isolation region and the surface of another device region defined by the device isolation region; implanting an impurity into a region containing said another device region to form a lower electrode of a impurity diffused layer; etching off the sacrifice oxidation film; forming a gate insulation film on the surface of the device region, and a dielectric film thicker than the gate insulation film on the surface of the impurity diffused layer, by thermal oxidation; forming a gate electrode over the gate insulation film and the device isolation region, and an upper electrode over the dielectric film; forming an insulation layer, covering the gate electrode and the upper electrode; etching the insulation layer to form a first contact hole down to the lower electrode, a second contact hole down to the first electrode and a third contact hole down to the gate electrode; and burying a first conductor plug, a second conductor plug and a third conductor plug respectively in the first contact hole, the second contact hole and the third contact hole, in the step of forming the upper electrode, the upper electrode being not formed over the device isolation region. 18. A method for fabricating a capacitor according to claim 17, wherein the step of forming the device isolation region includes the step of forming a trench in the semiconductor substrate, the step of forming another insulation layer in the trench and over the semiconductor substrate, and the step of polishing said another insulation layer except in the trench to form the device isolation region of said another insulation layer. 19. A method for fabricating a capacitor according to claim 17, wherein in the step of forming the lower electrode, the impurity is implanted with a peak value thereof being 1�1020 cm−3 or more. 20. A method for fabricating a capacitor according to claim 17, which further comprises, after the step of forming the gate electrode and the upper electrode, and before the step of forming the insulation layer, the step of forming an etching stopper film having etching characteristics different from those of the insulation layer, covering the gate electrode and the upper electrode, and in which the step of forming the first contact hole, the second contact hole and the third contact hole includes the step of etching the insulation layer at a high selectivity ratio to the etching stopper film to form the first contact hole, the second contact hole and the third contact hole down to the etching stopper film, and the step of etching off the etching stopper film exposed in the first contact hole, second contact hole and the third contact hole to form the first contact hole down to the upper electrode, the second contact hole down to the lower electrode and the third contact hole down to the gate electrode. Description
CROSS-REFERENCE TO RELATED APPLICATION This application is based upon and claims priority of Japanese Patent Application No. 2004-73018, filed on Mar. 15, 2004, the contents being incorporated herein by reference. BACKGROUND OF THE INVENTION The present invention relates to a capacitor and a method for fabricating the capacitor, and a semiconductor device including the capacitor and a method for fabricating the semiconductor device. Recently, semiconductor devices including semiconductor elements, such as transistors, etc., and capacitors formed on one and the same substrates are noted. For example, a capacitor comprising a lower electrode of a heavily doped impurity diffused layer buried in a semiconductor substrate, a dielectric film formed by thermally oxidizing the surface of the semiconductor substrate, and an upper electrode formed on the dielectric film is known. A semiconductor device having semiconductor elements and the capacitors formed on one and the same substrate can remove noises by the capacitors without leading the interconnections outside the semiconductor device and accordingly can realize more stable operation. Following references disclose the background art of the present invention. [Patent Reference 1]
Specification of Japanese Patent Application Unexamined Publication No. 2003-218224 [Patent Reference 2]
Specification of Japanese Patent Application Unexamined Publication No. 2003-60097 [Patent Reference 3]
Specification of Japanese Patent No. 2826149 However, such capacitors do not have high reliability. SUMMARY OF THE INVENTION An object of the present invention is to provide a capacitor of high reliability and a method for fabricating the capacitor, a semiconductor device using the capacitor and a method for fabricating the semiconductor device. According to one aspect of the present invention, there is provided a capacitor comprising: a device isolation region formed on a semiconductor substrate; a lower electrode formed in a device region defined by the device isolation region, and formed of an impurity diffused layer; a dielectric film formed of a thermal oxide film formed over the lower electrode; an upper electrode formed over the dielectric film; an insulation layer formed over the semiconductor substrate, covering the upper electrode; a first conductor plug buried in a first contact hole which is down to the lower electrode; and a second conductor plug buried in a second contact hole which is down to the upper electrode, the upper electrode being not formed over the device isolation region. According to another aspect of the present invention, there is provided a semiconductor device comprising: a device isolation region formed in a semiconductor substrate; a transistor including a gate insulation film formed of a thermal oxide film formed in a first device region defined by the device isolation region, and a gate electrode formed over the gate insulation film and the device isolation region; a capacitor including a lower electrode formed in a second device region defined by the device isolation region, a dielectric film formed over the lower electrode and formed of a thermal oxide film thicker than the gate insulation film; and an upper electrode formed over the dielectric film; an insulation film formed over the semiconductor substrate, covering the transistor and the capacitor; a first conductor plug buried in a first contact hole which is down to the lower electrode; a second conductor plug buried in a second contact hole which is down to the upper electrode; and a third conductor plug buried in a third contact hole which is down to the gate electrode, the upper electrode of the capacitor being not formed over the device isolation region. According to further another aspect of the present invention, there is provided a method for fabricating a capacitor comprising the steps of: forming a device isolation region in a semiconductor substrate; forming a sacrifice oxidation film on the surface of the device region defined by the device isolation region; implanting an impurity in a region containing the device region to form a lower electrode of an impurity diffused layer: etching off the sacrifice oxidation film; forming a dielectric film on the surface of the impurity diffused layer by thermal oxidation; forming an upper electrode over the dielectric film; forming an insulation layer, covering the upper electrode; etching the insulation layer to form a first contact hole down to the lower electrode and a second contact hole down to the upper electrode; and burying the first conductor plug in the first contact hole and burying the second conductor plug in the second contact hole, in the step of forming the upper electrode, the upper electrode is not formed over the device isolation region. According to further another aspect of the present invention, there is provided a method for fabricating a semiconductor device comprising the steps of: forming a device isolation region in a semiconductor substrate; forming a sacrifice oxidation film on the surface of a device region defined by the device isolation region and the surface of another device region defined by the device isolation region; implanting an impurity into a region containing said another device region to form a lower electrode of a impurity diffused layer; etching off the sacrifice oxidation film; forming a gate insulation film on the surface of the device region, and a dielectric film thicker than the gate insulation film on the surface of the impurity diffused layer, by thermal oxidation; forming a gate electrode over the gate insulation film and the device isolation region, and an upper electrode over the dielectric film; forming an insulation layer, covering the gate electrode and the upper electrode; etching the insulation layer to form a first contact hole down to the lower electrode, a second contact hole down to the first electrode and a third contact hole down to the gate electrode; and burying a first conductor plug, a second conductor plug and a third conductor plug respectively in the first contact hole, the second contact hole and the third contact hole, in the step of forming the upper electrode, the upper electrode being not formed over the device isolation region. According to the present invention, the upper electrode is not formed in the device isolation region, whereby the short-circuit between the upper electrode and the lower electrode in the cavity can be prevented. Thus, the present invention can provide a capacitor of high reliability. The present invention can provide a capacitor of high reliability, and accordingly can provide a semiconductor device of high reliability.
BRIEF DESCRIPTION OF THE DRAWINGS FIGS. 1A and 1B are a sectional view and a plane view of the capacitor according to a first embodiment of the present invention. FIG. 2 is a graph of relationships between the density of contacts and the yield. FIG. 3 is a graph of the failure rate of the capacitor according to the first embodiment of the present invention. FIGS. 4A to 4C are sectional views of the capacitor according to the first embodiment of the present invention in the steps of the method for fabricating the capacitor, which illustrate the method (Part 1). FIGS. 5A to 5C are sectional views of the capacitor according to the first embodiment of the present invention in the steps of the method for fabricating the capacitor, which illustrate the method (Part 2). FIGS. 6A to 6C are sectional views of the capacitor according to the first embodiment of the present invention in the steps of the method for fabricating the capacitor, which illustrate the method (Part 3). FIGS. 7A and 7B are a sectional view and a plane view of the semiconductor device according to a second embodiment of the present invention. FIGS. 8A and 8B are sectional views of the semiconductor device in the steps of the semiconductor device fabricating method according to the second embodiment of the present invention (Part 1). FIGS. 9A and 9B are sectional views of the semiconductor device in the steps of the semiconductor device fabricating method according to the second embodiment of the present invention (Part 2). FIGS. 10A and 10B are sectional views of the semiconductor device in the steps of the semiconductor device fabricating method according to the second embodiment of the present invention (Part 3). FIGS. 11A and 11B are sectional views of the semiconductor device in the steps of the semiconductor device fabricating method according to the second embodiment of the present invention (Part 4). FIGS. 12A and 12B are diagrammatic views of the proposed capacitor. FIG. 13 is a graph of the failure rate of the proposed capacitor. FIGS. 14A to 14C are sectional views of the proposed capacitor in the steps of the method for fabricating the capacitor, which illustrate the method (Part 1). FIGS. 15A and 15B are sectional views of the proposed capacitor in the steps of the method for fabricating the capacitor, which illustrate the method (Part 2).
DETAILED DESCRIPTION OF THE INVENTION [Principle of the Present Invention]
A proposed capacitor will be explained with reference to FIGS. 12A and 12B. FIGS. 12A and 12B are diagrammatic views of the proposed capacitor. FIG. 12A is a sectional view of the proposed capacitor. FIG. 12B is a plane view of the proposed capacitor. As illustrated in FIGS. 12A and 12B, a device isolation region 114 is formed in a silicon substrate 110. In a device region 112 defined by the device isolation region 114, a lower electrode 116 of a heavily doped impurity diffused layer is formed. A dielectric film 118 is formed on the lower electrode 116. The dielectric film 118 is formed by thermally oxidizing the surface of the heavily doped impurity diffused layer 116. When the heavily doped impurity diffused layer 116 is thermally oxidized, the phenomena that the oxidation advances due to the presence of the dopant impurity. This phenomena is called accelerating oxidation. Because of the accelerating oxidation taking place when the dielectric film 118 is formed, the dielectric film 118 is formed relatively thick. An upper electrode 120 of polysilicon is formed on the dielectric film 118. The upper electrode 120 is formed not only over the device region 112 but also over the device isolation region 114. The lower electrode 116, the dielectric film 118 and the upper electrode 120 form a capacitor 122. An inter-layer insulation film 126 is formed on a silicon substrate 110 with the upper electrode 120, etc. formed on. In the inter-layer insulation film 126, a contact hole 128 b and a contact hole 128 a are formed respectively down to the upper electrode 120 and down to the lower electrode 116. Conductor plugs 130 a, 130 b are buried respectively in the contact holes 128 a, 128 b. Thus, the proposed capacitor 132 is constituted. In the proposed capacitor, an impurity is heavily doped in the lower electrode 116, which makes it difficult for the lower electrode 116 to be depleted when a voltage is applied to the upper electrode 120. Because of the dielectric film 118 which is formed relatively thick by the accelerating oxidation, the electric field between the lower electrode 116 and the upper electrode 120 is relatively small. The proposed capacitor 132, in which the lower electrode 116 is not easily depleted, and the electric field between the lower electrode 116 and the upper electrode 120 is relatively small, can have relatively low voltage dependency. However, the reliability of the proposed capacitor is not so high. FIG. 13 is a graph of the failure rate of the proposed capacitor. The graph is shown in Weibull plot. On the horizontal axis, the total charge injection amount QBD required until the dielectric breakdown takes place. The failure rates ln(1/1−F(t)) are taken on the vertical axis. F(t) is a failure rate distribution function. As seen in FIG. 13, the dielectric breakdown took place below the total charge injection amount of 1 C/cm2. The total charge injection amount QBD required until the dielectric breakdown took place are largely dispersed. Thus, the reliability of the proposed capacitor is not so high. The inventors of the present application have investigated causes for the low reliability of the proposed capacitor. FIGS. 14A to 15B are sectional views of the proposed capacitor in the steps of the method for fabricating the proposed capacitor, which illustrate the method. First, as illustrated in FIG. 14A, the device isolation region 114 is formed in the silicon substrate 110 by, e.g., STI. The device isolation region 114 defines the device region 112. Then, a sacrifice oxidation film 134 is formed on the surface of the semiconductor substrate 110. Then, a photoresist film 136 is formed on the entire surface. Next, an opening 138 for exposing the device region 112 is formed in the photoresist film 136. Then, with the photoresist film 136 as the mask a dopant impurity is heavily implanted. Thus, the lower electrode 116 of the heavily doped impurity diffused layer is formed (see FIG. 14B). Next, the sacrifice oxidation film 134 is etched off by using, e.g., hydrofluoric acid. In the device isolation region 114 nearer to the device region 112, the dopant impurity is more heavily implanted, and the etching advances at higher rate. Thus, a cavity 115 is formed in the device isolation region 114 nearer to the device region 112 (see FIG. 14C). Then, as illustrated in FIG. 15A, the dielectric film 118 of a silicon oxide film is formed on the surface of the silicon substrate 110 by thermal oxidation. The dielectric film 118, which is formed by thermally oxidizing the heavily doped impurity diffused layer, is formed of the silicon oxide film 118 of a relatively thick film thickness due to the accelerating oxidation caused by the presence of the dopant impurity. The accelerating oxidation is oxidation which advances at high rates due to the presence of an impurity. The accelerating oxidation does not occur in the region where the dopant impurity is not been heavily implanted, and the film thickness of the silicon oxide film there is relatively small. The accelerating oxidation occurs in the region where the dopant impurity is heavily implanted, and the film thickness of the silicon oxide film there is relatively large. Next, the upper electrode 120 of a polysilicon film with a dopant impurity implanted is formed. Then, the inter-layer insulation film 126 is formed on the entire surface. Then, the opening 128 b and the opening 128 a are formed in the inter-layer insulation film 126 respectively down to the upper electrode 120 and the lower electrode 116 by photolithography. Then, the conductor plugs 130 a, 130 b are buried respectively in the openings 128 a, 128 b. Thus, the capacitor 132 including the lower electrode 116, the dielectric film 118 and the upper electrode 120 is formed (see FIG. 15B). As illustrated in FIG. 15B, the film thickness of the dielectric film 118 in the cavity 115 is very small. Furthermore, the dielectric film 118, which is formed by oxidizing the heavily doped impurity diffused layer 118, will not have good film quality. Accordingly, in the proposed capacitor 132, the dielectric breakdown occurs in the cavity 115, which will be a cause for the low reliability. Based on the above-described results of the investigation, the inventors of the present application has had an idea that the absence of the upper electrode 120 in the cavity 115 prevents the short-circuit between the upper electrode 120 and the lower electrode 116, which improve the reliability of the capacitor. A First Embodiment The capacitor according to a first embodiment of the present invention and a method for fabricating the capacitor will be explained with reference to FIGS. 1A to 6C. FIG. 1A is a sectional view of the capacitor according to the present embodiment. FIG. 1B is a plane view of the capacitor according to the present embodiment. (The Capacitor) First, the capacitor according to the present embodiment will be explained with reference to FIGS. 1A and 1B. As illustrated in FIGS. 1A and 1B, a device isolation region 14 for defining a device region 12 is formed in a semiconductor substrate 10. The semiconductor substrate 10 is, e.g., a p type semiconductor substrate, more specifically a p type silicon substrate. The device isolation region 14 is formed by, e.g., STI (Shallow Trench Isolation). A cavity 15 is formed in the device isolation region 14 near the device region 12. A P type well (not illustrated) is formed in the device region 12. In the device region 12, a lower electrode 16 of, e.g., an N+ type heavily doped impurity diffused layer is formed. The dopant impurity is, e.g., arsenic (As+). The lower electrode 16 is formed in contact with the device isolation region 14. The peak value of the concentration of the dopant impurity in the lower electrode 16 is, e.g., 1�1020 cm−3 or more. The impurity concentration of the lower electrode 16 is set to be so high so as to prevent the depletion of the lower electrode 16. A dielectric film (capacitor dielectric film) 18 is formed on the lower electrode 16. The dielectric film 18 is formed by thermally oxidizing the N+ type heavily doped impurity diffused layer 16. The oxidation of the region 16 where the dopant impurity is heavily implanted advances at a higher rate than the oxidation of the region where the dopant impurity is not heavily implanted. The oxidation of the former advances at a higher rate because the dopant impurity advances the oxidation. Accordingly, when the region 16 where the dopant impurity is heavily implanted and the region where the dopant impurity is not heavily implanted are thermally oxidized concurrently, the film thickness of the oxide film 18 formed on the surface of the region 16 is larger than the film thickness of the oxide film formed on the surface of the region where the dopant impurity is not heavily implanted. Under conditions for forming the oxide film of, e.g., an about 7 nm-thickness on the surface of the silicon substrate where the dopant impurity is not heavily implanted, the oxide film of, e.g., an about 14 nm-thickness is formed on the surface of the silicon substrate where the dopant impurity is heavily implanted. Such phenomena is called an accelerating oxidation, and the oxide film thus formed is called an accelerating oxide film. With the peak value of the concentration of the dopant impurity in the lower electrode 16 being, e.g., 1�1020 cm−3 or more, the dielectric film 18 of a sufficient thickness can be formed by the accelerating oxidation. An upper electrode 20 is formed on the dielectric film 18 of the accelerating oxide film. The upper electrode 20 is, e.g., a polysilicon film with an impurity implanted (doped polysilicon film). The upper electrode 20 is not formed over the device isolation region. In the present embodiment, the upper electrode 20 is not formed over the device isolation region 14 so as to prevent the short-circuit between the lower electrode 16 and the upper electrode 20 in the cavity 15. The lower electrode 16, the dielectric film 18 and the upper electrode 20 form a capacitor 22. An etching stopper film 24 is formed on the semiconductor substrate 10 with the capacitor 22 formed on. The etching stopper film 24 is, e.g., silicon nitride film. An inter-layer insulation film 26 is formed on the semiconductor substrate 10 with the etching stopper film 24 formed on. The inter-layer insulation film 26, e.g., a silicon oxide film. In the inter-layer insulation film 26 and the etching stopper film 24, a contact hole 28 a and a contact hole 28 b are formed respectively down to the lower electrode 16 and the upper electrode 20. Conductor plugs 30 a, 30 b are buried respectively in the contact holes 28 a, 28 b. The material of the conductor plugs 30 a, 30 b is tungsten. FIG. 2 is a graph of relationships between the density of the contacts and the yield. On the horizontal axis, the densities of the contacts by means of the conductor plug 30 a are taken. On the vertical axis, the yields are taken. As seen in FIG. 2, preferably, the density of the contacts by means of the conductor plugs 30 a is set, e.g., at 0.01 contacts/μm2 or less. The capacitor 32 according to the present embodiment is thus constituted. (Evaluation Result) The result of evaluating the capacitor according to the present embodiment will be explained with reference to FIG. 3. FIG. 3 is a graph of the failure rate of the capacitor according to the present embodiment. The graph is shown in Weibull plot. On the horizontal axis total charge injection amount QBD (C/cm2) required until the dielectric breakdown took place. On the vertical axis, the failure rates ln(1/1−F(t)) are taken. The F(t) is the failure distribution function. As seen in FIG. 3, the total charge injection amount QBD required to cause the dielectric breakdown is above about 10 C/cm2. The dispersion of the total charge injection amount QBD required to cause the dielectric breakdowns are very small. Based on this, it can be seen that the capacitor according to the present embodiment can have high reliability. (The Method for Fabricating the Capacitor) Next, the capacitor according to the present embodiment will be explained with reference to FIGS. 4A to 6C. FIGS. 4A to 6C are sectional views of the capacitor according to the present embodiment in the steps of the method for fabricating the capacitor, which illustrate the method. As illustrated in FIG. 4A, the device isolation region 14 is formed on the semiconductor substrate 10 by, e.g., STI. The semiconductor substrate 10 is, e.g., a silicon substrate. The device isolation region 14 defines the device region 12. Next, the sacrifice oxidation film 34 is formed on the surface of the semiconductor substrate 10 by thermal oxidation. Next, a dopant impurity is implanted into the device region 12 to thereby form, e.g., the P type well (not illustrated) in the semiconductor substrate 10. Then, a photoresist film 36 is formed on the entire surface by, e.g., spin coating. Next, as illustrated in FIG. 4B, the opening 38 is formed in the photoresist film 36 by photolithography. The opening 38 is formed, exposing not only the device region 12 but also the device isolation region 14 around the device region 12. Then, with the photoresist film 36 as the mask, an N type dopant impurity is heavily implanted in the device region 12 by, e.g., ion implantation. The dopant impurity is implanted also into the device isolation region 14 around the device region 12. The dopant impurity is implanted into the semiconductor substrate 10 through the sacrifice oxidation film 34. The dopant impurity is, e.g. arsenic (As+). Conditions for the ion implantation are, e.g., a 60 keV acceleration voltage and a 1.0�1015 cm−2 dose. The lower electrode 16 of the heavily doped impurity diffused layer is thus formed in the device region 12. Next, as illustrated in FIG. 4C, the sacrifice oxidation film 34 on the surface of the semiconductor substrate 10 is etched off by using, e.g., a hydrofluoric acid solution. When the sacrifice oxidation film 34 is removed, the deice isolation region 14 around the device region 12, where the dopant impurity is heavily implanted, is etched more deeply. The cavity 15 is thus formed in the device isolation region 14 around the device region 12. Next, as illustrated in FIG. 5A, the dielectric film 18 of a silicon oxide film 18 is formed by thermal oxidation. The film thickness of the dielectric film 18 is about 14 nm. The temperature of the inside of the film forming chamber for forming the dielectric film 18 is about 800� C. The atmosphere inside the film forming chamber is an atmosphere mixing steam and DCE (Dichloroethane). The region 16 where the dopant impurity is heavily implanted is thermally oxidized to thereby form the dielectric film 18, in which the presence of the dopant impurity causes the accelerating oxidation, and the film thickness of the dielectric film 18 becomes relatively large. Next, a polysilicon film with a dopant impurity implanted in is formed by, e.g., CVD. A condition for forming the polysilicon film is, e.g., about 620� C. Then, the polysilicon film is patterned by photolithography. The polysilicon film is pattered not be present over the device isolation region 14. The upper electrode 20 is thus formed of the polysilicon film (see FIG. 5B). Then, as illustrated in FIG. 5C, a silicon nitride film 24 is formed on the entire surface by, e.g., plasma-enhanced CVD. The film thickness of the silicon nitride film 24 is, e.g., about 50 nm. The silicon nitride film 24 functions as an etching stopper film. Next, the inter-layer insulation film 26 of, e.g., a silicon oxide film is formed on the entire surface by, e.g., CVD. The film thickness of the inter-layer insulation film 26 is, e.g., about 950 nm. Then, the surface of the inter-layer insulation film 26 is polished. The surface of the inter-layer insulation film 26 is thus flattened. Then, as illustrated in FIG. 6A, with the silicon nitride film 24 as the etching stopper, the contact holes 28 a, 28 b are formed in the inter-layer insulation film 26 by photolithography. Dry etching is used to form the contact holes 28 a, 28 b in the inter-layer insulation film 26. The etching gas is, e.g., a CF-based etching gas. The etching system is, e.g., a high density plasma etching system. The inter-layer insulation film 26 is etched with a high selectivity ratio to the silicon nitride film 24, whereby the etching can be stopped by the silicon nitride film 24 without failure. Next, as illustrated in FIG. 6B, the silicon nitride film 24, etc. exposed in the contact holes 28 a, 28 b are etched. The contact hole 28 b and the contact hole 28 a are thus formed respectively down to the upper electrode 20 and the lower electrode 16. Then, a titanium film (not illustrated) and a titanium nitride film (not illustrated) are sequentially formed by, e.g., CVD. A barrier metal film (not illustrated) is thus formed of the titanium film and titanium nitride film. The film thickness of the titanium film is, e.g., about 10 nm. The film thickness of the titanium nitride film is, e.g., about 20 nm. Then, a tungsten film is formed by, e.g., CVD. The film thickness of the tungsten film is, e.g., about 300 nm. Next, the tungsten film and the barrier metal film are polished by, e.g., CMP until the surface of the inter-layer insulation film 26 is exposed. Thus, the conductor plugs (contact plugs) of the tungsten are buried in the contact holes 28 a, 28 b (see FIG. 6C). Thus, the semiconductor device according to the present embodiment is fabricated. One main characteristics of the capacitor according to the present embodiment is that the lower electrode 16 is formed in contact with the device isolation region 14, while the upper electrode 20 is not formed over the device isolation region 14. According to the present embodiment, the upper electrode 20 is not formed over the device isolation region 14, which can prevent the short-circuit between the upper electrode 20 and the lower electrode 16 in the cavity 15 of the device isolation region 14. The capacitor according to the present embodiment can have high reliability. Another main characteristic of the capacitor according to the present embodiment is that the etching stopper film 24 is formed, covering the capacitor 22. In the first step of the etching for forming the contact holes 28 a, 28 b, the inter-layer insulation film 26 is etched with the silicon nitride film 24 as the etching stopper film and with a high selectivity, whereby the silicon nitride film 24 can stop the etching without failure. In the second step of the etching for forming the contact holes 28 a, 28 b, the silicon nitride film 24, etc. to be removed are so thin that the etching rate can be very easily controlled. Thus, according to the present embodiment, the lower electrode 16 and the upper electrode 20 are prevented from being damaged. Accordingly, the capacitor according to the present embodiment can have higher reliability. The technique of the invention of the present application that the short-circuit between the upper electrode and the lower electrode in the cavity of the device isolation region can be prevented is neither disclosed nor suggested in any one of Patent Reference 1 to 3. The technique of the invention of the present application that the upper electrode and the lower electrode are prevented from being damaged by using the etching stopper film whereby improve the reliability of the capacitor is neither disclosed nor suggested in any one of Patent Reference 1 to 3. A Second Embodiment The semiconductor device according to a second embodiment of the present invention and the method for fabricating the semiconductor device will be explained with reference to FIGS. 7A to 11B. FIG. 7A is a sectional view of the semiconductor device according to the present embodiment. FIG. 7B is a plane view of the semiconductor device according to the present embodiment. The same members of the present embodiment as those of the capacitor according to the first embodiment and the method for fabricating the capacitor illustrated in FIGS. 1A to 6C are represented by the same reference numbers not to repeat or to simplify their explanation. (The Semiconductor Device) The semiconductor device according to the present embodiment is characterized mainly in that semiconductor elements, such as a transistor 40, etc. and the capacitor 32 according to the first embodiment are formed on one and the same semiconductor substrate 10. As illustrated in FIGS. 7A and 7B, a gate insulation film 18 a is formed on the surface of a device region 12 a defined by the device isolation region 14. The film thickness of the gate insulation film 18 a is smaller than the film thickness of the dielectric film 18. The film thickness of the gate insulation film 18 a is, e.g., 7 nm. The gate insulation film 18 a of the transistor 40 is formed thinner than the dielectric film 18 of the capacitor 32, because the device region 12 a where a dopant impurity is not heavily implanted in the device region 12 a for the transistor 40 to be formed in, and the accelerating diffusion does to take place. The gate insulation film 18 a formed in the device region 12 a without a heavily dopant implantation has good quality. A gate electrode 20 a is formed over the device region 12 a and the device isolation region 14. The gate electrode 20 a is formed of, e.g., polysilicon film with a dopant impurity implanted in. The upper electrode of the capacitor 32 and the gate electrode 20 a of the transistor 40 are formed of the one and the same conducting film. A sidewall insulation film 42 is formed on the side wall of the gate electrode 20 a. The sidewall insulation film 42 is formed of, e.g., a silicon oxide film. A source/drain diffused layer (not illustrated) is formed in the device region 12 a on both side of the gate electrode 20 a with the sidewall insulation film 42 formed on. The etching stopper film 24 is formed on the transistor 40 and the capacitor 32. The inter-layer insulation film 26 is formed on the etching stopper film 24. A contact hole 28 c is formed in the inter-layer insulation film 26 and the etching stopper film 24 down to the gate electrode 20 a. A conductor plug 30 c is buried in the contact hole 28 c. Thus, the semiconductor device according to the present embodiment is fabricated. (The Method for Fabricating the Semiconductor Device) Next, the method for fabricating the semiconductor device according to the present embodiment will be explained with reference to FIGS. 8A to 11B. FIGS. 8A to 11B are sectional views of the semiconductor device according to the present embodiment in the steps of the method for fabricating the semiconductor device, which illustrate the method. First, as illustrated in FIG. 8A, the device isolation region 14 for defining the device regions 12, 12 a is formed by, e.g., STI. Thus, the device region 12 for the capacitor 32 to be formed in, and the device region 12 for the transistor 40 to be formed in are defined by the device isolation region 14. Next, the sacrifice oxidation film 34 is formed on the surface of the semiconductor substrate 10 by thermal oxidation. Next, a dopant impurity is implanted in the device regions 12, 12 a to form, e.g., P type wells (not illustrated) in the semiconductor substrate 10. Next, as illustrated in FIG. 8B, a photoresist film 36 is formed on the entire surface by spin coating. Next, the opening 38 is formed in the photoresist film 36 by photolithography. The opening 38 is formed, exposing not only the device region 12 but also the device isolation region 14 around the device region 12. Next, with the photoresist film 36 as the mask, a dopant impurity is implanted in the device region 12 by, e.g., ion implantation. At this time, the dopant impurity is implanted also in the device isolation region 14 around the device region 12. The dopant impurity is implanted into the semiconductor substrate 10 through the sacrifice oxidation film 34. The dopant impurity is, e.g., arsenic (As+). Conditions for the ion implantation are, e.g., 60 keV acceleration voltage and 1.0�1015 cm−2 dose. Then, the sacrifice oxidation film 34 on the surface of the semiconductor substrate 10 is etched off by using, e.g., a hydrofluoric acid solution. Then, as illustrated in FIG. 9A, the silicon oxide film 18, 18 a are formed on the surface of the semiconductor substrate 10 by thermal oxidation. The silicon oxide film 18 formed in the device region 12 is to be the dielectric film of the capacitor 32. The silicon oxide film 18 a formed in the device region 12 a is to the gate insulation film 18 a of the transistor 40. The dielectric film 18 and the gate insulation film 18 a are formed at an about 800� C. internal temperature of the film forming chamber. The atmosphere in the film forming chamber is an atmosphere mixing steam and DCE (Dichloroethane). In the device region 12, the dielectric film 18, which is formed by thermally oxidizing the surface of the heavily doped impurity diffused layer 16, has a relatively large film thickness d1 due to the accelerating oxidation caused by the presence of the dopant impurity. On the other hand, in the device region 12 a, where the dopant impurity is not heavily implanted, the accelerating oxidation does not take place, and the film thickness d2 of the gate insulation film 18 a is relatively small. The film thickness d1 of the dielectric film 18 is about 14 nm, and the film thickness d2 of the gate insulation film 18 a is, e.g., 7 nm. Then, a polysilicon film is formed by, e.g., CVD. A condition for forming the polysilicon film is, e.g., about 620� C. Next, the polysilicon film is patterned by photolithography to form the upper electrode 18 and the gate electrode 18 a. The polysiliocn film is patterned for the upper electrode 18 not to present over the device isolation region 14. On the other hand, as for the gate electrode 18 a, the polysiliocn film is patterned for the gate electrode 18 a to be positioned over the device region 12 and the device isolation region 14 (see FIG. 9B). The cavity 15 is not formed in the device isolation region 14 near the device isolation region 12 a, whereby the gate electrode 18 a formed over the device isolation region 14 can be prevented from short-circuiting with the device region 12 a. Next, as illustrated in FIG. 10A, the silicon nitride film 24 is formed on the entire surface by, e.g., plasma-enhanced CVD. The film thickness of the silicon nitride film 24 is, e.g., about 50 nm. The silicon nitride film 24 functions as the etching stopper film. Then, the inter-layer insulation film 26 is formed on the entire surface by, e.g., CVD. The film thickness of the inter-layer insulation film 26 is, e.g., about 950 nm. Next, the surface of the inter-layer insulation film 26 is polished. The surface of the inter-layer insulation film 26 is thus planarized. Then, as illustrated in FIG. 10B, with the silicon nitride film 24 as the etching stopper, the contact holes 28 a-28 c are formed in the inter-layer insulation film 26 by photolithography. The contact holes 28 a-28 c are formed in the inter-layer insulation film 26 by dry etching. The etchant gas is, e.g., a CF-based etching gas. The etching system is, e.g., a high density plasma etching system. The inter-layer insulation film 26 is etched with a high selectivity ratio to the silicon nitride film 24, whereby the silicon nitride film 24 can stop the etching without failure. Then, as illustrated in FIG. 1A, the silicon nitride film 24, etc. exposed in the contact holes 28 a-28 c are etched. The contact hole 28 b, the contact hole 28 a and the contact hole 28 c are thus formed respectively down to the upper electrode 20, the lower electrode 16 and the gate electrode 20 a. Next, the titanium film (not illustrated) and the titanium nitride film (not illustrated) are sequentially formed by, e.g., CVD. Thus, the barrier metal film (not illustrated) of the titanium film and titanium nitride film is formed. The film thickness of the titanium film is, e.g., about 10 nm. The film thickness of the titanium nitride film is, e.g., about 20 nm. Next, a tungsten film is formed by, e.g., CVD. The film thickness of the tungsten film is, e.g., about 300 nm. Then, the tungsten film and the barrier metal film are polished by, e.g., CMP until the surface of the inter-layer insulation film 26 is exposed. The conductor plugs 30 a-30 c of tungsten are thus buried in the contact holes 28 a-28 c. Thus, the semiconductor device according to the present embodiment is fabricated (see FIG. 11B). The semiconductor device according to the present embodiment is characterized mainly in that, as described above, the transistor 40, and the capacitor 32 according to the first embodiment are formed on one and the same semiconductor substrate 10. According to the present embodiment, the capacitor 32 has high reliability, accordingly the semiconductor device can have high reliability. Modified Embodiments The present invention is not limited to the above-described embodiments and can cover other various modifications. For example, in the above-described embodiments, the lower electrode is of N+ conduction type. However, the lower electrode is not essentially of N+ conduction type. For example, it is possible that an N type well is formed in the device region 12, and a P+ type lower electrode is formed in the N type well. Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8431982 *Jan 19, 2011Apr 30, 2013Samsung Electronics Co., Ltd.Semiconductor devices and methods of fabricating the sameUS20110215390 *Jan 19, 2011Sep 8, 2011Myoungsoo KimSemiconductor Devices and Methods of Fabricating the SameUS20130113078 *Sep 13, 2012May 9, 2013Shanghai Hua Hong Nec Electronics Co., Ltd.Polysilicon-insulator-silicon capacitor in a sige hbt process and manufacturing method thereofUS20130181270 *Nov 29, 2012Jul 18, 2013Fujitsu LimitedSemiconductor device and method for manufacturing semiconductor device* Cited by examinerClassifications U.S. Classification257/306International ClassificationH01L21/76, H01L27/06, H01L29/06, H01L21/822, H01L21/8234, H01L27/04Cooperative ClassificationH01L27/0629, H01L27/0805, H01L29/66181, H01L29/94European ClassificationH01L27/08C, H01L29/94, H01L27/06D4V, H01L29/66M6D6Legal EventsDateCodeEventDescriptionApr 30, 2014FPAYFee paymentYear of fee payment: 4Jul 9, 2010ASAssignmentFree format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:24651/744Owner name: FUJITSU SEMICONDUCTOR LIMITED,JAPANEffective date: 20100401Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPANFree format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024651/0744Dec 9, 2008ASAssignmentOwner name: FUJITSU MICROELECTRONICS LIMITED, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021976/0089Effective date: 20081104Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100203;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100209;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100223;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100302;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100316;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100329;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100330;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100406;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100413;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100420;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100427;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100511;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:21976/89Aug 25, 2004ASAssignmentOwner name: FUJITSU LIMITED, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YASUDA, MAKOTO;WATANABE, AKIYOSHI;MATSUOKA, YOSHIHIRO;REEL/FRAME:015736/0028;SIGNING DATES FROM 20040728 TO 20040729Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YASUDA, MAKOTO;WATANABE, AKIYOSHI;MATSUOKA, YOSHIHIRO;SIGNING DATES FROM 20040728 TO 20040729;REEL/FRAME:015736/0028RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google