Source: http://www.google.com/patents/US7978533?dq=mezick
Timestamp: 2014-07-13 07:00:58
Document Index: 605680431

Matched Legal Cases: ['Application No. 02818166', 'Application No. 200580020368', 'Application No. 02', 'Application No. 02', 'Application No. 05', 'Application No. 2003', 'Application No. 2003', 'Application No. 2007', 'Application No. 2004']

Patent US7978533 - NAND flash memory with a programming voltage held dynamically in a NAND ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign in<nobr>Advanced Patent Search</nobr>PatentsOperating voltages to a group of memory cells in an array are supplied via access lines such as word lines and bit lines. The capacitance of associated nodes of the memory cells can latch some of these voltages. Memory operation can continue using the latched voltages even when the access lines are disconnected....http://www.google.com/patents/US7978533?utm_source=gb-gplus-sharePatent US7978533 - NAND flash memory with a programming voltage held dynamically in a NAND chain channel regionAdvanced Patent SearchPublication numberUS7978533 B2Publication typeGrantApplication numberUS 12/650,011Publication dateJul 12, 2011Filing dateDec 30, 2009Priority dateSep 17, 2001Also published asCN1973337A, CN100576358C, DE602005010419D1, EP1747560A1, EP1747560B1, US7177197, US7660156, US20040240269, US20070109859, US20100103745, WO2005112039A1Publication number12650011, 650011, US 7978533 B2, US 7978533B2, US-B2-7978533, US7978533 B2, US7978533B2InventorsRaul-Adrian CerneaOriginal AssigneeSandisk CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (50), Non-Patent Citations (12), Referenced by (1), Classifications (28), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetNAND flash memory with a programming voltage held dynamically in a NAND chain channel regionUS 7978533 B2Abstract Operating voltages to a group of memory cells in an array are supplied via access lines such as word lines and bit lines. The capacitance of associated nodes of the memory cells can latch some of these voltages. Memory operation can continue using the latched voltages even when the access lines are disconnected. In a memory have an array of NAND chains, the capacitance of the channel of each NAND chain can latch a voltage to either enable or inhibit programming. The bit lines can then be disconnected during programming of the group and be used for another memory operation. In one embodiment, the bit lines are precharged for the next verifying step of the same group. In another embodiment, two groups of memory cells are being programmed contemporarily, so that while one group is being programmed, the other group can be verified with the use of the bit lines.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5043940Jul 17, 1989Aug 27, 1991Eliyahou HarariFlash EEPROM memory systems having multistate storage cellsUS5070032Mar 15, 1989Dec 3, 1991Sundisk CorporationConductive strips, isolated floating gatesUS5095344Jun 8, 1988Mar 10, 1992Eliyahou HarariHighly compact eprom and flash eeprom devicesUS5172338Apr 11, 1990Dec 15, 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS5270979Mar 15, 1991Dec 14, 1993Sundisk CorporationFor an array of electrically erasable/programmable read only memory cellsUS5313421Jan 14, 1992May 17, 1994Sundisk CorporationMemory structureUS5315541Jul 24, 1992May 24, 1994Sundisk CorporationSegmented column memory arrayUS5343063Dec 18, 1990Aug 30, 1994Sundisk CorporationDense vertical programmable read only memory cell structure and processes for making themUS5380672Sep 3, 1993Jan 10, 1995Sundisk CorporationDense vertical programmable read only memory cell structures and processes for making themUS5398202May 17, 1993Mar 14, 1995Nec CorporationReprogrammable nonvolatile semiconductor memory formed of MOS transistors and reprogramming method thereofUS5570315Sep 21, 1994Oct 29, 1996Kabushiki Kaisha ToshibaMulti-state EEPROM having write-verify control circuitUS5602987Dec 29, 1993Feb 11, 1997Sandisk CorporationFlash EEprom systemUS5623442Jun 8, 1994Apr 22, 1997Nkk CorporationMemory cells and memory devices with a storage capacitor of parasitic capacitance and information storing method using the sameUS5642312May 22, 1996Jun 24, 1997Harari; EliyahouFlash EEPROM system cell array with more than two storage states per memory cellUS5661053May 25, 1994Aug 26, 1997Sandisk CorporationMethod of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacersUS5677873Sep 19, 1996Oct 14, 1997Samsung Electronics Co., Ltd.Methods of programming flash EEPROM integrated circuit memory devices to prevent inadvertent programming of nondesignated NAND memory cells thereinUS5712180Feb 28, 1996Jan 27, 1998Sundisk CorporationEEPROM with split gate source side injectionUS5740107May 24, 1996Apr 14, 1998Samsung Electronics Co., Ltd.Nonvolatile integrated circuit memories having separate read/write pathsUS5768192Jul 23, 1996Jun 16, 1998Saifun Semiconductors, Ltd.Non-volatile semiconductor memory cell utilizing asymmetrical charge trappingUS5774397Sep 10, 1996Jun 30, 1998Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and method of programming a non-volatile memory cell to a predetermined stateUS5808338May 8, 1997Sep 15, 1998Nkk CorporationNonvolatile semiconductor memoryUS5903495Mar 17, 1997May 11, 1999Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS5949716Apr 16, 1997Sep 7, 1999Invox TechnologyIntegrated memory circuitUS5953255Dec 24, 1997Sep 14, 1999Aplus Flash Technology, Inc.Low voltage, low current hot-hole injection erase and hot-electron programmable flash memory with enhanced enduranceUS5959887Feb 24, 1998Sep 28, 1999Fujitsu LimitedElectrically erasable programmable nonvolatile semiconductor memory having dual operation functionUS5969986Jun 23, 1998Oct 19, 1999Invox TechnologyHigh-bandwidth read and write architectures for non-volatile memoriesUS6011725Feb 4, 1999Jan 4, 2000Saifun Semiconductors, Ltd.Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingUS6014755Aug 12, 1996Jan 11, 2000Intel CorporationMethod of managing defects in flash disk memoriesUS6046935Jan 27, 1999Apr 4, 2000Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS6088264Jan 5, 1998Jul 11, 2000Intel CorporationFlash memory partitioning for read-while-write operationUS6091633Aug 9, 1999Jul 18, 2000Sandisk CorporationMemory array architecture utilizing global bit lines shared by multiple cellsUS6222762Aug 7, 1997Apr 24, 2001Sandisk CorporationMulti-state memoryUS6230233Sep 13, 1991May 8, 2001Sandisk CorporationWear leveling techniques for flash EEPROM systemsUS6373746Sep 22, 2000Apr 16, 2002Kabushiki Kaisha ToshibaNonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cellsUS6434049Dec 29, 2000Aug 13, 2002Intel CorporationSample and hold voltage reference sourceUS6741502Sep 17, 2001May 25, 2004Sandisk CorporationBackground operation for memory cellsUS6845045Oct 1, 2003Jan 18, 2005Sandisk CorporationBackground operation for memory cellsUS7027317Nov 20, 2003Apr 11, 2006Stmicroelectronics, S.R.L.Semiconductor memory with embedded DRAMUS7177197May 10, 2004Feb 13, 2007Sandisk CorporationLatched programming of memory and methodUS20040057287Sep 24, 2002Mar 25, 2004Sandisk CorporationNon-volatile memory and method with reduced source line bias errorsUS20040136228Nov 20, 2003Jul 15, 2004Giovanni CampardoSemiconductor memory with embedded dramUS20070109859Jan 9, 2007May 17, 2007Raul-Adrian CerneaLatched Programming of Memory and MethodEP0843316A2Oct 23, 1997May 20, 1998Sharp Kabushiki KaishaNon-volatile semiconductor memory deviceJP2000315392A Title not availableJP2001167590A Title not availableJP2001167592A Title not availableJPH1064286A Title not availableJPH08321191A Title not availableJPH11287983A Title not availableWO2003025937A2Sep 17, 2002Mar 27, 2003Raul Adrian CerneaBackground operation for memory cellsNon-Patent CitationsReference1China State Intellectual Property Office, "First Office Action," mailed in related Chinese Application No. 02818166.2 on Mar. 22, 2007, 5 pages.2China State Intellectual Property Office, "Office Action," corresponding Chinese Patent Application No. 200580020368.3, mailed on Jan. 9, 2009, 11 pages (including translation.).3Eitan et al., "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.4EPO/ISA, Notification of Transmittal of the International Search Report or the Declaration, mailed in related International Patent Application No. PCT/US02/29554 (Publication No. WO 03/025937) on Sep. 29, 2003, 4 pages.5European Patent Office, Examination, mailed in related European Patent Application No. 02 770 529.2 (Publication No. WO 03/025937) on Jun. 17, 2004, 2 pages.6European Search Report for European Patent Application No. 02 770 529.2 dated Jan. 4, 2007, 3 pages.7European Search Report for European Patent Application No. 05 749 543.4 dated Mar. 7, 2007, 2 pages.8ISA/EPO, "Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration", mailed on Sep. 28, 2005 in application No. PCT/US2005/016007, 11 pages.9JPO, "Office Action," corresponding Japanese Patent Application No. 2003-529469, mailed on Jun. 2, 2009, 4 pages (including translation.).10JPO, "Office Action," corresponding Japanese Patent Application No. 2003-529469, mailed on May 20, 2008, 10 pages (including translation.).11JPO, "Office Action," corresponding Japanese Patent Application No. 2007-513237, mailed on Oct. 26, 2010, 4 pages (including translation.).12KRO, "Notice of Preliminary Rejection," corresponding Korean Patent Application No. 2004-7003924, mailed on Sep. 30, 2008, 8 pages (including translation.).Referenced byCiting PatentFiling datePublication dateApplicantTitleUS20140085991 *Dec 2, 2013Mar 27, 2014Kabushiki Kaisha ToshibaNonvolatile semiconductor memory device* Cited by examinerClassifications U.S. Classification365/185.29, 365/185.18, 365/185.11International ClassificationG11C16/10, G11C16/14, G11C16/24, G11C16/06, G11C16/04, G11C16/30, G11C16/12, G11C8/08, G11C11/56Cooperative ClassificationG11C16/0483, G11C16/30, G11C16/12, G11C11/5628, G11C2216/22, G11C16/24, G11C16/10, G11C8/08, G11C2216/18European ClassificationG11C16/24, G11C16/10, G11C16/04N, G11C16/12, G11C11/56D2, G11C16/30, G11C8/08Legal EventsDateCodeEventDescriptionMay 19, 2011ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026311/0853Effective date: 20110404RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google