Source: http://www.google.com/patents/US8171095?dq=5631832
Timestamp: 2017-10-20 07:15:24
Document Index: 685954762

Matched Legal Cases: ['Application No. 11', 'Application No. 10', 'Application No. 10', 'Application No. 10', 'Application No. 10', 'Application No. 10393919', 'Application No. 10393919', 'Application No. 11']

Patent US8171095 - Speculative distributed conflict resolution for a cache coherency protocol - Google Patents
A conflict resolution technique provides consistency such that all conflicts can be detected by at least one of the conflicting requestors if each node monitors all requests after that node has made its own request. If a line is in the Exclusive, Modified or Forward state, conflicts are resolved at the...http://www.google.com/patents/US8171095?utm_source=gb-gplus-sharePatent US8171095 - Speculative distributed conflict resolution for a cache coherency protocol
Publication number US8171095 B2
Application number US 13/047,496
Also published as CN1849592A, CN100468365C, DE10393919T5, US7917646, US20040122966, US20110161451, WO2004061677A2, WO2004061677A3
Publication number 047496, 13047496, US 8171095 B2, US 8171095B2, US-B2-8171095, US8171095 B2, US8171095B2
Patent Citations (67), Non-Patent Citations (56), Referenced by (2), Classifications (10), Legal Events (1)
US 8171095 B2
Else if active request is in “data phase” (see Gathering Responses
Buffer snoop (hold off sending DATA_F until writeback
If conflict list is empty
>> Send DACK to forwarding node indicated in
Do response/next-state look up as in base protocol
Respond with SACK (or IACK if previous PRIL got an
IACK)
1 "European Search Report for EP Patent App No. EP03257787 Mailed Feb. 23, 2007", 35 Pages.
2 "Final Office Action from U.S. Appl. No. 10/833,965 mailed May 31, 2007, 22 pgs."
3 "OA for U.S. Appl. No. 10/325,427", (Dec. 4, 2006).
4 "OA Mailed Aug. 14, 2006 for KR Patent Application 10-2004-7011395", Whole Document.
5 "OA Mailed Jun. 6, 2008 for JP Patent Application 2004-565115", Whole Document.
6 "OA Mailed Mar. 18, 2008 for U.S. Appl. No. 10/325,427", Whole Document.
7 "OA Mailed May 5, 2009 for German Patent Application 10 393 919.9-53", Whole Document.
8 "OA Mailed Sep. 3, 2007 for German Patent Application 10 393 919.9-53", Whole Document.
9 "Office Action for U.S. Appl. No. 10/833,977 mailed Oct. 9, 2007", 8 pages.
10 "Office Action German Patent Application No. 11 2005 000 974.2-53 Dated Apr. 2, 2009", 4 pages.
11 "Search Report for PCT/US 03/37782", (Jan. 9, 2006).
12 Ahmed, Hamdy S., "Office Action", (Dec. 26, 2006), 12 pages.
13 Azimi, M , et al., "Scalability Port: A Coherent Interface for Shared Memory Multiprocessors", High Performance Interconnects IEEE, (Aug. 21, 2002), 65-70.
14 Cen, Ling , "PCT/US2005/012087 International Preliminary Report", (Nov. 9, 2006), 12 pages.
15 Cen, Ling , "PCT/US2005/012087 Search Report", (Oct. 28, 2005), 18 pages.
16 Combined Search and Examination Report for GB Patent Application No. GB0802718.7 mailed Jun. 30, 2008, 7 pgs.
17 Ender, Bilir E., et al., "Multicast Snooping: A New Coherence Method Using a Multicast Address Network", Computer Architecture News, (May 1999), 294-304.
18 European Search Report for EP Pat App No. EP03257787 mailed Feb. 23, 2007, 35 pgs.
19 Final Office Action from U.S. Appl. No. 10/325,427 mailed Dec. 8, 2008, 16 pgs.
20 Final Office Action from U.S. Appl. No. 10/325,427 mailed Jan. 12, 2010, 11 pgs.
21 Final Office Action from U.S. Appl. No. 10/833,965 mailed Mar. 19, 2009, 16 pgs.
22 Final Office Action from U.S. Appl. No. 10/833,977 mailed Jun. 23, 2009, 11 pgs.
23 Handy, Jim , "The Cache Memory Book", 1998, Academic Press Inc, 2nd Edition, pp. 60, vii-229, (1998), 3 Pages.
24 IEEE, "Standard for scalable coherent interface (SCI)", IEEE Std 1596-1992, Institute of Electrical and Electronics Engineers, Inc. USA, (1992), i-243.
25 Lenoski, Daniel, et al., "The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor", Computer Architecture, 1990 Proceedings. 17th Annual International, May 28-31, 1990., pp. 148-159.
26 Lilja, DJ , "Cache Coherence in Large Scale Shared Memory Multiprocessors: Issues and Comparisions", ACM Computing Surveys, (Sep. 2003), 303-338.
27 Notice of Allowance for U.S. Appl. No. 10/833,963 mailed Jul. 10, 2008, 7 pgs.
28 Notice of Allowance for U.S. Appl. No. 11/069,848 mailed May 8, 2007, 10 pgs.
29 Notice of Allowance for U.S. Appl. No. 11/069,848 mailed May 8, 2008, 10 pgs.
30 Notice of Allowance for U.S. Appl. No. 11/447,384 mailed Nov. 28, 2007, 6 pgs.
31 Notice of Allowance for U.S. Appl. No. 11/482,673 mailed Apr. 8, 2008, 7 pgs.
32 Notice of Preliminary Rejection for Korean Patent Application No. 10-2006-7022561 Mailed May 20, 2008, 2 pages.
33 Notice of Preliminary Rejection for Korean Patent Application No. 10-2006-7022561 mailed May 20, 2008, 2 pgs.
34 Notice of Preliminary Rejection for Korean Patent Application No. 10-2006-7022561 Mailed Nov. 21, 2007, 4 pages.
35 Notice of Preliminary Rejection for Korean Patent Application No. 10-2006-7022561 mailed Nov. 21, 2007, 4 pgs.
36 Office Action for German Patent Application No. 10393919.9-53 Dated Mar. 27, 2009, 3 pages.
37 Office Action for German Patent Application No. 10393919.9-53 dated Mar. 27, 2009; 3 pages.
38 Office Action for German Patent Application No. 11 2005 000 974.2-53 mailed Apr. 2, 2009, 4 pgs.
39 Office Action for Japanese Patent Application No. P2007-509505 mailed Feb. 15, 2010, 20 pgs.
40 Office Action from U.S. Appl. No. 10/325,427 mailed May 1, 2007, 13 pgs.
41 Office Action from U.S. Appl. No. 10/325,427 mailed May 27, 2009, 17 pgs.
42 Office Action from U.S. Appl. No. 10/833,963 mailed Aug. 5, 2009, 22 pgs.
43 Office Action from U.S. Appl. No. 10/833,963 mailed Dec. 17, 2007, 12 pgs.
44 Office Action from U.S. Appl. No. 10/833,963 mailed Oct. 6, 2008, 11 pgs.
45 Office Action from U.S. Appl. No. 10/833,965 mailed Sep. 21, 2007, 14 pgs.
46 Office Action from U.S. Appl. No. 10/833,977 mailed Oct. 9, 2007, 8 pgs.
47 Office Action from U.S. Appl. No. 11/447,384 mailed Aug. 22, 2006, 8 pgs.
48 Rajwar, R , et al., "Improving the Throughput of Synchronization by Insertion of Delays", High-Performance Computer Architecture, IEEE Computer Soc, (Jan. 8, 2000), 168-179.
49 Santori, Gabriele , "Hypertransport Technology", "HyperTransport Technology Overview & Consortium Announcement," Platform Conference, Jul. 24-25, 2001., Platform Conference, 19 pages.
50 Sartori, Gabriele , "Hypertransport Technology", "HyperTransport Technology", Platform Conference, Jul. 24-25, 2001, 10 pages.
51 Sun Microsystems, "Ultrasparc User's Manual", ULTRASPARC I, ULTRASPARC II, (Jul. 1997), iii-394.
52 Tendler, et al., Tendler et al., POWER4 System Microarchecture Technical White Paper, IBM Server Group, Oct. 2001, pp. 1-6.
53 The Authoritative Dictionary of IEEE Standard Terms 7th Edition, The Institute of Electrical and Electronics Engineers, Inc., pp. 217, 574, and 882, 2000.
54 USPTO, "FOA Mailed Dec. 8, 2008 for U.S. Appl. No. 10/325,427", Whole Document.
55 Wikipedia, "Dynamic Random Access Memory," Revision as of Mar. 31, 2003, http://en.wikipedia.org/wiki/Dynamic-access-memory.
56 Wikipedia, "Dynamic Random Access Memory," Revision as of Mar. 31, 2003, http://en.wikipedia.org/wiki/Dynamic—access—memory.
International Classification G06F15/16, G06F12/08, G06F17/30
Cooperative Classification G06F12/0831, G06F12/0826, G06F2212/622
European Classification G06F12/08B4P4, G06F12/08B4P2E