Source: http://www.google.com/patents/US20020140061?dq=5,815,488
Timestamp: 2016-02-12 02:36:03
Document Index: 585378878

Matched Legal Cases: ['art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26', 'art 26']

Patent US20020140061 - Lead frame for semiconductor package - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA semiconductor package including a lead frame comprising a frame including both a ground ring and a chip mounting board located therein. Extending between the ground ring and the chip mounting board are a plurality of elongate slots or apertures. The ground ring is formed to include recesses within...http://www.google.com/patents/US20020140061?utm_source=gb-gplus-sharePatent US20020140061 - Lead frame for semiconductor packageAdvanced Patent SearchPublication numberUS20020140061 A1Publication typeApplicationApplication numberUS 10/013,160Publication dateOct 3, 2002Filing dateDec 10, 2001Priority dateMar 27, 2001Also published asUS6713322, US7170150, US7521294, US7928542, US8102037, US20040159918, US20060289973, US20090166842, US20110140250Publication number013160, 10013160, US 2002/0140061 A1, US 2002/140061 A1, US 20020140061 A1, US 20020140061A1, US 2002140061 A1, US 2002140061A1, US-A1-20020140061, US-A1-2002140061, US2002/0140061A1, US2002/140061A1, US20020140061 A1, US20020140061A1, US2002140061 A1, US2002140061A1InventorsHyung LeeOriginal AssigneeLee Hyung JuExport CitationBiBTeX, EndNote, RefManPatent Citations (7), Referenced by (128), Classifications (38), Legal Events (7) External Links: USPTO, USPTO Assignment, EspacenetLead frame for semiconductor package
[0025] Common reference numerals are used throughout the drawings and detailed description to indicate like elements. DETAILED DESCRIPTION OF THE INVENTION [0026] Referring now to the drawings wherein the showings are for purposes of illustrating preferred embodiments of the present invention only, and not for purposes of limiting the same, FIGS. 1 and 2 depict top and bottom plan views, respectively, of a lead frame 100 for use in a semiconductor package 200 constructed in accordance with the present invention. The lead frame 100 comprises a frame 2 which is a substantially flat or planar plate. Located inside the frame 2 is a generally square ground ring 6 of the lead frame 100, while located inside the ground ring 6 is a generally square, plate-like die pad or chip mounting board 8. Formed on the inside of the frame 2 are a plurality of tie bars 4 which are connected to and support both the ground ring 6 and the chip mounting board 8. Additionally, formed between the chip mounting board 8 and the ground ring 6 are a plurality of elongate slots 16 which effectively separate the chip mounting board 8 and the ground ring 6 from each other by a fixed interval or gap. More particularly, four slots 16 are included in the lead frame 100, with each defining a prescribed gap or space between each peripheral edge segments or sides of the chip mounting board 8 and a respective side or segment of the ground ring 6. However, it will be recognized that specific areas between the chip mounting board 8 and the ground ring 6 are connected to each other via the tie bars 4. [0027] The lead frame 100 further comprises a plurality of leads 10 which are arranged about the periphery of the ground ring 6. The leads 10 are segregated into four equal sets, with each set being connected to and extending perpendicularly from a respective dambar 12. The opposed ends of each dambar 12 are connected to the frame 2. Each dambar 12 is itself connected to the distal ends of a plurality of supporting leads 14, with the opposed ends of the supporting leads 14 themselves being connected to the frame 2. In FIG. 2, the hatched portions in the drawing indicate partially etched portions of the lead frame 100, and are described as third surfaces below. [0028] Referring now to FIGS. 3 and 4, there is depicted top and bottom plan views, respectively, of a lead frame 101 constructed in accordance with a second embodiment of the present invention. The lead frame 101 illustrated in FIGS. 3 and 4 is substantially similar in construction to the lead frame 100 shown in FIGS. 1 and 2, with the primary distinction being that apertures or holes 17 are formed between the chip mounting board 8 and the ground ring 6 as an alternative to the above-described slots 16. More particularly, seven holes 17 are formed between each side of the chip mounting board 8 and the corresponding side of ground ring 6. However, the number of holes 17 need not necessarily be restricted to seven. Though the boundary between the chip mounting board 8 and the ground ring 6 is not as defined when holes 17 are employed as an alternative to the slots 16, that portion of the lead frame 101 outside of the holes 17 is defined as the ground ring 6 in FIGS. 3 and 4. In FIG. 4, the hatched portions in the drawing indicates partially etched portions of the lead frame 101, and is also described as third surfaces below. [0029] Referring now to FIGS. 5-7, the chip mounting board 8 of the lead frame 100, 101 includes a substantially flat or planar first surface 8 a. In addition to the first surface 8 a, the chip mounting board 8 defines substantially flat or planar second and third surfaces 8 b, 8 c which are opposed to the first surface 8 a. The third surface 8 c circumvents the second surface 8 b, and is formed between the first and second surfaces 8 a, 8 b, i.e., the third surface 8 c is depressed (perpendicularly recessed) or partially etched in a predetermined depth relative to the second surface 8 b. As indicated above, the third surface 8 c circumvents the second surface 8 b. [0030] The ground ring 6 of the lead frame 100, 101 extends about the periphery of the chip mounting board 8 and is spaced therefrom by a predetermined distance (i.e., the width of each slot 16 or diameter of each hole 17). The ground ring 6 includes a substantially flat or planar first surface 6 a. In addition to the first surface 6 a, the ground ring 6 defines a substantially flat or planar second surface 6 b, and a plurality of substantially flat or planar third surfaces 6 c. The second and third surfaces 6 b, 6 c are each opposed to the first surface 6 a, with the third surfaces 6 c being formed between the first and second surfaces 6 a, 6 b, i.e., depressed or partially etched in a predetermined depth so as to be perpendicularly recessed relative to the second surface 6 b. Each of the third surfaces 6 c is typically formed in a convex or concave form within the second surface 6 b. The ground ring 6 further includes a plating layer (not shown) of a predetermined thickness applied to the first surface 6 a thereof. The plating layer, which may be formed from silver or gold, provides excellent bonding with a conductive wire during a subsequent fabrication step for the semiconductor package 200. As indicated above, a plurality of slots 16 or holes 17 are disposed between the chip mounting board 8 and the ground ring 6, though no corresponding reference numerals are included in FIGS. 5-7. [0031] With regard to the leads 10 located about the periphery of the ground ring 6, each of the leads 10 includes a generally flat or planar first surface 10 a, and substantially flat or planar second and third surfaces 10 b, 10 c which are opposed to the first surface 10 a. The third surface 10 c is located at the distal end of the lead 10 closer to the ground ring 6 than the second surface 10 b. Additionally, the third surface 10 c is formed between the first and second surfaces 10 a, 10 b, i.e., is depressed or partially etched in a predetermined depth so as to be perpendicularly recessed relative to the second surface 10 b. Each lead 10 preferably has a plating layer of a predetermined thickness applied to the first surface 10 a thereof. The plating layer may comprise a metal such as silver or gold, and like the plating layer of the ground ring 6, provides excellent bonding with a conductive wire. As indicated above, the leads 10 of the lead frame 100, 101 are each connected to a dambar 12, with each dambar 12 being connected to the frame 2 via the supporting leads 14. [0032] Each tie bar 14 defines a substantially flat or planar first surface 4 a, and substantially flat or planar second and third surfaces 4 b, 4 c which are each opposed to the first surface 4 a. The third surface 4 c is depressed or partially etched in a predetermined depth so as to be perpendicularly recessed relative to the second surface 4 b. Each tie bar 4 may itself include a plating layer of a predetermined thickness applied to the first surface 4 a thereof, with the plating layer being formed from metal such as silver or gold to provide superior bonding with a conductive wire as will be described in more detail below. [0033] The lead frame 100, 101 is manufactured by mechanically stamping or chemically etching a continuous metal strip. The metal strip may be fabricated from copper, copper alloy, alloy 37 (37% nickel, 55% iron), or similar materials. A manufacturing method for the lead frame 100, 101 will be described in more detail below with reference to a manufacturing method for the semiconductor package 200. [0034] Referring now to FIGS. 8-11, there is shown the semiconductor package 200 constructed in accordance with the present invention. As indicated above, FIGS. 8-10 provide cross-sectional views of the semiconductor package 200, with a bottom plan view being shown in FIG. 11. The semiconductor package 200 of the present invention may include either the lead frame 100 of the first embodiment or the lead frame 101 of the second embodiment. The structural attributes of the lead frame 100, 101 are discussed above in relation to FIGS. 1-7. [0035] In the semiconductor package 200, a semiconductor chip 20 having a plurality of input-output pads 22 is bonded to the first surface 8 a of the chip mounting board 8 through a layer 28 of bonding adhesive. The input-output pads 22 of the semiconductor chip 20 and the first surfaces 6 a, 10 a of the ground ring 6 and each lead 10, respectively, are mechanically and electrically connected to each other through the use of conductive wires 24. The conductive wires 24 are each typically fabricated from gold or aluminum. The conductive wires 24 connected to respective ones of the leads 10 are typically used for power supply or for signal transmission, with the conductive wires 24 connected to the ground ring 6 being used for grounding the semiconductor chip 20. The conductive wires 24 are preferably bonded only to those portions of the first surface 6 a of the ground ring 6 which are disposed in opposed relation to the second surface 6 b, i.e., those portions of the first surface 6 a which are not opposed to the third surfaces 6 b. Thus, the conductive wires 24 are only bonded to those portions of the ground ring 6 of maximum thickness, and are not bonded to those portions of the ground ring 6 of reduced thickness attributable to the formation of the recesses defining the third surfaces 6 c therein. As will be discussed in more detail below, the bonding of the conductive wires 24 to only those regions of the ground ring 6 of maximum thickness is for purposes of minimizing the bouncing phenomenon of the ground ring 6 described above during the wire bonding process. [0036] In the semiconductor package 200, the chip mounting board 8, the tie bars 4, the ground ring 6, the leads 10, the semiconductor chip 20 and the conductive wires 24 are all sealed with a sealing material which, when hardened, forms a sealing part 26 of the semiconductor package 200 of a specific form. The second surfaces 8 b, 4 b, 6 b, 10 b of the chip mounting board 8, tie bars 4, ground ring 6 and leads 10, respectively, are exposed within the outer surface of the sealing part 26. That is, the first surfaces 8 a, 4 a, 6 a, 10 a, the third surfaces 8 c, 4 c, 6 c, 10 c, and each of the peripheral edges or sides of the chip mounting board 8, tie bars 4, ground ring 6 and leads 10 are located within or encapsulated by the sealing part 26, and thus interlocked thereto. The second surfaces 8 b, 4 b, 6 b, 10 b of the chip mounting board 8, tie bars 4, ground ring 6 and leads 10 which are exposed within the sealing part 26 may be mounted to an underlying substrate such as a motherboard or printed circuit board (PCB) at a later time. As indicated above, the second surfaces 8 b, 4 b, 6 b, 10 b of the chip mounting board 8, tie bars 4, ground ring 6 and leads 10 exposed within the sealing part 26 may have a plating layer (not shown) of a predetermined thickness plated thereon, with such plating layer typically being a metal such as copper, gold, solder, tin, nickel, palladium, or others. [0037] In the semiconductor package 200, the second surfaces 10 b, 6 b, 4 b of the leads 10, ground ring 6, and tie bars 4 are mounted to a prescribed, corresponding pattern on a printed circuit board or motherboard. However, to improve the heat dissipation performance of the semiconductor package 200, the second surface 8 b of the chip mounting board 8 (which is also exposed) may also be mounted to the corresponding pattern on the motherboard through the use of a solder paste. [0038] Referring now to FIG. 12, there is provided a flow chart which sets forth the six steps included in the manufacturing method for the semiconductor package 200 of the present invention. As indicated above, FIGS. 13-18 provide illustrations corresponding to each of the steps described in FIG. 12. In the manufacturing method, the first step S1 is the step of preparing the lead frame 100, 101. The lead frames 100, 101 are each formed by chemical wet etching a metal strip. The chemical etching uses photolithography, photoresist and chemical solutions for etching a pattern on the metal strip. Generally, a photoresist layer is formed on one side or two sides of the strip. Next, the photoresist layer is exposed to light through a mask on which a desired pattern is formed. Chemical solution is continuously applied to one or two sides of the strip. The exposed area of the strip is etched and removed, thus causing the desired pattern to remain on the strip. [0039] By performing the etching twice, the lead frames 100, 101 of the first and second embodiments of the present invention may be formed. The first etching step is carried out on one or two sides of the strip along the photoresist pattern thereon, and by completely passing through a predetermined area of the metal strip in order to form the entire pattern on the lead frames 100, 101. Next, a second photoresist pattern is formed on a predetermined area of one side of the lead frame 100, 101. The circumferential area of the chip mounting board 8 and selected areas of the ground ring 6, tie bars 4, and leads 10 are not wrapped by the second photoresist pattern, and therefore may be etched more by a second etching step which is carried out on one side of the lead frames 100, 101 along the second photoresist pattern. In the second etching step, the depressed surfaces are formed in the lead frames 100, 101, i.e., the third surface 8 c of the chip mounting board 8, the third surfaces 6 c of the ground ring 6, the third surface 4 c of each of the tie bars 4, and the third surface 10 c of each of the leads 10. When the chemical solution etches such depressed surfaces to the prescribed depth, the second etching step is discontinued. That is, the second etching step is carried out in a manner such that the distance separating the third surface 8 c of the chip mounting board 8 from the second surface 8 b thereof, the distance separating the third surfaces 6 c of the ground ring 6 from the second surface 6 b thereof, the distance separating the third surface 4 c of each tie bar 4 from the second surface 4 b thereof, and the distance separating the third surface 10 c of each of the leads 10 from the second surface 10 b thereof allows a sufficient amount of sealing material (used to form the sealing part 26) to flow under the third surfaces 8 c, 6 c, 4 c, 10 c as needed to firmly secure the chip mounting board 8, ground ring 6, tie bars 4 and leads 10 to the sealing part 26. [0040] In general, in the second etching step, the thickness between the first surfaces 8 a, 6 a, 4 a, 10 a and respective ones of the third surfaces 8 c, 6 c, 4 c, 10 c is in the range of from about twenty-five percent to about seventy-five percent (and preferably about fifty percent) of the thickness of the chip mounting board 8, ground ring 6, tie bars 4, and leads 10 between the first surfaces 8 a, 6 a, 4 a, 10 a and respective ones of the second surfaces 8 b, 6 b, 4 b, 10 b thereof. Due to the incompleteness of the second etching step, the third surfaces 4 c, 6 c, 8 c, 10 c may not be perfectly planar. Additionally, the corners defined between the second surfaces 8 b, 6 b, 4 b, 10 b and respective ones of the third surfaces 8 c, 6 c, 4 c, 10 c may not define an angle of ninety degrees, but rather may be rounded. [0041] Those of ordinary skill in the art will recognize that the first and second etching steps may be changed in order, and that specific objects of the present invention may be achieved through the implementation of only the first etching step. That is, the pattern of the leads 10 may be formed by the first etching step, with the chip mounting board 8, the ground ring 6, the tie bars 4 and the leads 10 being etched over a prescribed thickness to form the same, and each including a stepped section. Alternatively, the lead frames 100, 101 may be formed by a first step wherein the whole pattern of the lead frames 100, 101 is formed by stamping, followed by a second step of chemically etching the chip mounting board 8, the ground ring 6, the tie bars 4, and the leads 10 of the stamped lead frame to form the depressed surfaces. [0042] Referring now to FIGS. 12 and 14, the second step S2 of the manufacturing method is a chip mounting and bonding step. More particularly, the semiconductor chip 20 which includes the input-output pads 22 formed on the upper surface thereof is bonded to the approximate center of the first surface 8 a of the chip mounting board 8 through the use of a layer 28 of a bonding adhesive. The mounting and bonding of the semiconductor chip 20 to the chip mounting board 8 may be accomplished through the use of typical semiconductor chip bonding equipment and a typical semiconductor chip bonding epoxy. During the semiconductor chip bonding step and a semiconductor chip assembling step (which will be described later), the lead frame 100, 101 is grounded in such a manner that the same is protected from electrostatic discharge (ESD). [0043] Referring now to FIGS. 12 and 15, the third step S3 of the present manufacturing method is a wire bonding step. As shown in FIG. 15, in the wire bonding step, each input-output pad 22 on the upper surface of the semiconductor chip 20 is mechanically and electrically connected to respective ones of the first surfaces 6 a, 4 a, 10 a of the ground ring 6, tie bars 4 and leads 10 through the use of the conductive wires 24 which, as indicated above, are typically fabricated from gold or aluminum. The first surfaces 6 a, 4 a, 10 a can be plated with gold, silver, nickel, palladium, copper or other metals. During this wire bonding step, the lead frame 100, 101 is grounded to prevent a malfunction of the semiconductor chip 20 due to electrostatic discharge. Additionally, during the wire bonding process, the lead frames 100, 101 are preferably located on an upper portion of a heat block (not shown) The second surface 6 b of the ground ring 6 remains fixed on the heat block without bouncing during the wire bonding process. Thus, the conductive wires 24 can be stably bonded to the first surface 6 a of the ground ring 6. As indicated above, the conductive wires 24 are preferably bonded to those portions of the first surface 6 a which are disposed in opposed relation to the second surface 6 b, i.e., the surface in direct contact with the heat block. The conductive wires 24 mechanically and electrically connected to the ground ring 6 are for ground use. That is, the ground input-output pads 22 of the semiconductor chip 20 are electrically connected to the ground ring 6 and the tie bars 4 by certain ones of the conductive wires 24. The input-output pads 22 for power supply or for signal transmission are mechanically and electrically connected to respective ones of the leads 10 by the conductive wires 24. [0044] Referring now to FIGS. 12 and 16, a fourth step S4 in the present manufacturing method is a sealing step. As shown in FIGS. 16 and 17, a sealing material is applied to the lead frame 100, 101 to form the sealing part 26 of a prescribed form. The sealing part 26 covers the semiconductor chip 20, the conductive wires 24, the first and third surfaces 8 a, 8 c and peripheral edges or side surfaces of the chip mounting board 8, the first and third surfaces 6 a, 6 c and peripheral edges or side surfaces of the ground ring 6, the first and third surfaces 4 a, 4 c and peripheral edges or side surfaces of the tie bars 4, and the first and third surfaces 10 a, 10 c and peripheral edges or side surfaces of the leads 10. As indicated above, the second surfaces 8 b, 6 b, 4 b, 10 b of the chip mounting board 8, ground ring 6, tie bars 4 and leads 10 are exposed within the outer surface of (are not covered by) the sealing part 26. [0045] The sealing step may be performed through the use of various methodologies according to application field. For example, the sealing step can be achieved through a general plastic sealing technique. In such technique, the lead frame 100, 101 is located in the inside of a mold, and the sealing part 26 of the prescribed shape is formed on the upper surface of the lead frame 100, 101 by the hardening of the sealing material injected into the mold. The sealing material may be an epoxy molding compound. A common gate can be formed on the lead frame 100, 101 to perform the sealing step smoothly. A side of the mold may be tapered, so that the sealing part 26 can be easily removed from within the mold. [0046] An alternative sealing process could employ the use of a liquid type sealing material. If a liquid type sealing material is to be used, a first step of the sealing process would involve the placement of the lead frame 100, 101 onto a horizontal surface. In a second step, a common contact bead of hardenable adhesive material (e.g., a liquid-type sealing material) can be coated on the lead frame 100, 101 to form a closed angle dam at a predetermined area of the leads 10 along the circumference of the semiconductor chip 20. In a third step, the dam is hardened through a process such as heating at a temperature of about 140� Celsius for one hour. In a fourth step, the hardenable adhesive material is coated in the inside of the dam to form the complete sealing part. In the final step, the sealing part is hardened and formed on the lead frame 100, 101 by heating at a temperature of about 140� Celsius for about one hour. [0047] In the fifth step S5 of the present manufacturing method, specific areas of the lead frame 100, 101 which are not covered with the sealing part 26 and include the second surfaces 8 b, 6 b, 4 b, 10 b of the chip mounting board 8, ground ring 6, tie bars 4 and leads 10, respectively, may be plated with the common plating metal which itself can be mounted to the motherboard. Examples of a suitable plating metal include gold, nickel, palladium, inconel, solder of lead and tin, or tantalum according to the application field. The plating step may be omitted if the metal used for forming the lead frame 100, 101 does not require the plating or a pre-plating. For example, the plating step may be omitted in the event that the metal strip used for manufacturing the lead frame 100, 101 is copper plated with nickel palladium. [0048] Referring now to FIGS. 12 and 18, a sixth step S6 of the present manufacturing method is a singulation step. In the singulation step, the lead frame 100, 101 on which the sealing part 26 is formed is itself cut. That is, a specific area of each of the leads 10 which is inside of the corresponding dambar 12 is cut. The cutting is carried out by completely passing the second surface 10 b of each of the leads 10. Furthermore, each of the tie bars 4 on the outside of the sealing part 26 is also cut. Finally, all areas which are positioned between the lead frame 100, 101 and the sealing part 26 are removed during the singulation step. [0049] The singulation step can be carried out using a punch, a saw, or an equivalent cutting tool. For example, the punch or saw can be used in the outside of the sealing part 26. If the punch is used, the semiconductor package 200 can be completely cut from the lead frame 100, 101 by one punching motion. It is contemplated that the cutting of the leads 10 and tie bars 4 within the dambars 12 in the punching operation may occur when the lead frame 100, 101 is turned over, i.e., flipped over from the orientation shown in FIG. 18. The cutting position can change the cut areas of each of the leads 10 or the tie bars 4 (which each extend to side surfaces of the sealing part 26) from about 0.0 to about 0.5 millimeters. [0050] In the semiconductor package 200 including the lead frame 100 or the lead frame 101 and the corresponding manufacturing method, the conductive wires 24 for ground are bonded to those sections of the first surface 6 a of the ground ring 6 corresponding to the second surface 6 b, i.e., the surface in direct contact to the heat block during the wire bonding process, thereby restricting the bouncing phenomenon of the ground ring 6 during the wire bonding process. Therefore, the wire bonding is optimally performed, thereby improving the yield rate associated with the process. As indicated above, the present invention improves the yield rate of the wire bonding process due to the avoidance of the bouncing phenomenon as a result of not attempting to perform the wire bonding on those portions of the first surface 6 a of the ground ring 6 corresponding to (i.e., disposed in opposed relation to) the third surfaces 6 c which do not contact and are spaced from the heat block. [0051] Moreover, in accordance with the present invention, the first and third surfaces 8 a, 8 c of the chip mounting board 8, the first and third surfaces 10 a, 10 c of each of the leads 10, and the first and third surfaces 6 a, 6 c of the ground ring 6 are located inside of (are encapsulated by) the sealing part 26, thereby improving the bonding strength between the chip mounting board 8, leads 10, ground ring 6 and the sealing part 26. Since, in the present invention, the first and third surfaces 6 a, 6 c of the ground ring 6 are located inside the sealing part 26, and the ground ring 6 is connected to the chip mounting board 8 (via the tie bars 4), the bonding strength between the chip mounting board 8 and the sealing part 26 is improved over semiconductor packages known in the prior art. [0052] Moreover, in the semiconductor package 200 of the present invention, the ground ring 6 (as opposed to the leads 10) is used as the vehicle for grounding the semiconductor chip 20, thereby having the effect of making more of the leads 10 available for processing signal from the semiconductor chip 20. More particularly, the input-output pads 22 of the semiconductor chip 20 for ground are all bonded not to the leads 10, but to the ground ring 6, thus allowing all of the leads 10 of the lead frame 100, 101 to be used for the remaining input-output pads 22 for power supply and/or for signal transmission. Therefore, it is not necessary to manufacture the lead frame 100, 101 as a fine-pitched lead frame or a large-sized lead frame as occurs in the prior art as explained above. [0053] This disclosure provides exemplary embodiments of the present invention. The scope of the present invention is not limited by these exemplary embodiments. Numerous variations, whether explicitly provided for by the specification or implied by the specification, such as variations in structure, dimension, type of material or manufacturing process may be implemented by one of skill in the art in view of this disclosure. Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5981314 *Oct 31, 1996Nov 9, 1999Amkor Technology, Inc.Near chip size integrated circuit packageUS6339252 *Jun 13, 2000Jan 15, 2002Amkor Technology, Inc.Electronic device package and leadframeUS6501161 *Oct 13, 2000Dec 31, 2002Amkor Technology, Inc.Semiconductor package having increased solder joint strengthUS6545347 *Mar 6, 2001Apr 8, 2003Asat, LimitedEnhanced leadless chip carrierUS6611048 *Aug 25, 2000Aug 26, 2003Skyworks Solutions, Inc.Exposed paddle leadframe for semiconductor die packagingUS6646339 *Oct 13, 2000Nov 11, 2003Amkor Technology, Inc.Thin and heat radiant semiconductor package and method for manufacturingUSRE36907 *Oct 9, 1997Oct 10, 2000Integrated Device Technology, Inc.Leadframe with power and ground planes* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS6750545Feb 28, 2003Jun 15, 2004Amkor Technology, Inc.Semiconductor package capable of die stackingUS6777789Jan 10, 2003Aug 17, 2004Amkor Technology, Inc.Mounting for a package containing a chipUS6781223 *May 17, 2002Aug 24, 2004Fujitsu LimitedSemiconductor device having a signal lead exposed on the undersurface of a sealing resin with an air gap between the signal lead and a mounting substrateUS6794740Mar 13, 2003Sep 21, 2004Amkor Technology, Inc.Leadframe package for semiconductor devicesUS6798046 *Jan 22, 2002Sep 28, 2004Amkor Technology, Inc.Semiconductor package including ring structure connected to leads with vertically downset inner endsUS6798047Dec 26, 2002Sep 28, 2004Amkor Technology, Inc.Pre-molded leadframeUS6833609Jan 30, 2003Dec 21, 2004Amkor Technology, Inc.Integrated circuit device packages and substrates for making the packagesUS6838751 *Mar 6, 2002Jan 4, 2005Freescale Semiconductor Inc.Multi-row leadframeUS7109065 *Jul 12, 2004Sep 19, 2006Samsung Electronics Co., Ltd.Bumped chip carrier package using lead frame and method for manufacturing the sameUS7135760 *May 23, 2003Nov 14, 2006St Assembly Test Services Ltd.Moisture resistant integrated circuit leadframe packageUS7183134Aug 31, 2004Feb 27, 2007Micron Technology, Inc.Ultrathin leadframe BGA circuit packageUS7294911 *Aug 29, 2002Nov 13, 2007Micron Technology, Inc.Ultrathin leadframe BGA circuit packageUS7671474Feb 15, 2006Mar 2, 2010Nxp B.V.Integrated circuit package device with improved bond pad connections, a lead-frame and an electronic deviceUS7687893Dec 27, 2006Mar 30, 2010Amkor Technology, Inc.Semiconductor package having leadframe with exposed anchor padsUS7687899Mar 30, 2010Amkor Technology, Inc.Dual laminate package structure with embedded elementsUS7692286Aug 5, 2008Apr 6, 2010Amkor Technology, Inc.Two-sided fan-out wafer escape packageUS7714431Nov 28, 2006May 11, 2010Amkor Technology, Inc.Electronic component package comprising fan-out and fan-in tracesUS7723210Jun 6, 2007May 25, 2010Amkor Technology, Inc.Direct-write wafer level chip scale packageUS7723852Jan 21, 2008May 25, 2010Amkor Technology, Inc.Stacked semiconductor package and method of making sameUS7728412 *Jan 15, 2008Jun 1, 2010Renesas Technology Corp.Semiconductor device having plurality of leadsUS7732258 *Aug 18, 2008Jun 8, 2010Samsung Electronics Co., Ltd.Lead frame and method for fabricating semiconductor package employing the sameUS7732899Feb 4, 2009Jun 8, 2010Amkor Technology, Inc.Etch singulated semiconductor packageUS7768135Aug 3, 2010Amkor Technology, Inc.Semiconductor package with fast power-up cycle and method of making sameUS7777351Oct 1, 2007Aug 17, 2010Amkor Technology, Inc.Thin stacked interposer packageUS7808084May 6, 2008Oct 5, 2010Amkor Technology, Inc.Semiconductor package with half-etched locking featuresUS7816186 *Mar 6, 2007Oct 19, 2010Unisem (Mauritius) Holdings LimitedMethod for making QFN package with power and ground ringsUS7829990Nov 9, 2010Amkor Technology, Inc.Stackable semiconductor package including laminate interposerUS7847386Dec 7, 2010Amkor Technology, Inc.Reduced size stacked semiconductor package and method of making the sameUS7847392Dec 7, 2010Amkor Technology, Inc.Semiconductor device including leadframe with increased I/OUS7872343Jan 18, 2011Amkor Technology, Inc.Dual laminate package structure with embedded elementsUS7875963Nov 21, 2008Jan 25, 2011Amkor Technology, Inc.Semiconductor device including leadframe having power bars and increased I/OUS7902649 *Mar 8, 2011Chipmos Technologies Inc.Leadframe for leadless package, structure and manufacturing method using the sameUS7902660May 24, 2006Mar 8, 2011Amkor Technology, Inc.Substrate for semiconductor device and manufacturing method thereofUS7906855Apr 12, 2010Mar 15, 2011Amkor Technology, Inc.Stacked semiconductor package and method of making sameUS7928542Mar 6, 2009Apr 19, 2011Amkor Technology, Inc.Lead frame for semiconductor packageUS7932595Mar 19, 2010Apr 26, 2011Amkor Technology, Inc.Electronic component package comprising fan-out tracesUS7956453Jun 7, 2011Amkor Technology, Inc.Semiconductor package with patterning layer and method of making sameUS7960818Jun 14, 2011Amkor Technology, Inc.Conformal shield on punch QFN semiconductor packageUS7968998Jun 21, 2006Jun 28, 2011Amkor Technology, Inc.Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor packageUS7977163Jul 2, 2009Jul 12, 2011Amkor Technology, Inc.Embedded electronic component package fabrication methodUS7977774Jul 10, 2007Jul 12, 2011Amkor Technology, Inc.Fusion quad flat semiconductor packageUS7982297Mar 6, 2007Jul 19, 2011Amkor Technology, Inc.Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the sameUS7982298Dec 3, 2008Jul 19, 2011Amkor Technology, Inc.Package in package semiconductor deviceUS7989933Oct 6, 2008Aug 2, 2011Amkor Technology, Inc.Increased I/O leadframe and semiconductor device including sameUS8008758Oct 27, 2008Aug 30, 2011Amkor Technology, Inc.Semiconductor device with increased I/O leadframeUS8026589Feb 23, 2009Sep 27, 2011Amkor Technology, Inc.Reduced profile stackable semiconductor packageUS8058715Jan 9, 2009Nov 15, 2011Amkor Technology, Inc.Package in package device for RF transceiver moduleUS8067821Apr 10, 2008Nov 29, 2011Amkor Technology, Inc.Flat semiconductor package with half package moldingUS8072050Nov 18, 2008Dec 6, 2011Amkor Technology, Inc.Semiconductor device with increased I/O leadframe including passive deviceUS8084868Jun 18, 2010Dec 27, 2011Amkor Technology, Inc.Semiconductor package with fast power-up cycle and method of making sameUS8089141Jan 25, 2010Jan 3, 2012Amkor Technology, Inc.Semiconductor package having leadframe with exposed anchor padsUS8089145Nov 17, 2008Jan 3, 2012Amkor Technology, Inc.Semiconductor device including increased capacity leadframeUS8089159Oct 3, 2007Jan 3, 2012Amkor Technology, Inc.Semiconductor package with increased I/O density and method of making the sameUS8089166 *Dec 30, 2006Jan 3, 2012Stats Chippac Ltd.Integrated circuit package with top padUS8102037Jan 24, 2012Amkor Technology, Inc.Leadframe for semiconductor packageUS8105876 *Jan 31, 2012Chipmos Technologies Inc.Leadframe for leadless package, structure and manufacturing method using the sameUS8106494 *Jan 31, 2012Chipmos Technologies Inc.Leadframe for leadless package, structure and manufacturing method using the sameUS8119455Mar 18, 2011Feb 21, 2012Amkor Technology, Inc.Wafer level package fabrication methodUS8125064Jul 28, 2008Feb 28, 2012Amkor Technology, Inc.Increased I/O semiconductor package and method of making sameUS8154111Sep 15, 2003Apr 10, 2012Amkor Technology, Inc.Near chip size semiconductor packageUS8184453Jul 31, 2008May 22, 2012Amkor Technology, Inc.Increased capacity semiconductor packageUS8188579Dec 10, 2010May 29, 2012Amkor Technology, Inc.Semiconductor device including leadframe having power bars and increased I/OUS8188584Mar 19, 2010May 29, 2012Amkor Technology, Inc.Direct-write wafer level chip scale packageUS8227921Jul 24, 2012Amkor Technology, Inc.Semiconductor package with increased I/O density and method of making sameUS8283757 *Oct 9, 2012Mediatek Inc.Quad flat package with exposed common electrode barsUS8283767Dec 9, 2010Oct 9, 2012Amkor Technology, Inc.Dual laminate package structure with embedded elementsUS8294276May 27, 2010Oct 23, 2012Amkor Technology, Inc.Semiconductor device and fabricating method thereofUS8298866Oct 30, 2012Amkor Technology, Inc.Wafer level package and fabrication methodUS8299602Oct 26, 2010Oct 30, 2012Amkor Technology, Inc.Semiconductor device including leadframe with increased I/OUS8304866Jun 2, 2011Nov 6, 2012Amkor Technology, Inc.Fusion quad flat semiconductor packageUS8318287Nov 27, 2012Amkor Technology, Inc.Integrated circuit package and method of making the sameUS8319338Nov 27, 2012Amkor Technology, Inc.Thin stacked interposer packageUS8324511Apr 6, 2010Dec 4, 2012Amkor Technology, Inc.Through via nub reveal method and structureUS8390130Mar 5, 2013Amkor Technology, Inc.Through via recessed reveal structure and methodUS8410585Mar 10, 2006Apr 2, 2013Amkor Technology, Inc.Leadframe and semiconductor package made using the leadframeUS8422243 *Dec 13, 2006Apr 16, 2013Stats Chippac Ltd.Integrated circuit package system employing a support structure with a recessUS8432023 *Jun 15, 2011Apr 30, 2013Amkor Technology, Inc.Increased I/O leadframe and semiconductor device including sameUS8440554Aug 2, 2010May 14, 2013Amkor Technology, Inc.Through via connected backside embedded circuit features structure and methodUS8441110May 17, 2011May 14, 2013Amkor Technology, Inc.Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor packageUS8486764Sep 26, 2012Jul 16, 2013Amkor Technology, Inc.Wafer level package and fabrication methodUS8487420Dec 8, 2008Jul 16, 2013Amkor Technology, Inc.Package in package semiconductor device with film over wireUS8487445Oct 5, 2010Jul 16, 2013Amkor Technology, Inc.Semiconductor device having through electrodes protruding from dielectric layerUS8501543May 16, 2012Aug 6, 2013Amkor Technology, Inc.Direct-write wafer level chip scale packageUS8552548Nov 29, 2011Oct 8, 2013Amkor Technology, Inc.Conductive pad on protruding through electrode semiconductor deviceUS8558365Sep 27, 2011Oct 15, 2013Amkor Technology, Inc.Package in package device for RF transceiver moduleUS8575742Apr 6, 2009Nov 5, 2013Amkor Technology, Inc.Semiconductor device with increased I/O leadframe including power barsUS8648450Jan 27, 2011Feb 11, 2014Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and landsUS8674485Dec 8, 2010Mar 18, 2014Amkor Technology, Inc.Semiconductor device including leadframe with downsetsUS8680656Jan 5, 2009Mar 25, 2014Amkor Technology, Inc.Leadframe structure for concentrated photovoltaic receiver packageUS8691632Jun 14, 2013Apr 8, 2014Amkor Technology, Inc.Wafer level package and fabrication methodUS8710649Sep 5, 2013Apr 29, 2014Amkor Technology, Inc.Wafer level package and fabrication methodUS8729682May 3, 2011May 20, 2014Amkor Technology, Inc.Conformal shield on punch QFN semiconductor packageUS8729710Apr 26, 2011May 20, 2014Amkor Technology, Inc.Semiconductor package with patterning layer and method of making sameUS8791501Dec 3, 2010Jul 29, 2014Amkor Technology, Inc.Integrated passive device structure and methodUS8796561Oct 5, 2009Aug 5, 2014Amkor Technology, Inc.Fan out build up substrate stackable package and methodUS8823152Jul 12, 2011Sep 2, 2014Amkor Technology, Inc.Semiconductor device with increased I/O leadframeUS8853836Oct 29, 2012Oct 7, 2014Amkor Technology, Inc.Integrated circuit package and method of making the sameUS8900995Jun 26, 2013Dec 2, 2014Amkor Technology, Inc.Semiconductor device and manufacturing method thereofUS8937381Dec 3, 2009Jan 20, 2015Amkor Technology, Inc.Thin stackable package and methodUS8952522Apr 29, 2014Feb 10, 2015Amkor Technology, Inc.Wafer level package and fabrication methodUS8963301Dec 27, 2013Feb 24, 2015Amkor Technology, Inc.Integrated circuit package and method of making the sameUS8981572Sep 4, 2013Mar 17, 2015Amkor Technology, Inc.Conductive pad on protruding through electrode semiconductor deviceUS9048298Mar 29, 2012Jun 2, 2015Amkor Technology, Inc.Backside warpage control structure and fabrication methodUS9054117Dec 30, 2014Jun 9, 2015Amkor Technology, Inc.Wafer level package and fabrication methodUS9082833Jan 31, 2013Jul 14, 2015Amkor Technology, Inc.Through via recessed reveal structure and methodUS9129943Mar 29, 2012Sep 8, 2015Amkor Technology, Inc.Embedded component package and fabrication methodUS9159672Apr 12, 2013Oct 13, 2015Amkor Technology, Inc.Through via connected backside embedded circuit features structure and methodUS9184118May 2, 2014Nov 10, 2015Amkor Technology Inc.Micro lead frame structure having reinforcing portions and methodUS9184148Oct 22, 2014Nov 10, 2015Amkor Technology, Inc.Semiconductor package and method thereforUS9224676Jan 8, 2015Dec 29, 2015Amkor Technology, Inc.Integrated circuit package and method of making the sameUS20030168719 *Mar 6, 2002Sep 11, 2003Cheng Man HonMulti-row leadframeUS20040061205 *May 23, 2003Apr 1, 2004St Assembly Test Services Ltd.Moisture resistant integrated circuit leadframe packageUS20040253764 *Jul 12, 2004Dec 16, 2004Samsung Electronics Co., Ltd.Bumped chip carrier package using lead frame and method for manufacturing the sameUS20050026386 *Aug 31, 2004Feb 3, 2005Micron Technology, Inc.Ultrathin leadframe BGA circuit packageUS20050098863 *Jun 15, 2004May 12, 2005Kim Tae-HunLead frame and method for fabricating semiconductor package employing the sameUS20070099344 *Dec 18, 2006May 3, 2007Micron Technology, Inc.Ultrathin leadframe BGA circuit packageUS20070108609 *Sep 11, 2006May 17, 2007Samsung Electronics Co., Ltd.Bumped chip carrier package using lead frame and method for manufacturing the sameUS20070215990 *Mar 6, 2007Sep 20, 2007Advanced Interconnect Technologies Limited, A Corporation Of The Country Of MauritiusMethod for making QFN package with power and ground ringsUS20080135992 *Jan 15, 2008Jun 12, 2008Noriyuki TakahashiSemiconductor device having plurality of leadsUS20080142938 *Dec 13, 2006Jun 19, 2008Stats Chippac Ltd.Integrated circuit package system employing a support structure with a recessUS20080157401 *Dec 30, 2006Jul 3, 2008Kim OhsugIntegrated circuit package with top padUS20080258279 *Nov 2, 2007Oct 23, 2008Chipmos Technologies Inc.Leadframe for leadless package, structure and manufacturing method using the sameUS20080265384 *Feb 15, 2006Oct 30, 2008Nxp B.V.Integrated Circuit Package Device With Improved Bond Pad Connections, a Lead-Frame and an Electronic DeviceUS20100207260 *Aug 19, 2010Mediatek Inc.Quad flat package with exposed common electrode barsUS20110133322 *Jun 9, 2011Chipmos Technologies Inc.Leadframe for leadless package, structure and manufacturing method using the sameUS20110136299 *Jun 9, 2011Chipmos Technologies Inc.Leadframe for leadless package, structure and manufacturing method using the sameUSRE41510 *Mar 20, 2009Aug 17, 2010Infineon Technologies AgLead frameWO2006090304A1 *Feb 15, 2006Aug 31, 2006Koninkl Philips Electronics NvAn integrated circuit package device with improved bond pad connections, a leadframe and an electronic device* Cited by examinerClassifications U.S. Classification257/666, 438/123, 257/670, 257/E23.037, 257/676, 257/E23.046, 438/121International ClassificationH01L23/495Cooperative ClassificationH01L2224/85464, H01L2224/85439, H01L2224/8547, H01L2224/85455, H01L2224/85444, H01L2224/45144, H01L2224/45124, H01L2224/05599, H01L24/45, H01L2924/181, H01L2924/00014, H01L24/48, H01L2224/48253, H01L2224/92247, H01L2924/01078, H01L23/49541, H01L2224/92, H01L2924/01079, H01L23/49548, H01L2224/73265, H01L2224/32245, H01L23/49503, H01L2224/48247, H01L2224/48091, H01L23/3107, H01L2924/01046European ClassificationH01L23/495G, H01L23/31H, H01L23/495G4, H01L23/495ALegal EventsDateCodeEventDescriptionDec 10, 2001ASAssignmentNov 2, 2004ASAssignmentJan 3, 2006ASAssignmentOwner name: BANK OF AMERICA, N.A., TEXASFree format text: SECURITY AGREEMENT;ASSIGNOR:AMKOR TECHNOLOGY, INC.;REEL/FRAME:017379/0630Effective date: 20051123Sep 28, 2007FPAYFee paymentYear of fee payment: 4Oct 8, 2007REMIMaintenance fee reminder mailedSep 23, 2011FPAYFee paymentYear of fee payment: 8Sep 30, 2015FPAYFee paymentYear of fee payment: 12RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services