Source: http://www.google.es/patents/US5977613?dq=flatulence
Timestamp: 2016-05-01 21:27:46
Document Index: 282960168

Matched Legal Cases: ['art.\n6', 'art.\n7', 'art.\n17', 'art.\n18', 'art.\n19', 'art 81', 'art 81', 'art 83', 'arts 71', 'arts 71', 'arts 71', 'arts 72', 'arts 71', 'arts 71', 'arts 71', 'arts 71', 'art 71', 'arts 71', 'art 11', 'art 11', 'art 11', 'art 11', 'art 11', 'art 11', 'art 11', 'art 12', 'art 12', 'art 13', 'art 13', 'arts 12', 'arts 12', 'arts 12', 'arts 12', 'arts 12', 'arts 12', 'arts 12', 'art 18', 'arts 11', 'arts 11', 'arts 11', 'arts 11', 'arts 11', 'art 31', 'art 31', 'art 31', 'art 35', 'art 36', 'art 35', 'art 36', 'arts 35', 'arts 35', 'arts 11', 'arts 11', 'art 11', 'art 36', 'arts 12', 'art 36', 'art 11', 'art 11', 'art 12', 'art 12', 'art 13', 'arts 12', 'arts 11', 'arts 11', 'art 11', 'arts 12', 'arts 11', 'art 42', 'arts 11', 'art 35', 'art 36', 'art 18', 'art 35', 'art 35', 'art 35', 'art 36', 'art 36', 'art 36', 'art 35', 'art 36', 'arts 11', 'art 35', 'art 36', 'arts 11', 'arts 35', 'arts 11', 'art 18', 'arts 11', 'art 18', 'arts 11', 'arts 11', 'arts 11', 'art 18', 'arts 11', 'arts 12', 'arts 12']

Patente US5977613 - Electronic component, method for making the same, and lead frame and mold ... - Google PatentesB�squeda Im�genes Maps Play YouTube Noticias Gmail Drive M�s »Iniciar sesi�nPatentesA lead has a thick part having a thickness of 0.2 mm and a thin part having a thickness of 0.1 mm. The thin part is formed having a greater width than the thick part for preventing the lead from slipping from a resin. A semiconductor chip is fixed on the thin part using a conductive adhesive. A lateral...http://www.google.es/patents/US5977613?utm_source=gb-gplus-sharePatente US5977613 - Electronic component, method for making the same, and lead frame and mold assembly for use therein B�squeda avanzada de patentes N�mero de publicaci�nUS5977613 ATipo de publicaci�nConcesi�n N�mero de solicitudUS 08/811,606 Fecha de publicaci�n2 Nov 1999 Fecha de presentaci�n4 Mar 1997 Fecha de prioridad7 Mar 1996TarifaPagadasTambi�n publicado comoCN1155083C, CN1163478A, EP0794572A2, EP0794572A3, EP1517371A2, EP1517371A3, EP1517372A2, US6187614 N�mero de publicaci�n08811606, 811606, US 5977613 A, US 5977613A, US-A-5977613, US5977613 A, US5977613A InventoresHirofumi Takata, Tadashi Tanida Cesionario originalMatsushita Electronics CorporationExportar citaBiBTeX, EndNote, RefManCitas de patentes (6), Citada por (166), Clasificaciones (44), Eventos legales (8) Enlaces externos: USPTO, Cesi�n de USPTO, EspacenetElectronic component, method for making the same, and lead frame and mold assembly for use therein
US 5977613 A Resumen
A lead has a thick part having a thickness of 0.2 mm and a thin part having a thickness of 0.1 mm. The thin part is formed having a greater width than the thick part for preventing the lead from slipping from a resin. A semiconductor chip is fixed on the thin part using a conductive adhesive. A lateral surface of the thick part and a lateral surface of the resin are simultaneously formed by a single cut so that the thick part's lateral surface is located at a lower end area of the resin's lateral surface and these surfaces are exposed forming the same plane. A bottom surface of the thick part projects by from 0.03 mm to 0.05 mm from the resin bottom surface to meet lead stand-off specifications. Thick parts of other leads electrically connected with electrodes on the semiconductor chip with Au wires, are likewise exposed at the resin lateral surface and project from the resin bottom surface. Such arrangements realize high density mounting of electronic components onto a printed board.
Im�genes(18) Reclamaciones(29)
1. An electronic component of a resin molded package type, said electronic component comprising:(a) an electronic element; (b) a lead which is electrically connected with said electronic element, said lead having a thin part and having a thick part which is formed to provide a step on a bottom surface of said lead; and (c) a resin which encapsulates said electronic element and said lead; wherein a lateral surface of said thick part is exposed at a lower end area of a lateral surface of said resin. 2. The electronic component of claim 1, wherein said lead is formed of a soft material which cuts easily.
3. The electronic component of claim 1, wherein said exposed lateral surface of said thick part is plated.
4. The electronic component of claim 1, wherein a bottom surface of said thick part is exposed at a bottom surface of said resin.
5. The electronic component of claim 4, wherein plating is applied only to said exposed bottom surface of said thick part.
6. The electronic component of claim 4, wherein said exposed bottom surface of said thick part is continuous with said exposed lateral surface of said thick part.
7. The electronic component of claim 6, wherein said exposed bottom surface and exposed lateral surface of said thick part are plated.
8. The electronic component of claim 4, wherein said exposed bottom surface of said thick part slightly projects from said bottom surface of said resin.
9. The electronic component of claim 4, wherein said bottom surface of said resin has, around said exposed bottom surface of said thick part, portions defining grooves.
10. The electronic component of claim 1, wherein said resin has a top surface the periphery of which is provided with either a chamfer or a step.
11. The electronic component of claim 1, wherein at least a portion of each of four lateral surfaces of said resin is formed by cutting.
12. The electronic component of claim 1, wherein said lateral surface of said resin has a cut surface formed at the time of cutting said lead and a non-cut surface formed at the time of performing said encapsulation process.
13. The electronic component of claim 12, wherein said cut surface of said resin's lateral surface is perpendicular to said resin's bottom surface and wherein said non-cut surface of said resin's lateral surface tilts with respect to said resin's bottom surface.
14. The electronic component of claim 12, wherein said cut surface of said resin's lateral surface is formed, being perpendicular with respect to said resin's bottom surface at a lower end area of said resin's lateral surface.
15. The electronic component of claim 12, wherein each of lower end areas of four lateral surfaces of said resin is formed by cutting, being perpendicular with respect to said bottom surface of said resin.
16. The electronic component of claim 4, wherein said exposed bottom surface of said thick part projects, from said bottom surface of said resin, by a length less than a difference in thickness between said thin part and said thick part.
17. The electronic component of claim 1, wherein said thin part is greater in top surface width than said thick part.
18. The electronic component of claim 1, wherein said thin part has a top surface whose area is greater than the area of said electronic element and wherein said electronic element is fixed onto said thin part.
19. The electronic component of claim 1, wherein said thin part is provided with a notch, said notch acting as a prevention means for preventing said lead from slipping from said resin.
20. A plate-like lead frame for use in fabrication of an electronic component of a resin molded package type, said lead frame comprising:(a) a rectangular exterior frame; (b) a plurality of bridge parts which are formed into a lattice so as to establish connections between a pair of opposite sides of said rectangular exterior frame as well as between another pair of opposite sides thereof; and (c) a plurality of sets of lead parts which extend towards respective lattice open spaces which are horizontally and perpendicularly, and two-dimensionally defined by said bridge parts. 21. The lead frame of claim 20, each said lead part comprising:(a) a base end having the same thickness as said exterior frame and said bridge part; and (b) a leading end which is formed, having a width greater than the width of said base end and having a thickness smaller than the thickness of said base end so as to form a step on the side of a bottom surface thereof. 22. The lead frame of claim 21, wherein a specific lead part of said plurality of sets of lead parts is provided with a leading end whose top surface area is greater than the area of an electronic element that is fixed thereon.
23. The lead frame of claim 21, wherein a specific lead part of said plurality of sets of lead parts is provided with a notch that is a prevention against lead slipping from a resin after a resin molding is performed.
24. The lead frame of claim 20, wherein said rectangular exterior frame has at four corners thereof portions defining holes for positioning which are used in performing a resin molding process as well as in cutting said plurality of sets of lead parts.
25. The lead frame of claim 20, wherein said rectangular exterior frame has at one side thereof portions defining a plurality of feed holes.
26. A mold assembly for use in fabrication of an electronic component of a resin molded package type, said mold assembly comprising:(a) a lower mold element onto which a lead frame with a plurality of electronic elements which are arranged horizontally and perpendicularly, and two-dimensionally is placed; (b) an upper mold element that defines a plurality of cavities which are horizontally and perpendicularly, and two-dimensionally arranged correspondingly to said plurality of electronic elements and which are communicated with one another at least in one direction; and (c) common gates through which a resin is injected into said plurality of cavities. 27. The mold assembly of claim 26, wherein said plurality of cavities are communicated with one another via open spaces having the same height as said cavities.
28. The mold assembly of claim 26, wherein said upper mold element is provided with a plurality of recesses, each of said recesses having a depth capable of forming most of each said cavity.
29. The mold assembly of claim 26, wherein at least one of said upper and lower mold elements is provided with pins which are inserted into holes for positioning formed in an exterior frame of said lead frame.
The present invention relates generally to electronic components of resin molded package type, and, more particularly, to electronic components suitable for surface mount technology.
Electronic components of the surface mount type are well known. FIG. 22 shows an external view of a conventional electronic component of the surface mount type which incorporates therein a semiconductor chip (an electronic element). Electronic component 70, shown in FIG. 22, has elongated, first to third leads 71-73. 74 is a resin having the form of a rectangular parallelepiped which encapsulates a semiconductor chip. Each lead 71-73 horizontally stretches out from opposite lateral surfaces of resin 74 and has an L-shaped bent. The bottom dimensions of resin 74 is 1.6 mm�0.8 mm, and each lead 71-73 projects from resin 74 for from 0.4 mm to 0.6 mm. To prevent poor soldering (i.e., defective soldering in which, when mounting electronic component 70 onto a printed board, a good bond is not produced at a junction between the printed board and each lead 71-73), it is required by lead stand-off specifications that the bottom surface of resin 74 floats 0 mm to 0.1 mm on the printed board surface.
FIG. 23 is a plan view of a conventional lead frame for use in the fabrication of electronic component 70. Lead frame 80 of FIG. 23 is formed of a rectangular metal plate that has a uniform thickness and comprises lead formation part 81 and exterior frame 82 for enclosing lead formation part 81. Bridge part 83 is provided which acts as a bridge to connect together opposite sides of exterior frame 82, and a plurality of sets of lead parts 71-73 extend from the opposite sides of exterior frame 82. These lead parts 71-73 are one-dimensionally placed at pitches ranging from 3.0 mm to 4.0 mm, running in the lengthwise direction of lead frame 80.
The fabrication of electronic component 70, that is, the assembly process thereof, comprises a die bonding process, a wire bonding process, a molding process, a deburring process, a lead finishing process, a trimming process, and a forming process. In the die bonding process, semiconductor chips are fixed on the corresponding leading ends of first lead parts 71 of lead frame 80 of FIG. 23 using a conductive adhesive. In the wire bonding process, two electrodes on each semiconductor chip are electrically connected with the leading ends of second and third lead parts 72 and 73 by fine wires of Au (gold). In the molding process, a mold assembly for transfer mold is used for integral encapsulation of the individual semiconductor chips, the Au wires, the leading ends of lead parts 71-73 with resin 74. In this molding process, a plurality of cavities, defined between an upper mold element and a lower mold element, are one-dimensionally arranged, running in the lengthwise direction of lead frame 80 and being isolated from one another. In other words, a resin is injected, from a common runner through respective gates, into each cavity. FIG. 24 shows lead frame 80 that has undergone a molding process. In the deburring process, burrs, formed by resin escaped from fine gaps defined between the mold assembly and the lead frame 80 onto lead parts 71-73, are removed. In the lead finishing process, lead parts 71-73 extending from each resin 74 are solderplated. Deburring is an indispensable process to smooth solderplating. In the trimming process, lead parts 71-73 are cut such that individual electronic components 70 are separated. In the forming process, bending is performed so that each lead part 71-73 has a bent, as shown in FIG. 22.
The above-described conventional electronic component 70 has elongated leads 71-73 which project from lateral surfaces of resin 74. Therefore, electronic component 70 occupies a considerably larger space in comparison with a semiconductor chip (an electronic element), therefore producing the problem that mounting density on a printed board cannot be increased much. Additionally, leads 71-73 which project from resin 74 are vulnerable, which may result in an unexpected change in the lead form at the time of mounting an electronic component 70 onto a printed board, thereby causing defective soldering.
The above-described fabrication method of electronic component 70 requires both a deburring process and a forming process. It is preferred that deburring is eliminated, since the deburring process produces no additional values to products. In the forming process, unexpected lead deformation and the cut of a lead may occur. Further, in the forming process, there are difficulties in always conforming to lead stand-off specifications and there has been the problem that yields tend to drop.
In the above-described lead frame 80, a plurality of sets of lead parts 71-73 are one-dimensionally arranged at a great pitch, therefore producing the problem that the number of electronic components 70 that a single lead frame 80 can yield is small. Metal material for forming lead frame 80 is used inefficiently.
In the above-described conventional mold assembly, a plurality of cavities, which are one-dimensionally arranged at a great pitch corresponding to lead frame 80, are defined between the upper mold element and the lower mold element, so that the number of electronic components 70 that a single molding process can yield is small, resulting in poor productivity.
Accordingly, it is an object of the present invention to provide an improved electronic component of a resin molded package type capable of realizing a higher mounting density on a printed board in comparison with conventional techniques and capable of suppressing lead deformation occurring at the mounting process.
Another object of the present invention is to provide a method for fabricating an electronic component of a resin molded package type capable of eliminating deburring and forming processes thereby providing a high productivity.
Still another object of the present invention is to provide an improved lead frame for use in the fabrication of electronic components of a resin molded package type so that a greater number of electronic components can be taken efficiently in comparison with conventional techniques.
Another object of the present invention is to improve the productivity of mold assembly for use in the fabrication of electronic components of a resin molded package type.
The present invention provides an electronic component of a resin molded package type. This electronic component comprises:
(a) an electronic element;
(b) a lead which is electrically connected with the electronic element; and
(c) a resin which encapsulates the electronic element and the lead;
wherein a lateral surface of the lead and a lateral surface of the resin are simultaneously formed by a single cut such that the lateral surface of the lead is located at a lower end area of the lateral surface of the resin and the lateral surfaces of the lead and the resin are exposed forming the same plane.
Accordingly, the lateral surface of the lead, formed by cutting, is exposed at the lower end area of the lateral surface of the resin. In other words, an area, taken up by an electronic component of this invention on a printed board, is equal to the bottom surface area of the resin. In accordance with the electronic component of the present invention, a higher mounting density on a printed board, as compared with conventional electronic components in which elongated leads project from resin lateral surfaces, is accomplished. Additionally, lead deformation is unlikely to occur when performing a mounting process on a printed board. If it is arranged such that the lead bottom surface slightly projects from a resin bottom surface, lead standoff specifications can be met easily.
More specifically, a lead of an electronic component of the present invention includes a thin part which is electrically connected with an electronic element and a thick part which is formed having a greater thickness than the thin part so as to provide a step on the side of the lead's bottom surface, and a lateral surface of the thick part and the lateral surface of the resin are simultaneously formed by a single cut so that the lateral surface of the thick part is located at a lower end area of the lateral surface of the resin and the lateral surfaces of the thick part and the resin are exposed forming the same plane, and a bottom surface of the thick part is exposed at a bottom surface of the resin. As a result of such arrangement, in performing a high density mounting process on a printed board, a corner part, which is defined by a lateral and a bottom surface of the thick part, is used for external connection. If it is arranged such that the bottom surface of the thick part projects, from the bottom surface of the resin, by a length less than a difference in thickness between the thin part and the thick part, lead stand-off specifications can be met easily while at the same time maintaining insulation between lead thin part and printed board. Arrangements, such as providing a wider top surface to a thin part in comparison with a thick part and forming a notch in a thin part, prevent a lead from slipping from a resin. An electronic element is fixed on a lead thin part.
The present invention provides a method for fabricating an electronic component. This method comprises:
(a) a step of fixing an electronic element on a plate-like lead frame having a lead part;
(b) a step of electrically connecting the electronic element with the lead part;
(c) a step of integrally encapsulating the electronic element and the lead part with a resin; and
(d) a step of cutting the lead frame together with the resin in order that a resin cut surface and a lead cut surface are formed at the same time on a package lateral surface of the electronic component.
As a result of such arrangement, a resin cut surface and a lead cut surface are formed on a package lateral surface at the same time, therefore eliminating the need for performing a deburring process. Additionally, unlike conventional techniques, there is no need to perform a forming process in which an elongated lead is subjected to bending, therefore providing improved yields.
More specifically, in a method of efficiently fabricating a plurality of electronic components of a resin molded package type of this invention, a plate-like lead frame is employed which comprises a plurality of bridge parts which are formed into a lattice and a plurality of sets of lead parts which extend towards a plurality of lattice open spaces which are horizontally and perpendicularly, and two-dimensionally defined by the plurality of bridge parts. This fabrication method comprises the steps of:
(a) over the plate-like lead frame, a step of fixing each of a plurality of electronic elements in a corresponding lattice open space of the plurality of lattice open spaces;
(b) a step of electrically connecting each of the electronic elements with a corresponding set of lead parts of the plurality of sets of lead parts;
(c) a step of encapsulating the plurality of electronic elements and the plurality of sets of lead parts with a resin so that the plurality of electronic elements and the plurality of sets of lead parts are continuous with one another at least in one direction; and
(d) a step of cutting the lead frame together with the resin such that the plurality of sets of lead parts of the lead frame are separated from the plurality of bridge parts respectively and resin cut surfaces and lead cut surfaces are formed at the same time on individual package lateral surfaces of the plurality of electronic components.
The above-described arrangement not only makes it possible to omit deburring and forming processes, but also improves productivity. In the encapsulation step, a resin is injected through common gates into a plurality of cavities which are horizontally and perpendicularly, and two-dimensionally arranged in corresponding manner to the plurality of electronic elements and which are communicated with one another at least in one direction. In the cutting step, the lead frame is cut together with the resin at a width greater than the width of the bridge part of the lead frame in order that resin cut surfaces and lead cut surfaces are formed at the same time on package lateral surfaces of two electronic components of the plurality of electronic components corresponding to two adjacent electronic elements of the plurality of electronic elements.
The present invention provides a lead frame comprising:
(a) a rectangular exterior frame;
(b) a plurality of bridge parts which are formed into a lattice so as to establish connections between a pair of opposite sides of the rectangular exterior frame as well as between another pair of opposite sides thereof; and
(c) a plurality of sets of lead parts which extend towards respective lattice open spaces which are horizontally and perpendicularly, and two-dimensionally defined by the bridge parts.
Such arrangement makes it possible to two-dimensionally and closely place a great number of lead parts on a single lead frame. Accordingly, the number of electronic components that a single lead frame can yield is increased, and metal material for forming a lead frame is used efficiently.
The present invention provides a mold assembly comprising:
(a) a lower mold element onto which a lead frame with a plurality of electronic elements which are arranged horizontally and perpendicularly, and two-dimensionally is placed;
(b) an upper mold element, cooperating with the lower mold element, that defines a plurality of cavities which are horizontally and perpendicularly, and two-dimensionally arranged correspondingly to the plurality of electronic elements and which are communicated with one another at least in one direction; and
(c) common gates through which a resin is injected into the plurality of cavities.
Accordingly, it is possible to closely and two-dimensionally define a plurality of cavities between the upper mold element and the lower mold element, whereby the number of electronic components that a single molding process can yield is increased and the productivity is improved. Additionally, since the plurality of cavities are communicated with one another, this allows a resin to be injected through the common gates into each cavity at high efficiency. Unnecessary portions of the cured resin are removed together with unnecessary portions of the lead frame later.
FIG. 1 is a plan view of an electronic component in accordance with the present invention.
FIG. 2 is a front view of the electronic component of FIG. 1.
FIG. 3 is a cross sectional view of the electronic component taken along the line III--III of FIG. 1.
FIG. 4 is a cross sectional view of the electronic component taken along the line IV--IV of FIG. 1.
FIG. 5 is a plan view of a lead frame for use in the fabrication of the electronic component of FIG. 1.
FIG. 6 is a detail, enlarged plan view of a lead formation part of FIG. 5.
FIG. 7 is a cross sectional view of the lead formation part taken along the line VII--VII of FIG. 6.
FIG. 8 is a cross sectional view of the lead formation part taken along the line VIII--VIII of FIG. 6.
FIG. 9 is a plan view of the lead frame of FIG. 5 after a molding process is completed.
FIG. 10 is a detail, enlarged plan view of a mold part of FIG. 9.
FIG. 11 is a cross sectional view of the mold part taken along the line XI--XI of FIG. 10.
FIG. 12 is a cross sectional view of the mold part taken along the line XII--XII of FIG. 10.
FIG. 13 is a front view of another electronic component in accordance with the present invention.
FIG. 14 is a front view of still another electronic component in accordance with the present invention.
FIG. 15 is a bottom view of another electronic component in accordance with the present invention.
FIG. 16 is a bottom view of still another electronic component in accordance with the present invention.
FIG. 17 is a front view of another electronic component in accordance with the present invention.
FIG. 18 is a cross sectional view of the electronic component taken along the line XVIII--XVIII of FIG. 17.
FIG. 19 is a cross sectional view of the electronic component taken along the line XIX--XIX of FIG. 17.
FIG. 20 is a cross sectional view of the electronic component of FIG. 17 corresponding to FIG. 11.
FIG. 21 is a cross sectional view of the electronic component of FIG. 17 corresponding to FIG. 12.
FIG. 22 is a perspective view of a conventional electronic component.
FIG. 23 is a plan view of a conventional lead frame.
FIG. 24 is a plan view of the lead frame of FIG. 23 after a molding process is completed.
Preferred embodiments of this invention are now described in detail with reference to the accompanying drawings.
FIGS. 1-4 show the appearance and internal structure of an electronic component of a surface mount type in accordance with the present invention. FIG. 1 is a plan view of an electronic component in accordance with the present invention. FIG. 2 is a front view of the electronic component of FIG. 1. FIG. 3 is a cross sectional view of the electronic component taken along the line III--III of FIG. 1. FIG. 4 is a cross sectional view of the electronic component taken along the line IV--IV of FIG. 1. 10 is an electronic component of this invention. This electronic component 10 has a first lead 11, a second lead 12, a third lead 13, a semiconductor chip (an electronic element) 15, and a resin 18. The bottom dimensions of resin 18 having the form of a rectangular parallelepiped are 1.6 mm�0.8 mm. Each of leads 11-13 has the same length, 0.65 mm.
First lead 11 has a thick part 11a whose length, width, and thickness are 0.15 mm, 0.2 mm, and 0.2 mm and a thin part 11b whose length, width, and thickness are 0.5 mm, 0.5 mm, and 0.1 mm. A step of 0.1 mm is provided on the bottom surface side of first lead 11. First lead 11 has a flat top surface. To prevent first lead 11 from slipping from resin 18, thin part 11b has a top surface (0.5 mm�0.5 mm) which is greater in width than thick part's 11a top surface and which is great in area than semiconductor chip 15. Semiconductor chip 15 is fixed on thin part 11b using a conductive adhesive 14. As a result of such arrangement, semiconductor chip 15 is electrically connected, at its bottom surface, with first lead 11. A lateral surface (0.2 mm�0.2 mm) of thick part 11a and a lateral surface of resin 18 are formed at the same time by a single cut such that the lateral surface of thick part 11a is located at a lower end area of the lateral surface of resin 18 and the lateral surfaces of thick part 11a and resin 18 are exposed forming the same plane, in other words these lateral surfaces are flush with each other.
Second lead 12 has a thick part 12a (length: 0.15 mm; width: 0.2 mm, thickness: 0.2 mm) and a thin part 12b (length: 0.5 mm; width: 0.3 mm, thickness: 0.1 mm). Likewise, third lead 13 has a thick part 13a (length: 0.15 mm; width: 0.2 mm, thickness: 0.2 mm) and a thin part 13b (length: 0.5 mm; width: 0.3 mm, thickness: 0.1 mm). A step of 0.1 mm is provided on the bottom sides of second and third leads 12 and 13, and second and third leads 12 and 13 each have a flat top surface. To prevent second and third leads 12 and 13 from slipping from resin 18, thin parts 12b and 13b have top surfaces wider than those of thick parts 12a and 13a. Thin parts 12b and 13b are further provided with notches 12c and 13c which function as means for preventing the leads 12 and 13 from slipping from resin 18. Each notch 12c and 13c has a dimension of 0.08 mm as a depth. Lateral surfaces (0.2 mm�0.2 mm) of thick parts 12a and 13a, and another lateral surface of resin 18 are formed at the same time by a single cut such that the lateral surfaces of thick parts 12a and 13a are located at lower end areas of the lateral surface of resin 18 and the lateral surfaces of thick parts 12a and 13a and resin 18 are exposed forming the same plane, in other words these lateral surfaces are flush with each other. Two electrodes on semiconductor chip 15 are electrically connected with thin parts 12b and 13b of second and third leads 12 and 13 by Au wires 16 and 17. First to third leads 11-13 are formed of soft material that cuts easily such as FeNi alloy, Cu, and Al.
Resin 18 encapsulates most of first to third leads 11-13, semiconductor chip 15, Au wire 16, and Au wire 17. 18a is a peripheral part of the resin top surface. Peripheral part 18a is chamfered. Formed at one corner of the resin top surface is a recess part having a diameter of from 0.2 mm to 0.3 mm. This recess part serves as polarity mark 18b. Each of bottom surfaces (0.15 mm�0.2 mm) of thick parts 11a-13a of first to third leads 11-13 is exposed at resin bottom surface 18c and projects by from 0.03 mm to 0.05 mm so as to meet lead stand-off specifications. Because such a projection length is less than the difference in thickness between thick parts 11a-13a and thin parts 11b-13b (i.e., 0.1 mm), the bottom surfaces of thin parts 11b-13b of first to third leads 11-13 are completely covered with resin 18. The exposed surfaces of first to third leads 11-13 are solderplated such that each of the exposed surfaces is covered with a film of solder the adequate thickness of which is 4-15 μm.
In accordance with electronic component 10 described above, at the time of performing a mounting process on a printed board, a corner part, which is defined between a lateral surface and a bottom surface of each of thick parts 11a-13a, is used for establishing connection with the outside. The corner parts are solderplated therefore providing good solderability during the mounting process. A space, taken up by electronic component 10 on the printed board, is equal to the area of resin bottom surface 18c, which makes it possible to provide higher mounting density on the printed board. Additionally, lead deformation is unlikely to occur.
FIGS. 5-8 respectively illustrate a lead frame for use in the fabrication of electronic component 10 in a plan view, in an enlarged view, in a cross sectional view taken along the line VII--VII, and in another cross sectional view taken along the line VIII--VIII. Lead frame 30 is formed by a metal plate having the form of a rectangular and is comprised of lead formation part 31 for exterior frame 32 for enclosing lead formation part 31. Exterior frame 32 is 20 mm�50 mm and is 0.2 mm thick. Referring to FIG. 5, exterior frame 32 has, at its corner parts, four portions defining respective holes 33 having a diameter of 1 mm for locating the lead frame 30. In addition to the provision of location holes 33, exterior frame 32 has seven portions along one of the long sides thereof, these seven portions defining seven feed holes 34 having a diameter of 2 mm.
As shown in detail in FIGS. 6-8, lead formation part 31 includes a vertical bridge part 35 and a lateral bridge part 36. Vertical bridge part 35 bridges opposite two long sides of exterior frame 32. Lateral bridge part 36 bridges the remaining opposite two short sides of exterior frame 32. Vertical and lateral bridge parts 35 and 36 each have a width of 0.2 mm and a thickness of 0.2 mm. These vertical and lateral bridge parts 35 and 36 define 220 lattice open spaces (11 columns�20 rows). The vertical pitch of the lattice spaces is 1.3 mm and the lateral pitch thereof is 2.1 mm. First to third lead parts 11-13 extend towards the lattice open spaces, in other words 220 sets of first to third lead parts 11-13 are two-dimensionally arranged at the foregoing pitches. These pitches are 1/2 to 1/3 of the conventional ones. First lead part 11 downwardly extends from exterior frame 32 and lateral bridge part 36 by 0.8 mm, while second and third lead parts 12 and 13 upwardly extend from exterior frame 32 and lateral bridge part 36 by 0.8 mm.
Each first lead part 11 has a base end 11a (length: 0.3 mm; width: 0.2 mm; thickness: 0.2 mm) and a leading end 11b (length: 0.5 mm; width: 0.5 mm; thickness: 0.1 mm). A step of 0.1 mm is provided on the bottom surface side of first lead part 11. Leading end 11b has a top surface (0.5 mm�0.5 mm) that is greater in width than base end's 11a top surface.
Each second lead part 12 has a base end 12a (length: 0.3 mm; width: 0.2 mm; thickness: 0.2 mm) and a leading end 12b (length: 0.5 mm; width: 0.3 mm; thickness: 0.1 mm). Likewise, each third lead 13 has a base end 13a (length: 0.3 mm; width: 0.2 mm; thickness: 0.2 mm) and a leading end 13b (length: 0.5 mm; width: 0.3 mm; thickness: 0.1 mm). A step of 0.1 mm is provided on the bottom surface side of second lead part 12, and a step of 0.1 mm is provided on the bottom surface side of third lead part 13. Leading end 12b has a wider top surface than base end 12a, and leading end 13b has a wider top surface than base end 13a. Leading ends 12b and 13b of second and third lead parts 12 and 13 have notches 12c and 13c having a depth of 0.08 mm.
It is possible to form the foregoing steps provided on the bottom surface sides of first to third lead parts 11-13 by coining, etching or pressing. The foregoing seven feed holes 34 are provided at positions corresponding to the second, fifth, eighth, eleventh, thirteenth, sixteenth and nineteenth columns from the left-hand side in the 11�22 lattice (see FIG. 5).
The foregoing lead frame structure allows 220 sets of lead parts 11-13 to be closely and two-dimensionally placed on a single lead frame 30. The number of electronic components 10 that a single lead frame 30 can yield is increased in comparison with conventional techniques, and metal material for forming lead frame 30 is used more efficiently.
The fabrication of the above-described electronic component 10, that is, the assembly process, comprises a die bonding process, a wire bonding process, a molding process, a dicing (cutting) process, and a lead finishing process. In the die bonding process, semiconductor chip 15 is fixed to leading end 11b of first lead part 11 of lead frame 30 using conductive adhesive 14. In the wire bonding process, two electrodes on semiconductor chip 15 are electrically connected with leading ends 12b and 13b of second and third lead parts 12 and 13 by fine Au wires 16 and 17. Both in the die bonding process and in the wire bonding process, feed holes 34, formed in exterior frame 32 of the lead frame, are used for mounting, on a single lead frame 30, 220 semiconductor chips 15. In the molding process, a mold assembly for transfer mold is used for integral encapsulation of most of first to third lead parts 11-13, semiconductor chips 15, and Au wires 16 and 17.
FIGS. 9-12 are views of lead frame 30 after molding is completed. FIG. 9 is a plan view of the post-molding lead frame 30. FIG. 10 is an enlarged view of the post-molding lead frame 30. FIG. 11 is a cross sectional view of the post-molding lead frame 30 taken along the line XI--XI. FIG. 12 is another cross sectional view of the post-molding lead frame 30 taken along the line XII--XII. Referring first to FIG. 9, therein shown are ten common gates 41 for resin introduction, and a mold part 42 defined by an upper mold element and a lower mold element. These ten common gates 41 are provided at positions corresponding to the first, third, fifth, seventh, ninth, twelfth, fourteenth, sixteenth, eighteenth and twentieth columns from the left-hand side of the foregoing lattice structure of lead frame 30 (11 columns�20 rows).
As shown in detail in FIGS. 10-12, at the same time that a resin 18, which has encapsulated most of lead parts 11-13, semiconductor chips 15, and Au wires 16-17, is formed in each of the lattice open spaces, additional resins 43-45 are formed overlying vertical bridge part 35 and lateral bridge part 36. Additional resins 43-45 have the same height as resin 18. Each resin 18 is horizontally and perpendicularly coupled one another via additional resins 43-45. Peripheral part 18a is chamfered and polarity mark 18b is formed at one corner of the top surface, having a diameter of from 0.2 mm to 0.3 mm. Additional resin 43, which is formed as a ridge on vertical bridge part 35, is chamfered at its periphery, and the width of additional resin's 43 top surface is equal to the width of vertical bridge part 35 (i.e., 0.2 mm). In other words, two grooves, which are greater in width at top than at bottom, are formed between two adjacent molding resins 18 facing each other across additional resin 43, along vertical bridge part 35. Likewise, additional resin 44, which is formed as a ridge on lateral bridge part 36, is chamfered at its periphery, and the width of additional resin's 44 top surface is equal to the width of lateral bridge part 36 (0.2 mm). In other words, two grooves, which are greater in width at top than at bottom, are formed between two adjacent molding resins 18 facing each other across additional resin 44, along lateral bridge part 36. Additional resin 45, which is formed overlying a point where vertical bridge part 35 and lateral bridge part 36 cross, is chamfered at its periphery and has a top surface of 0.2 mm�0.2 mm. FIGS. 10-12 show examples in which a series of additional resins 43-45 is formed also on exterior frame 32 of the lead frame.
FIGS. 11 and 12 show upper mold element 51 and lower mold element 52 for use in a molding process. Lead frame 30 having thereon 220 semiconductor chips 15 which are horizontally and perpendicularly, and two-dimensionally arranged, is placed on lower mold element 52. Lower mold element 52 has a forming surface that is provided with a great number of recess parts, thereby allowing the bottom surfaces (0.3 mm�0.2 mm) of base ends 11a-13a of first to third lead parts 11-13, exterior frame 32, vertical bridge part 35, and lateral bridge part 36 to project from resin bottom surface 18c by 0.03 mm to 0.05 mm. Defined between upper mold element 51 and lower mold element 52 are 220 cavities for the formation of molding resin 18 which are arranged horizontally and perpendicularly, and two-dimensionally, and open spaces for the formation of additional resins 43-45 which have the same height as the cavities. These 220 cavities are horizontally and perpendicularly coupled one another through the open spaces. Upper mold element 51 has a forming surface in which many recess parts having a depth capable of defining most of the cavities and most of the communication open spaces for the cavities are formed. The cavities and the communication open spaces of the cavities are easily filled with a resin that is injected from a common runner through the foregoing ten common gates 41. The angle and dimensions of each common gate 41 are 30 degrees and 0.4 mm�0.2 mm. Additionally, at least one of upper and lower mold elements 51 and 52 is provided with pins (not shown in the figure) which are inserted into location holes 33 formed in exterior frame 32 of the lead frame. Such an arrangement prevents lead frame 30 from making a displacement with respect to the mold assembly.
In accordance with the above-described mold assembly structure, the 220 semiconductor chips 15 and the 220 sets of first to third lead parts 11-13 are integrally encapsulated by resin. Accordingly, the number of electronic components 10 that a single molding process can yield increases in comparison with conventional fabrication techniques, thereby providing improved productivity. Additionally, most of the appearance of molding resin 18 can be changed freely by replacement of upper mold element 51.
In the dicing process, lead frame 30 is cut together with resins 18, 43, 44, and 45 with a single cutting blade having a width of 0.5 mm in order that resin cut surfaces and lead cut surfaces are formed at the same time at package lateral surfaces of two electronic components 10 corresponding to two adjacent semiconductor chips 15. The cutting blade width is greater, by 0.3 mm, than the width of vertical and lateral bridge parts 35 and 36 of the lead frame (0.2 mm). W1 and W2 of FIGS. 10-12 each indicate a cutting width of 0.5 mm. Location hole 33, formed in exterior frame 32 of the lead frame, is used for identification of a cutting position. The top surfaces of additional resins 43-45 having a width of 0.2 mm are located at the centers of W1 and W2, and grooves, horizontally and perpendicularly formed by chamfer, guide a blade for dicing in a travelling direction. As a result, individual electronic components 10, each of which having a rectangular parallelepiped-like resin 18 whose bottom surface dimensions are 1.6 mm�0.8 mm and first to third leads 11-13 having a length of 0.65 mm, are separated. At this time, in lead frame 30, base portions having a length of 0.15 mm of base ends 11a-13a of each lead part, are discarded. As a result, a cut surface of first lead 11, which has dimensions of 0.2 mm�0.2 mm, is exposed at a lower end area of one lateral surface of resin 18, being flush with the lateral surface of resin 18. In addition, cut surfaces of second and third leads 12 and 13 (0.2 mm�0.2 mm) are exposed at lower end areas of opposite lateral surface of resin 18, being flush with the opposite lateral surface of resin 18. Further, formed on a package bottom surface are projecting surfaces (0.15 mm�0.2 mm) of first to third leads 11-13. As described above, use of a soft material which cuts easily for forming lead frame 30 including first to third lead parts 11-13 reduces wear of a cutting blade for dicing, as a result of which variations in cutting width and reductions in cutting rate are suppressed.
In the lead finishing process, the exposed surfaces of first to third leads 11-13 are solderplated such that the exposed surfaces are covered with a film of solder having a thickness of 4-15 μm. As a result, solder in the form of film is applied onto each cut surface (0.2 mm�0.2 mm) of first to third leads 11-13 formed on the package lateral surface and onto each projecting surface (0.15 mm�0.20 mm) of first to third leads 11-13 formed on the package bottom surface. Other plating may be employed instead of solderplating. In addition, solderplating may be eliminated depending on the material of lead frame 30.
In accordance with the fabrication method of electronic component 10, resin and lead cut surfaces are formed at the same time on a package lateral surface, which makes it possible to eliminate the need for performing a deburring process. In addition, unlike conventional techniques, it is unnecessary to perform a forming process for providing a bent in an elongated lead, which provides an improved yield.
FIGS. 13 and 14 illustrate the appearances of other surface mount type electronic components in accordance with the present invention. Referring to FIG. 13, an electronic component 20 is shown in which, instead of a chamfer, a step is provided at peripheral part 18a of the resin top surface. As in the above-described case, the appearance of resin 18 can be changed freely by replacement of upper mold element 51. Referring now to FIG. 14, an electronic component 21 is illustrated in which resin 18 has the form of a perfect rectangular parallelepiped and the bottom surfaces of thick parts 11a-13a and resin bottom surface 18c are exposed forming the same plane. In this case, lower mold element 52 may have a flat forming surface. Even with the FIG. 14 structure, lead stand-off specifications can be met by subjecting the exposed surfaces of first to third leads 11-13 to solderplating for formation of solder films thereon having a thickness of 4-15 μm. In accordance with electronic component 10 of FIGS. 1-4 or in accordance with electronic component 20 of FIG. 13, a chamfer or a step is provided at peripheral part 18a of the resin top surface, which provides the advantage that, when cutting resin 18, the thickness of resin to be cut is thin in comparison with the case of electronic component 21 of FIG. 14.
In electronic component 21 of FIG. 14, lead thick parts 11a-13a have bottom surfaces which are exposed being flush with resin bottom surface 18c. In such a case, there is the possibility that resin, which has been injected in the molding process, enter between the flat forming surface of the lower mold element and the bottom surfaces of lead thick parts 11a-13a, particularly at the center of the lead frame. FIGS. 15 and 16 show solutions to this problem. FIG. 15 shows electronic component 22 in which T-shaped groove 18d is formed in resin bottom surface 18c. FIG. 16 shows electronic component 23 in which three U-shaped grooves 18e-g are formed in resin bottom surface 18c. These three U-shaped grooves 18e-g are formed in such a way as to enclose lead thick parts 11a-13a, respectively. As a result of such arrangement, the foregoing entering of resin can be prevented because ridges of the lower mold element corresponding to grooves 18d-g achieve a reduction in resin pressure.
With reference to FIGS. 17-19, the appearance and internal structure of another surface mount type electronic component in accordance with the present invention is shown. FIG. 17 is a plan view of the electronic component. FIG. 18 is a cross sectional view of the electronic component taken along the line XVIII--XVIII of FIG. 17. FIG. 19 is a cross sectional view of the electronic component taken along the line XIX--XIX of FIG. 17. In electronic component 24 of FIGS. 17-19, peripheral part 18a of the resin top surface is chamfered and lead thick parts 11a-13a have bottom surfaces which are exposed being flush with resin bottom surface 18c. Electric component 24 has a resin lateral surface which is composed of a cut surface 18x that is formed at a lower end area of the resin lateral surface simultaneously with a lead cut surface by dicing, and a non-cut surface 18y formed by molding. Cut surface 18x of the resin lateral surface is perpendicular to resin bottom surface 18c, and a part of cut surface 18x forms common gate cut surface 18z. This common gate cut surface 18z is located between the cut lateral surfaces of second and third lead thick parts 12a and 13a. Non-cut surface 18y of the resin lateral surface is inclined by an angle of three degrees with respect to resin bottom surface 18c so that molding resin 18 can be withdrawn easily from the mold assembly. The exposed surfaces of first to third leads 11-13 are solderplated. Lead frame 30, shown in FIGS. 5-8, may be used in the fabrication of electronic component 24.
FIGS. 20 and 21, which correspond to FIGS. 11 and 12, shows situations after molding for electronic component 24 is completed. In FIGS. 20 and 21, 51 is an upper mold element. 52 is a lower mold element. 41 is a common gate for resin injection. Defined between upper mold element 51 and lower mold element 52 are 220 cavities which are horizontally and perpendicularly, and two-dimensionally arranged for the formation of molding resins 18. Note that these cavities are communicated with one another through common gates 41 only in the column direction. Common gates 41 are located at positions corresponding to each column of the 11�22 cavities. Lower mold element 52 has a flat forming surface, and, accordingly, elastic sheet 53 is inserted between lower mold element 52 and the lead frame, to prevent the entering of injected resin and to protect the lead bottom surface. In such a case, base ends 12a and 13a of second and third lead parts 12 and 13 of each electronic component are pressed by upper mold element 51 at positions away from the common gate 41. It is possible to prevent the entering of injected resin without elastic sheet 53, depending on the resin pressure.
In accordance with electronic component 24, a cut surface of first lead 11 is exposed at a lower end area of a lateral surface of resin 18, being flush with resin cut surface 18x, and cut surfaces of second and third leads 12 and 13 are exposed at lower end areas of opposite lateral surface of resin 18, being flush with resin cut surface 18x. In addition, molding is performed such that each of the bottom surfaces of first to third leads 11-13 is exposed being flush with resin bottom surface 18c. Further, the exposed cut surfaces and exposed bottom surfaces of first to third leads 11-13 are continuous, and here are formed lead corner parts for connections with the outside. Accordingly, electronic component 24 is a super small component most suitable for surface mount technology.
In each of the aforesaid examples, electric connection between semiconductor chip (electronic element) 15 and second and third leads 12 and 13 may be established by means other than Au wires 16 and 17. Instead of using plate-like lead frame 30, an alternative, which is formed by patterning the like lead frame in an insulating substrate, may be used. In each example, only the exposed bottom surfaces of first to third leads 11-13 may be subjected to solderplating.
The number of leads is not limited to the above-described number. Instead of semiconductor chip 15, any electronic elements may be incorporated into electronic components 10, 20, 21, 22, 23, and 24.
Citas de patentes Patente citada Fecha de presentaci�n Fecha de publicaci�n Solicitante T�tuloUS5172214 *10 Abr 199215 Dic 1992Motorola, Inc.Leadless semiconductor device and method for making the sameUS5521429 *23 Nov 199428 May 1996Sanyo Electric Co., Ltd.Surface-mount flat package semiconductor deviceJPH06132453A * T�tulo no disponibleJPS58122457A * T�tulo no disponibleJPS61128548A * T�tulo no disponibleJPS62112333A * T�tulo no disponible* Citada por examinador Citada por Patente citante Fecha de presentaci�n Fecha de publicaci�n Solicitante T�tuloUS6166430 *4 Feb 199926 Dic 2000Matsushita Electronics CorporationLead frame, method for manufacturing the frame, resin-molded semiconductor device and method for manufacturing the deviceUS6198171 *30 Dic 19996 Mar 2001Siliconware Precision Industries Co., Ltd.Thermally enhanced quad flat non-lead package of semiconductorUS6201292 *1 Abr 199813 Mar 2001Dai Nippon Insatsu Kabushiki KaishaResin-sealed semiconductor device, circuit member used thereforUS6247229 *25 Ago 199919 Jun 2001Ankor Technology, Inc.Method of forming an integrated circuit device package using a plastic tape as a baseUS6252306 *21 Ene 199926 Jun 2001Mitsubishi Denki Kabushiki KaishaMethod of producing semiconductor device and configuration thereof, and lead frame used in said methodUS6281568 *21 Oct 199828 Ago 2001Amkor Technology, Inc.Plastic integrated circuit device package and leadframe having partially undercut leads and die padUS6372546 *9 Abr 200116 Abr 2002Mitsubishi Denki Kabushiki KaishaMethod of producing semiconductor device and configuration thereof, and lead frame used in said methodUS6415505 *15 Nov 19999 Jul 2002Amkor Technology, Inc.Micromachine package fabrication methodUS642020420 Abr 200116 Jul 2002Amkor Technology, Inc.Method of making a plastic package for an optical integrated circuit deviceUS64240318 May 200023 Jul 2002Amkor Technology, Inc.Stackable package with heat sinkUS6427976 *15 Dic 19996 Ago 2002Siliconware Precision Industries Co., Ltd.Lead-frame-based chip-scale package and method of manufacturing the sameUS643327713 Jul 200013 Ago 2002Amkor Technology, Inc.Plastic integrated circuit package and method and leadframe for making the packageUS644863319 Nov 199910 Sep 2002Amkor Technology, Inc.Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulantUS645535614 Sep 199924 Sep 2002Amkor TechnologyMethods for moding a leadframe in plastic integrated circuit devicesUS646936930 Jun 200022 Oct 2002Amkor Technology, Inc.Leadframe having a mold inflow groove and method for makingUS6469398 *21 Mar 200222 Oct 2002Kabushiki Kaisha ToshibaSemiconductor package and manufacturing method thereofUS647582713 Oct 20005 Nov 2002Amkor Technology, Inc.Method for making a semiconductor package having improved defect testing and increased production yieldUS647647812 Nov 19995 Nov 2002Amkor Technology, Inc.Cavity semiconductor package with exposed leads and die padUS650116113 Oct 200031 Dic 2002Amkor Technology, Inc.Semiconductor package having increased solder joint strengthUS65186598 May 200011 Feb 2003Amkor Technology, Inc.Stackable package having a cavity and a lid for an electronic deviceUS652198731 Oct 200018 Feb 2003Amkor Technology, Inc.Plastic integrated circuit device package and method for making the packageUS652540613 Oct 200025 Feb 2003Amkor Technology, Inc.Semiconductor device having increased moisture path and increased solder joint strengthUS655589913 Oct 200029 Abr 2003Amkor Technology, Inc.Semiconductor package leadframe assembly and method of manufactureUS6580161 *23 Ene 200217 Jun 2003Rohm Co., Ltd.Semiconductor device and method of making the sameUS658667722 May 20011 Jul 2003Amkor Technology, Inc.Plastic integrated circuit device package having exposed lead surfaceUS660586519 Oct 200112 Ago 2003Amkor Technology, Inc.Semiconductor package with optimized leadframe bonding strengthUS660586613 Oct 200012 Ago 2003Amkor Technology, Inc.Stackable semiconductor package and method for manufacturing sameUS660836615 Abr 200219 Ago 2003Harry J. FogelsonLead frame with plated end leadsUS661104712 Oct 200126 Ago 2003Amkor Technology, Inc.Semiconductor package with singulation creaseUS66141024 May 20012 Sep 2003Amkor Technology, Inc.Shielded semiconductor leadframe packageUS661643613 Oct 20009 Sep 2003Amkor Technology, Inc.Apparatus for manufacturing semiconductor packagesUS662797613 Oct 200030 Sep 2003Amkor Technology, Inc.Leadframe for semiconductor package and mold for molding the sameUS66279779 May 200230 Sep 2003Amkor Technology, Inc.Semiconductor package including isolated ring structureUS66307267 Nov 20017 Oct 2003Amkor Technology, Inc.Power semiconductor package with strapUS663072814 Jun 20027 Oct 2003Amkor Technology, Inc.Plastic integrated circuit package and leadframe for making the packageUS664633913 Oct 200011 Nov 2003Amkor Technology, Inc.Thin and heat radiant semiconductor package and method for manufacturingUS6664647 *17 Abr 200216 Dic 2003Hitachi LtdSemiconductor device and a method of manufacturing the sameUS666754430 Jun 200023 Dic 2003Amkor Technology, Inc.Stackable package having clips for fastening package and tool for opening clipsUS667766213 Oct 200013 Ene 2004Amkor Technology, Inc.Clamp and heat block assembly for wire bonding a semiconductor package assemblyUS667766313 Oct 200013 Ene 2004Amkor Technology, Inc.End grid array semiconductor packageUS668449622 Oct 20013 Feb 2004Amkor Technology, Inc.Method of making an integrated circuit packageUS669674713 Oct 200024 Feb 2004Amkor Technology, Inc.Semiconductor package having reduced thicknessUS670018721 Mar 20022 Mar 2004Amkor Technology, Inc.Semiconductor package and method for manufacturing the sameUS671332210 Dic 200130 Mar 2004Amkor Technology, Inc.Lead frame for semiconductor packageUS673054413 Oct 20004 May 2004Amkor Technology, Inc.Stackable semiconductor package and method for manufacturing sameUS674095014 Ene 200225 May 2004Amkor Technology, Inc.Optical device packages having improved conductor efficiency, optical coupling and thermal transferUS675054528 Feb 200315 Jun 2004Amkor Technology, Inc.Semiconductor package capable of die stackingUS675359713 Oct 200022 Jun 2004Amkor Technology, Inc.Encapsulated semiconductor package including chip paddle and leadsUS67566586 Abr 200129 Jun 2004Amkor Technology, Inc.Making two lead surface mounting high power microleadframe semiconductor packagesUS675973723 Mar 20016 Jul 2004Amkor Technology, Inc.Semiconductor package including stacked chips with aligned input/output padsUS677778910 Ene 200317 Ago 2004Amkor Technology, Inc.Mounting for a package containing a chipUS679474013 Mar 200321 Sep 2004Amkor Technology, Inc.Leadframe package for semiconductor devicesUS6794762 *20 Feb 200321 Sep 2004Nec Electronics CorporationElectronic component and fabrication method thereofUS679804622 Ene 200228 Sep 2004Amkor Technology, Inc.Semiconductor package including ring structure connected to leads with vertically downset inner endsUS679804726 Dic 200228 Sep 2004Amkor Technology, Inc.Pre-molded leadframeUS680050723 Dic 20025 Oct 2004Renesas Technology Corp.Semiconductor device and a method of manufacturing the sameUS680364526 Dic 200112 Oct 2004Amkor Technology, Inc.Semiconductor package including flip chipUS6806565 *2 Ago 200219 Oct 2004Siliconware Precision Industries Co., Ltd.Lead-frame-based semiconductor package and fabrication method thereofUS68189739 Sep 200216 Nov 2004Amkor Technology, Inc.Exposed lead QFP package fabricated through the use of a partial saw processUS682506222 May 200230 Nov 2004Amkor Technology, Inc.Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulantUS684141419 Jun 200211 Ene 2005Amkor Technology, Inc.Saw and etch singulation method for a chip packageUS68471039 Nov 199925 Ene 2005Amkor Technology, Inc.Semiconductor package with exposed die pad and body-locking leadframeUS685305913 Oct 20008 Feb 2005Amkor Technology, Inc.Semiconductor package having improved adhesiveness and ground bondingUS685891923 Mar 200122 Feb 2005Amkor Technology, Inc.Semiconductor packageUS686707112 Jul 200215 Mar 2005Amkor Technology, Inc.Leadframe including corner leads and semiconductor package using sameUS68850865 Mar 200226 Abr 2005Amkor Technology, Inc.Reduced copper lead frame for saw-singulated chip packageUS6888228 *25 Jul 20003 May 2005National Semiconductor CorporationLead frame chip scale packageUS6888231 *14 May 20013 May 2005Rohm Co., Ltd.Surface mounting semiconductor deviceUS689709325 Jul 200324 May 2005Renesas Technology Corp.Method of manufacturing a resin molded or encapsulation for small outline non-leaded (SON) or quad flat non-leaded (QFN) packageUS6897550 *11 Jun 200324 May 2005Amkor Technology, Inc.Fully-molded leadframe stand-off featureUS69106358 Oct 200228 Jun 2005Amkor Technology, Inc.Die down multi-media card and method of making sameUS69117183 Jul 200328 Jun 2005Amkor Technology, Inc.Double downset double dambar suspended leadframeUS6921682 *2 Jul 200326 Jul 2005“3P” Licensing B. V.Method for manufacturing encapsulated electronic components, particularly integrated circuitsUS692747811 Ene 20029 Ago 2005Amkor Technology, Inc.Reduced size semiconductor package with stacked diesUS69774315 Nov 200320 Dic 2005Amkor Technology, Inc.Stackable semiconductor package and manufacturing method thereofUS7008826 *10 Sep 20047 Mar 2006Siliconware Precision Industries, Co., Ltd.Lead-frame-based semiconductor package and fabrication method thereofUS701125119 Abr 200514 Mar 2006Amkor Technology, Inc.Die down multi-media card and method of making sameUS7038315 *12 Abr 20012 May 2006Micron Technology, Inc.Semiconductor chip packageUS704206827 Abr 20019 May 2006Amkor Technology, Inc.Leadframe and semiconductor package made using the leadframeUS707465421 Abr 200411 Jul 2006Amkor Technology, Inc.Tape supported memory card leadframe structureUS710221420 Ago 20045 Sep 2006Amkor Technology, Inc.Pre-molded leadframeUS711287517 Feb 200526 Sep 2006Amkor Technology, Inc.Secure digital memory card using land grid array structureUS718363011 Jun 200327 Feb 2007Amkor Technology, Inc.Lead frame with plated end leadsUS71933053 Nov 200420 Mar 2007Amkor Technology, Inc.Memory card ESC substrate insertUS720132718 Oct 200410 Abr 2007Amkor Technology, Inc.Memory card and its manufacturing methodUS722091517 Feb 200522 May 2007Amkor Technology, Inc.Memory card and its manufacturing methodUS72937162 May 200513 Nov 2007Amkor Technology, Inc.Secure digital memory card using land grid array structureUS735860016 Nov 200415 Abr 2008Amkor Technology, Inc.Interposer for interconnecting components in a memory cardUS735920415 Feb 200615 Abr 2008Amkor Technology, Inc.Multiple cover memory cardUS745649412 May 200525 Nov 2008Rohm Co., Ltd.Surface mount electronic component and process for manufacturing sameUS748549129 Jun 20063 Feb 2009Amkor Technology, Inc.Secure digital memory card using land grid array structureUS755698621 Jun 20067 Jul 2009Amkor Technology, Inc.Tape supported memory card leadframe structureUS763376315 Dic 2009Amkor Technology, Inc.Double mold memory card and its manufacturing methodUS7655506 *5 Ene 20072 Feb 2010Nec Electronics CorporationLeadless type semiconductor package, and production process for manufacturing such leadless type semiconductor packageUS76922865 Ago 20086 Abr 2010Amkor Technology, Inc.Two-sided fan-out wafer escape packageUS771441823 Jul 200711 May 2010National Semiconductor CorporationLeadframe panelUS771443128 Nov 200611 May 2010Amkor Technology, Inc.Electronic component package comprising fan-out and fan-in tracesUS771984520 Abr 200618 May 2010Amkor Technology, Inc.Chamfered memory card module and method of making sameUS77232106 Jun 200725 May 2010Amkor Technology, Inc.Direct-write wafer level chip scale packageUS7763958 *27 Jul 2010National Semiconductor CorporationLeadframe panel for power packagesUS783712029 Nov 200523 Nov 2010Amkor Technology, Inc.Modular memory card and method of making sameUS790266024 May 20068 Mar 2011Amkor Technology, Inc.Substrate for semiconductor device and manufacturing method thereofUS792792319 Abr 2011Micron Technology, Inc.Method and apparatus for directing molding compound flow and resulting semiconductor device packagesUS793259519 Mar 201026 Abr 2011Amkor Technology, Inc.Electronic component package comprising fan-out tracesUS796899828 Jun 2011Amkor Technology, Inc.Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor packageUS797716312 Jul 2011Amkor Technology, Inc.Embedded electronic component package fabrication methodUS811945518 Mar 201121 Feb 2012Amkor Technology, Inc.Wafer level package fabrication methodUS818858429 May 2012Amkor Technology, Inc.Direct-write wafer level chip scale packageUS820759926 Jun 2012Micron Technology, Inc.Method and apparatus for directing molding compound flow and resulting semiconductor device packagesUS829427627 May 201023 Oct 2012Amkor Technology, Inc.Semiconductor device and fabricating method thereofUS829886630 Oct 2012Amkor Technology, Inc.Wafer level package and fabrication methodUS831828727 Nov 2012Amkor Technology, Inc.Integrated circuit package and method of making the sameUS83245114 Dic 2012Amkor Technology, Inc.Through via nub reveal method and structureUS83901305 Mar 2013Amkor Technology, Inc.Through via recessed reveal structure and methodUS839996631 May 201219 Mar 2013Micron Technology, Inc.Inserts for directing molding compound flow and semiconductor die assembliesUS841058510 Mar 20062 Abr 2013Amkor Technology, Inc.Leadframe and semiconductor package made using the leadframeUS84405542 Ago 201014 May 2013Amkor Technology, Inc.Through via connected backside embedded circuit features structure and methodUS848676426 Sep 201216 Jul 2013Amkor Technology, Inc.Wafer level package and fabrication methodUS84874455 Oct 201016 Jul 2013Amkor Technology, Inc.Semiconductor device having through electrodes protruding from dielectric layerUS850154316 May 20126 Ago 2013Amkor Technology, Inc.Direct-write wafer level chip scale packageUS855254829 Nov 20118 Oct 2013Amkor Technology, Inc.Conductive pad on protruding through electrode semiconductor deviceUS869163214 Jun 20138 Abr 2014Amkor Technology, Inc.Wafer level package and fabrication methodUS87106495 Sep 201329 Abr 2014Amkor Technology, Inc.Wafer level package and fabrication methodUS871684722 Feb 20136 May 2014Micron Technology, Inc.Inserts for directing molding compound flow and semiconductor die assembliesUS87915013 Dic 201029 Jul 2014Amkor Technology, Inc.Integrated passive device structure and methodUS87965615 Oct 20095 Ago 2014Amkor Technology, Inc.Fan out build up substrate stackable package and methodUS885383629 Oct 20127 Oct 2014Amkor Technology, Inc.Integrated circuit package and method of making the sameUS890099526 Jun 20132 Dic 2014Amkor Technology, Inc.Semiconductor device and manufacturing method thereofUS89373813 Dic 200920 Ene 2015Amkor Technology, Inc.Thin stackable package and methodUS895252229 Abr 201410 Feb 2015Amkor Technology, Inc.Wafer level package and fabrication methodUS896330127 Dic 201324 Feb 2015Amkor Technology, Inc.Integrated circuit package and method of making the sameUS89815724 Sep 201317 Mar 2015Amkor Technology, Inc.Conductive pad on protruding through electrode semiconductor deviceUS904829829 Mar 20122 Jun 2015Amkor Technology, Inc.Backside warpage control structure and fabrication methodUS905411730 Dic 20149 Jun 2015Amkor Technology, Inc.Wafer level package and fabrication methodUS908283331 Ene 201314 Jul 2015Amkor Technology, Inc.Through via recessed reveal structure and methodUS912994329 Mar 20128 Sep 2015Amkor Technology, Inc.Embedded component package and fabrication methodUS915967212 Abr 201313 Oct 2015Amkor Technology, Inc.Through via connected backside embedded circuit features structure and methodUS92246768 Ene 201529 Dic 2015Amkor Technology, Inc.Integrated circuit package and method of making the sameUS932461429 Oct 201226 Abr 2016Amkor Technology, Inc.Through via nub reveal method and structureUS20010013645 *12 Abr 200116 Ago 2001King Jerrold L.Semiconductor chip packageUS20020005573 *14 May 200117 Ene 2002Masahide MaedaSurface mounting semiconductor deviceUS20020020907 *23 Mar 200121 Feb 2002Amkor Technology, Inc.Semiconductor packageUS20020093087 *11 Ene 200218 Jul 2002Paek Jong SikSemiconductor package with stacked diesUS20020093093 *11 Ene 200218 Jul 2002Jong Sik PaekSemiconductor package with stacked diesUS20020125562 *15 May 200212 Sep 2002Crowley Sean T.Attaching semiconductor dies to substrates with conductive strapsUS20030006492 *31 May 20029 Ene 2003Kazuto OgasawaraSemiconductor device and method of manufacturing the sameUS20030020146 *22 May 200230 Ene 2003Yee Jae HakSemiconductor package and method of making using leadframe having lead locks to secure leads to encapsulantUS20030183911 *27 Mar 20022 Oct 2003International Business Machines CorporationElectronic package and methodUS20040004275 *2 Ago 20028 Ene 2004Siliconware Precision Industries Co., Ltd.Lead-frame-based semiconductor package and fabrication method thereofUS20040005737 *2 Jul 20038 Ene 2004"3P" Licensing B.V.Method for manufacturing encapsulated electronic components, particularly integrated circuitsUS20040104490 *25 Jul 20033 Jun 2004Hitachi, Ltd.Semiconductor device and a method of manufacturing the sameUS20040150086 *23 Ene 20045 Ago 2004Lee Tae HeonSemiconductor package having reduced thicknessUS20040155363 *10 Feb 200412 Ago 2004Matsushita Electric Industrial Co., Ltd.Resin-encapsulated semiconductor device and method for manufacturing the sameUS20040159931 *19 Feb 200419 Ago 2004International Business Machines CorporationElectronic package, heater block and methodUS20050029639 *10 Sep 200410 Feb 2005Holman ChenLead-frame-based semiconductor package and fabrication method thereofUS20070105281 *5 Ene 200710 May 2007Nec Electronics CorporationLeadless type semiconductor package, and production process for manufacturing such leadless type semiconductor packageUS20070270040 *5 May 200622 Nov 2007Jang Sang JChamfered Memory CardUS20080073758 *25 Sep 200627 Mar 2008Micron Technology, Inc.Method and apparatus for directing molding compound flow and resulting semiconductor device packagesUS20080169541 *14 Oct 200517 Jul 2008Jeffrey Alan MiksEnhanced durability multimedia cardUS20080191328 *12 May 200514 Ago 2008Rohm Co., Ltd.Surface Mount Electronic Component and Process for Manufacturing SameUS20090021921 *26 Abr 200522 Ene 2009Amkor Technology, Inc.Memory card and its manufacturing methodUS20090026590 *23 Jul 200729 Ene 2009National Semiconductor CorporationLeadframe panelUS20100163920 *11 Jun 20081 Jul 2010Rohm Co., Ltd.Semiconductor light emitting deviceUS20110163427 *7 Jul 2011Micron Technology, Inc.Method and apparatus for directing molding compound flow and resulting semiconductor device packagesUSRE3985427 Sep 200225 Sep 2007National Semiconductor CorporationLead frame chip scale packageCN100514614C12 May 200515 Jul 2009罗姆股份有限公司Surface mount electronic component and process for manufacturing the same* Citada por examinadorClasificaciones Clasificaci�n de EE.UU.257/666, 257/787, 257/676, 257/E23.044, 257/E23.046, 257/E21.504, 257/E23.124 Clasificaci�n internacionalH01L23/495, H01L21/56, H05K3/34, H01L23/31 Clasificaci�n cooperativaH01L24/73, H01L2924/181, H01L24/48, H01L24/49, H01L24/45, H01L2924/01013, H01L23/3107, H01L2924/01006, H01L21/565, H01L2924/01033, H01L23/49548, H01L2924/01082, H01L2924/01005, H01L2224/73265, H01L2224/45144, H01L24/97, H01L2224/48091, H01L2224/97, H01L2924/01078, H01L2224/49175, H01L2224/32245, H01L2224/48465, H01L2924/01029, H01L2924/01079, H05K3/3426, H01L23/49562, H01L2224/48247, H01L2924/12041 Clasificaci�n europeaH01L24/97, H01L23/495G4, H01L23/495G8, H01L23/31H, H01L21/56MEventos legales FechaC�digoEventoDescripci�n4 Mar 1997ASAssignmentOwner name: MATSUSHITA ELECTRONICS CORPORATION, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAKATA, HIROFUMI;TANIDA, TADASHI;REEL/FRAME:008450/0857Effective date: 1997022818 Ene 2002ASAssignmentOwner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPANFree format text: MERGER;ASSIGNOR:MATSUSHITA ELECTRONICS CORPORATION;REEL/FRAME:012454/0436Effective date: 200104049 Abr 2003FPAYFee paymentYear of fee payment: 46 Abr 2007FPAYFee paymentYear of fee payment: 819 Abr 2011FPAYFee paymentYear of fee payment: 128 Ene 2014ASAssignmentOwner name: PANASONIC CORPORATION, JAPANFree format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:031947/0358Effective date: 2008100113 Ene 2014ASAssignmentOwner name: PANASONIC CORPORATION, JAPANFree format text: LIEN;ASSIGNOR:COLLABO INNOVATIONS, INC.;REEL/FRAME:031997/0445Effective date: 2013121326 May 2014ASAssignmentOwner name: COLLABO INNOVATIONS, INC., CANADAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PANASONIC CORPORATION;REEL/FRAME:033021/0806Effective date: 20131212GirarImagen originalP�gina principal de Google - Sitemap - Descargas masivas de USPTO - Pol�tica de privacidad - Condiciones de servicio - Acerca de Google Patentes - Enviar sugerenciasDatos proporcionados por IFI CLAIMS Patent Services