Source: http://www.google.com/patents/US7019393?dq=6,304,975
Timestamp: 2014-03-12 21:28:22
Document Index: 9324361

Matched Legal Cases: ['Application No. 2003', 'art 201', 'art 103', 'art 201', 'arts 203', 'arts 203', 'art 201', 'art 201', 'art 201', 'arts 203', 'arts 203', 'arts 206', 'arts 206', 'arts 206', 'arts 206', 'arts 206', 'arts 203', 'arts 203', 'arts 203', 'arts 203', 'arts 203', 'art 12', 'art 12', 'art 12', 'art 12', 'arts 20', 'arts 20', 'arts 20', 'arts 20', 'arts 20', 'arts 24', 'arts 24', 'arts 24', 'arts 24', 'arts 24', 'arts 24', 'arts 20', 'arts 28', 'arts 28', 'arts 28', 'arts 28', 'arts 28', 'arts 28', 'arts 20', 'art 12', 'art 32', 'arts 20', 'arts 20']

Patent US7019393 - Electric circuit substrate - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsOn a glass substrate of a liquid crystal display device, electrode parts to which metallic electrodes (bumps) of an IC circuit are connected from an upper part are formed. The electrode parts are formed by opening an interlayer dielectric film at parts corresponding to metal wiring and forming land shaped...http://www.google.com/patents/US7019393?utm_source=gb-gplus-sharePatent US7019393 - Electric circuit substrateAdvanced Patent SearchPublication numberUS7019393 B2Publication typeGrantApplication numberUS 10/920,659Publication dateMar 28, 2006Filing dateAug 18, 2004Priority dateAug 22, 2003Fee statusLapsedAlso published asCN1292627C, CN1585589A, US20050040544Publication number10920659, 920659, US 7019393 B2, US 7019393B2, US-B2-7019393, US7019393 B2, US7019393B2InventorsShigetaka ToriyamaOriginal AssigneeSony CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (7), Referenced by (4), Classifications (51), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetElectric circuit substrateUS 7019393 B2Abstract On a glass substrate of a liquid crystal display device, electrode parts to which metallic electrodes (bumps) of an IC circuit are connected from an upper part are formed. The electrode parts are formed by opening an interlayer dielectric film at parts corresponding to metal wiring and forming land shaped electrode pads in the opening parts. In this invention, the planar forms of the electrode pads are smaller than the opening parts of the interlayer dielectric film. Thus, the planarization of the peripheral surfaces around the electrode parts is improved. Accordingly, integrated circuit devices (IC) or semiconductor chips can be connected with high reliability.
1. An electric circuit substrate comprising:
a substrate having an insulating property;
wiring formed in the substrate; and
electrode pads made of an electrically conductive material which are connected to the wiring and to which a connecting terminal of an external device is connected from an upper part, wherein the insulating film has openings formed so as to expose the electrode pads upward and the electrode pads are smaller than the openings formed at corresponding positions, further composing:
a protective film formed on the insulating film, wherein the protective film has openings formed so as to expose the electrode pads upward and the openings of the protective film are smaller than the electrode pads.
2. The electric circuit substrate according to claim 1, wherein the thickness of the insulating film is the same as the thickness of the electrode pads.
The present invention relates to an electric circuit substrate having an electrode part to which integrated circuit devices (IC) or semiconductor bare chips are connected.
This application claims priority of Japanese Patent Application No. 2003-299266, filed on Aug. 22, 2003, the entirety of which is incorporated by reference herein.
In recent years, in order to achieve the miniaturization of a liquid crystal display device, integrated circuit devices (IC) or semiconductor bare chips serving as a driving circuit, a peripheral circuit or the like are directly attached to a peripheral edge part of a glass substrate on which a liquid crystal display part is formed.
For instance, when an IC 101 is directly attached to a peripheral edge part of a glass substrate 202 around a liquid crystal display part 201, as shown in FIG. 1A, protrusion shaped bumps 102 serving as connecting terminals are provided on a bottom surface part 103 of the IC 101. Further, as shown in FIG. 1B, on the peripheral edge part of the glass substrate 202 around the liquid crystal display part 201, electrode parts 203 exposed upward are formed. Further, as shown in FIG. 1C, while the bumps 102 are arranged at positions corresponding to the electrode parts 203, the IC 101 is attached under pressure to the liquid crystal display part 201 through an anisotropic conductive film 301 from an upper part toward a lower part. Thus, the IC 101 is fixed to the peripheral edge part around the liquid crystal display part 201 and the inner wirings of the IC 101 is connected to the inner wiring of the liquid crystal display part 201.
Now, a process for forming the electrode parts 203 formed on the peripheral edge part around the liquid crystal display part will be described in more detail.
As shown in FIG. 2A, on the glass substrate 202 on which the liquid crystal display part is formed, interlayer dielectric films 204 are formed. Further, between the glass substrate 202 and the interlayer dielectric films 204, metal wiring 205 is formed. When the electrode parts 203 are formed, the interlayer dielectric films 204 are firstly partly opened to form opening parts 206 and the metal wiring 205 is exposed upward from the opening parts 206. Then, as shown in FIG. 2B, on the opening parts 206, electrode pads 207 made of a metallic material are formed. At this time, the electrode pads 207 are formed in areas larger than the opening parts 206 so as to assuredly come into contact with the metal wiring 205. That is, the electrode pads 207 are formed at positions including the interlayer dielectric films 204 around the peripheral edge parts of the opening parts 206.
Subsequently, as shown in FIG. 2C, planarizing films 208 having an insulating property are formed, and then, parts on which the electrode pads 207 are formed are opened to complete the electrode parts 203.
In the usual electrode parts 203 as described above, between the peripheral edge part of the electrode pad 207 and the central part of the electrode pad 207, a step (difference in position in the direction of the thickness of the film, for instance, a part A1 in FIG. 3) is generated. On the interlayer dielectric film 204, a step corresponding to the thickness of the electrode pad 207 (for instance, a part A2 in FIG. 3) is generated. Ordinarily, for the purpose of eliminating the steps, the planarizing films 208 having the insulating property are used for coating. However, a complete planarization is difficult (for instance, a part A3 in FIG. 3).
While the planarization process is not completely performed, when the bumps 102 of the IC 101 are attached under pressure and connected to the electrode pads 207, a displacement is generated in the direction of thickness of the film in the connecting parts of the electrodes pads 207 and the bumps 102 (for instance, a part A4 in FIG. 3) to cause a defective electric connection.
In the usual electrode parts 203, the electrode pads 207 are formed to protrude onto the interlayer dielectric films 204. Thus, the electrode pads 207 of the adjacent electrode parts 203 may come into contact with each other (for instance, a part A5 in FIG. 3). Further, such a failure as to break the interlayer dielectric films 204 or the electrode pads 207 may be generated due to a slight displacement in a planar direction, which constitutes a factor of causing the yield or reliability of a product to be lowered. Further, the electrode pads 207 are formed to protrude onto the interlayer dielectric films 204, so that pitches between the adjacent electrode parts 203 are restricted and the pitch are hardly narrowed.
Further, in recent years, to reduce wiring resistance, the thickness of a wiring pattern and the thickness of the electrode pads are increased. Accordingly, on the interlayer dielectric film 204, the step corresponding to the thickness of the electrode pad 207 is formed. This step is undesirably more increased. As a result, a step in an irregular part on the planarizing film 208 is increased (for instance, a part A3 in FIG. 3). Accordingly, a deficiency that the pattern of the planarizing films 208 is stripped is undesirably generated (see Japanese Patent Application Laid-Open No. hei 10-161140).
SUMMARY OF THE INVENTION It is an object of the present invention to provide an electric circuit substrate having electrodes to which integrated circuit devices (IC) or semiconductor bare chips can be connected with high reliability.
An electric circuit substrate according to the present invention comprises: a substrate having an insulating property; an insulating film formed on the substrate; wiring formed in the substrate; and electrode pads made of an electrically conductive material which are connected to the wiring and to which a connecting terminal of an external device is connected from an upper part. The insulating film has openings formed so as to expose the electrode pads upward and the electrode pads are smaller than the openings formed at corresponding positions.
Further, an electric circuit substrate according to the present invention further comprises a protective film formed on the insulating film. The protective film has openings formed so as to expose the electrode pads upward and the openings of the protective film are smaller than the electrode pads.
In the electric circuit substrate according to the present invention as described above, the size of the electrode pads in the planar direction is smaller than the openings formed on the insulating film.
Accordingly, in the electric circuit substrate according to the present invention, the planarization of the insulating film can be improved. As a result, for instance, when an IC is electrically connected to an electric circuit by attaching integrated circuit devices or semiconductor bare chips from an upper part, an insufficient attachment can be decreased and an attaching operation can be performed with high reliability.
BRIEF DESCRIPTION OF THE DRAWINGS FIGS. 1A�1C are a view for explaining a conventional method for attaching under pressure the bumps of an IC to an electrode part.
FIGS. 2A�2C are a view for explaining a conventional method for forming an electrode part.
FIG. 3 is a view for explaining problems of a conventional electrode part.
FIG. 4 is a schematic plan view of a system display to which the present invention is applied.
FIG. 5 is a schematic plan view of the system display from which IC or the like is removed to exposed electrodes.
FIGS. 6A�6C are a view showing electrode parts after opening parts are formed on an interlayer dielectric film.
FIGS. 7A�7C are a view showing the electrode parts after second electrode pads are formed.
FIGS. 8A�8C are a view showing the completed electrode parts.
FIG. 9 is a sectional view showing that an anisotropic conductive film is transferred to the electrode parts.
FIG. 10 is a sectional view for explaining a method for attaching under pressure an IC to the electrode parts.
FIG. 11 is a sectional view of the electrode pans to which the IC is attached.
FIG. 12 is a sectional view of the electrode parts provided with ITO.
FIG. 13 is a sectional view of an electrode part formed with one electrode pad.
FIG. 14 is a sectional view of the electrode part formed with one electrode pad and provided with ITO.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT Now, as the best mode for carrying out the present invention, a system display to which the present invention is applied will be described.
FIG. 4 is a schematic plan view of the system display 10 to which the present invention is applied.
The system display 10 includes a flat plate shaped glass substrate 11 as a transparent insulating substrate and a liquid crystal display part 12 formed in a rectangular shape at the central part of the glass substrate 11. Further, in the system display 10, to a peripheral edge part of the glass substrate 11 on which the liquid crystal display part 12 is not formed, a power supply cable 13 to which power is supplied and a flexible cable 14 for transmitting and receiving a data signal such as a video signal between an external device and the system display are connected. Further, in the system display 10, to the peripheral edge part of the glass substrate 11 on which the liquid crystal display part 12 is not formed, a power system controlling IC 16 for controlling a power, driving ICs 15 a, 15 b and 15 c for driving the liquid crystal display part 12 in accordance with the video signal to display an image, and a memory IC 17 for storing data are attached. Further, on the flexible cable 14, an I/O control IC 18 for controlling the input and output of the data signal is attached.
Here, the various kinds of cables 13 and 14 and the various kinds of ICs 15 to 18 are mechanically attached to the glass substrate 11 by what is called a face down method and inner wiring is internally electrically connected to wiring formed in the glass substrate 11. An electric connection is achieved in such a way that connecting terminals called protruding bumps which are provided in the back surfaces of the various kinds of cables 13 and 14 and the various kinds of ICs 15 to 18 are allowed to abut from an upper part on a plurality of electrode parts 20 formed respectively at the attaching positions of the ICs on the glass substrate 11 or the flexible cable 14 as shown in FIG. 5.
Then, processes for forming the electrode parts 20 on the glass substrate 11 will be described in detail by referring to FIGS. 6, 7 and 8. FIGS. 6A to 8A are plan views of the electrode parts 20. FIGS. 6B to 8B show sectional views taken along lines B�B′ of FIGS. 6A to 8A. FIGS. 6C to 8C show sectional views taken along lines C�C′ of FIGS. 6A to 8A.
Firstly, as shown in FIG. 6, first electrode pads 21 are formed at prescribed positions where the electrode parts 20 on the glass substrate 11 are disposed. The first electrode pads 21 are connected to the inner wiring 22 of the system display 10. The first electrode pads 21 are made of a material such as Mo having electrically conductive characteristics whose coefficient of thermal expansion is matched with the coefficient of thermal expansion of the glass substrate 11. The first electrode pads 21 are formed to the thickness of 30 nm to 500 nm by a deposition method or an electron beam method, and then, processed to substantially have the width of 30 μm to 40 μm by a micromachining technique to be formed at the prescribed positions.
Subsequently, an interlayer dielectric film 23 as an insulating film is formed on the glass substrate 11 after the first electrode pads 21 are formed. The interlayer dielectric film 23 is a film composed of, for instance, SiOx, SiNx or the like as a main component and formed to the thickness of about 300 nm to 1 μm by for instance, a CVD method.
Then, the positions of the interlayer dielectric film 23 at which the first electrode pads 21 are formed (the prescribed positions at which the electrode parts 20 are arranged) are opened by, for instance, an etching technique to form opening parts 24 and expose the first electrode pads 21 serving as beds upward from the opening parts 24. Only the first electrode pads 21 are exposed from the opening parts 24 and the glass substrate 11 is not desirably exposed.
Subsequently, as shown in FIG. 7, second electrode pads 25 are formed on the first electrode pads 21 exposed from the opening parts 24. The second electrode pads 25 are formed in land shapes at least smaller in the planar direction than the opened parts of the opening parts 24. Namely, between the side wall parts of the second electrode pads 25 and the side walls around the peripheral edge parts of the opening parts 24, space areas 26 on which the first pads 21 are exposed. In other words, the second electrode pads 25 are formed so as not to be overlaid on the interlayer dielectric film 23. The second electrode pads 25 are formed with, for instance, an electrically conductive material such as Al. The second electrode pads 25 are formed to the thickness of 200 nm to 1000 nm by for instance, the deposition method, the electron beam method or the like, and then, formed in land shapes by, for instance, the etching technique.
The height of the second electrode pads 25 in the direction of thickness is desirably substantially the same as the height of the interlayer dielectric film 23. The materials of the first electrode pads 21 and the second electrode pads 25 are not limited to the combination of Mo and Al. As the material of the first electrode pads 21, a material hardly affected upon etching the second electrode pads 25 may be used. Further, when Al is used as the material of the second electrode pad 25, Si, Cu, Nd, Ti, etc. of about several percent may be included as well as high purity Al in accordance with processing conditions.
Then, after the second electrode pads 25 are formed, a planarizing film 27 having an insulating property is formed on the glass substrate 11. The planarizing film 27 is a film including, for instance, SiOx, SiNx or an organic insulating film as a main component. The planarizing film is formed to the thickness of about 300 nm to 1 μm by, for instance, the CVD method or a spin coat method. After the film is formed, a surface is planarized.
Subsequently, as shown in FIG. 8, the positions of the planarizing film 27 where the second electrode pads 25 are formed (that is, the prescribed positions at which the electrode parts 20 are disposed) are opened by, for instance, the etching technique to form opening parts 28 and expose upward the second electrode pads 25 serving as beds from the opening parts 28. Only the upper surface parts of the second electrode pads 25 formed in the land shapes are exposed from the opening parts 28. Namely, the opening parts 28 are formed so that the side wall parts or the peripheral edges of the second electrode pads 25 are covered with the planarizing film 27. When the opening parts 28 are formed as described above, since the height of the second electrode pads 25 substantially corresponds to the height of the interlayer dielectric film 23, there is no step formed on the surface of the planarizing film 27.
When the above-described formation of the opening parts 28 is completed, the electrode parts 20 are formed on the glass substrate 11 of the system display 10.
Now, a method for directly attaching an IC on a part of the glass substrate 11 on which the liquid crystal display part 12 is not formed will be described below.
Initially, as shown in FIG. 9, an adhesive anisotropic conductive film (ACF) 31 having an electrically conductive property in the direction of thickness is transferred to the attaching positions of the IC or cable connectors on the glass substrate 11.
Then, as shown in FIG. 10, the IC 34 having protruding bumps 33 provided in a bottom surface part 32 is disposed at a prescribed position on the glass substrate 11. The bumps 33 are external connecting terminals made of a metallic material connected to wiring in the IC 34. Then, while the relative positions of the glass substrate 11 and the IC 34 are adjusted so that the bumps 33 correspond to the corresponding electrode parts 20, the IC 34 is attached under pressure to the glass substrate 11 from an upper part.
As a result, as shown in FIG. 11, the end parts of the bumps 33 abut on the upper surface parts of the second electrode pads 25 exposed on the bottom surface parts of the electrode parts 20. Thus, the second electrode pads 25 are electrically and mechanically connected to the bumps 33. Accordingly, the electric circuit wiring in the IC 34 is connected to the electric circuit wiring in the system display 10.
The anisotropic conductive film 31 serves to mechanically fix the IC 34 to the glass substrate 11 and has high impedance characteristics in the direction of thickness to remove high frequency noise.
As described above, in the system display 10, the size of the second electrode pads 25 in the planar direction is smaller than that of the opening parts formed in the interlayer dielectric film 23.
Consequently, in the system display 10, the planarization of the surface of the planarizing film 27 formed on the interlayer dielectric film 23 can be improved. As a result, when integrated circuit devices or semiconductor bare chips are attached from an upper part to electrically connect the IC to the electric circuit, an insufficient attachment can be decreased and an attaching operation can be performed with high reliability.
In the above-described system display 10, the bumps are directly connected to the second electrode pads 25, however, for instance, as shown in FIG. 12, transparent electrodes 41 such as ITO may be further formed on the second electrode pads 25. Further as shown in FIG. 13, an electrode structure excluding the first electrode pads 21 may be employed. Still further, as shown in FIG. 14, the transparent electrodes 41 such as ITO may be provided in the structure excluding the first electrode pads 21.
In the system display 10, the glass substrate 11 is used as the substrate. However, any substrate having the insulating characteristics may be used without limiting to the glass substrate 11. The present invention may be applied to a flexible substrate. Further, not only the integrated circuit devices (IC) are connected to the insulating substrate, but also the bumps may be provided on the bottom surface of the semiconductor bare chips or the flexible substrate such as TCP (Tape-Carrier Package) and connected to the insulating substrate.
While the invention has been described in accordance with certain preferred embodiment thereof illustrated in the accompanying drawings and described in the above description in detail, it should be understood by those ordinarily skilled in the art that the invention is not limited to the embodiments, but various modifications, alternative constructions or equivalents can be implemented without departing from the scope and spirit of the present invention as set forth and defined by the appended claims.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4818728 *Dec 3, 1987Apr 4, 1989Sharp Kabushiki KaishaMethod of making a hybrid semiconductor deviceUS5371037 *Aug 5, 1991Dec 6, 1994Canon Kabushiki KaishaSemiconductor member and process for preparing semiconductor memberUS6245594 *Aug 5, 1997Jun 12, 2001Micron Technology, Inc.Methods for forming conductive micro-bumps and recessed contacts for flip-chip technology and method of flip-chip assemblyUS20030168734 *Mar 4, 2003Sep 11, 2003Jen-Kuang FangWafer level chip-scale packageUS20040032024 *Aug 11, 2003Feb 19, 2004Megic CorporationLow fabrication cost, high performance, high reliability chip scale packageUS20040099949 *Oct 1, 2003May 27, 2004Gyung-Su ChoSemiconductor device and fabrication method thereofUS20050218476 *May 18, 2005Oct 6, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Integrated process for fuse opening and passivation process for Cu/Low-K IMD* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS7312142 *Apr 13, 2005Dec 25, 2007Mutual Pak Technology Co., Ltd.Method for making cable with a conductive bump array, and method for connecting the cable to a task objectUS7999191Nov 27, 2007Aug 16, 2011Mutual Pak Technology Co., Ltd.Method for making cable with a conductive bump array, and method for connecting the cable to a task objectUS8199308Aug 7, 2008Jun 12, 2012Au Optronics Corp.Liquid crystal display having a chip on film structure with a plurality of input pads comprising a thin extending portion that extends to a cutting edgeUS8227710 *Nov 28, 2007Jul 24, 2012Tdk CorporationWiring structure of printed wiring board and method for manufacturing the same* Cited by examinerClassifications U.S. Classification257/692, 257/737, 257/E23.062, 257/E21.514, 257/E23.069, 257/E21.511, 349/150, 349/149, 257/719International ClassificationH01L23/48, G09F9/30, H05K3/40, G02F1/1343, G09F9/00, H01L23/498, H01L21/60, G02F1/13, G02F1/1345, H05K1/03Cooperative ClassificationH01L23/49816, H05K3/4007, H01L2224/16, H01L2224/838, H01L23/49822, G02F1/13452, H01L2924/01042, H01L2924/01033, H01L24/81, H01L2224/83192, H01L2924/14, H01L2924/0781, H01L2924/3011, H05K2201/10674, H01L2924/01029, H01L2224/81801, H01L24/83, H01L2924/01013, H05K2203/1189, H05K1/0306, H05K2201/0367, H05K2201/099, H01L2924/01005, H01L2924/0106, H01L24/29, H01L2924/01006European ClassificationH01L24/26, H01L24/83, H01L24/81, H01L23/498C4, H05K3/40B, H01L23/498DLegal EventsDateCodeEventDescriptionMay 18, 2010FPExpired due to failure to pay maintenance feeEffective date: 20100328Mar 28, 2010LAPSLapse for failure to pay maintenance feesNov 2, 2009REMIMaintenance fee reminder mailedAug 18, 2004ASAssignmentOwner name: SONY CORPORATION, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TORIYAMA, SHIGETAKA;REEL/FRAME:015697/0433Effective date: 20040722RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google