Source: http://www.google.com/patents/US7420201?dq=7095053
Timestamp: 2015-03-29 09:38:41
Document Index: 41450921

Matched Legal Cases: ['Application No. 01', 'Application No. 01', 'Application No. 01', 'Application No. 02', 'Application No. 02', 'Application No. 98', 'Application No. 98']

Patent US7420201 - Strained-semiconductor-on-insulator device structures with elevated source ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsThe benefits of strained semiconductors are combined with silicon-on-insulator approaches to substrate and device fabrication....http://www.google.com/patents/US7420201?utm_source=gb-gplus-sharePatent US7420201 - Strained-semiconductor-on-insulator device structures with elevated source/drain regionsAdvanced Patent SearchPublication numberUS7420201 B2Publication typeGrantApplication numberUS 11/125,507Publication dateSep 2, 2008Filing dateMay 10, 2005Priority dateJun 7, 2002Fee statusPaidAlso published asUS6995430, US7259388, US7297612, US7414259, US7588994, US7838392, US8026534, US8586452, US20040005740, US20050189563, US20050199954, US20050205934, US20050212061, US20050218453, US20080128751, US20110073908, US20110318893, US20140051230Publication number11125507, 125507, US 7420201 B2, US 7420201B2, US-B2-7420201, US7420201 B2, US7420201B2InventorsThomas A. Langdo, Matthew T. Currie, Richard Hammond, Anthony J. Lochtefeld, Eugene A. FitzgeraldOriginal AssigneeAmberwave Systems CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (110), Non-Patent Citations (99), Referenced by (4), Classifications (63), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetStrained-semiconductor-on-insulator device structures with elevated source/drain regions
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4010045Apr 27, 1976Mar 1, 1977Ruehrwein Robert AProcess for production of III-V compound crystalsUS4282543 *Nov 19, 1979Aug 4, 1981Fujitsu LimitedSemiconductor substrate and method for the preparation of the sameUS4329706 *Mar 1, 1979May 11, 1982International Business Machines CorporationDoped polysilicon silicide semiconductor integrated circuit interconnectionsUS4370510Sep 26, 1980Jan 25, 1983California Institute Of TechnologyGallium arsenide single crystal solar cell structure and method of makingUS4522662Aug 12, 1983Jun 11, 1985Hewlett-Packard CompanyAdding hydrogen chloride gas to suppress nucleationUS4570328 *Mar 7, 1983Feb 18, 1986Motorola, Inc.Method of producing titanium nitride MOS device gate electrodeUS4649859Feb 19, 1985Mar 17, 1987The United States Of America As Represented By The United States Department Of EnergyReactor design for uniform chemical vapor deposition-grown films without substrate rotationUS4704302Aug 20, 1986Nov 3, 1987Commissariat A L'energie AtomiqueOxygen or nitrogenUS4710788Dec 1, 1986Dec 1, 1987Licentia Patent-Verwaltungs-GmbhModulation doped field effect transistor with doped Six Ge1-x -intrinsic Si layeringUS4749441Dec 11, 1986Jun 7, 1988General Motors CorporationSemiconductor mushroom structure fabricationUS4786615Aug 31, 1987Nov 22, 1988Motorola Inc.Growing superimposed silicon layers at temperatures above and below transition pointUS4833513 *Sep 27, 1988May 23, 1989Tdk CorporationMOS FET semiconductor device having a cell pattern arrangement for optimizing channel widthUS4851078Jun 29, 1987Jul 25, 1989Harris CorporationDielectric isolation process using double wafer bondingUS4857986Jul 14, 1986Aug 15, 1989Kabushiki Kaisha ToshibaShort channel CMOS on 110 crystal planeUS4963506Apr 24, 1989Oct 16, 1990Motorola Inc.Selective deposition of amorphous and polycrystalline siliconUS4987462Jan 6, 1987Jan 22, 1991Texas Instruments IncorporatedPower MISFETUS4990979Apr 27, 1989Feb 5, 1991Eurosil Electronic GmbhNon-volatile memory cellUS4997776Jun 20, 1990Mar 5, 1991International Business Machines Corp.Complementary bipolar transistor structure and method for manufactureUS5013681Sep 29, 1989May 7, 1991The United States Of America As Represented By The Secretary Of The NavyMethod of producing a thin silicon-on-insulator layerUS5034348Aug 16, 1990Jul 23, 1991International Business Machines Corp.Process for forming refractory metal silicide layers of different thicknesses in an integrated circuitUS5089872Apr 27, 1990Feb 18, 1992North Carolina State UniversitySelective germanium deposition on silicon and resulting structuresUS5091767Mar 18, 1991Feb 25, 1992At&T Bell LaboratoriesArticle comprising a lattice-mismatched semiconductor heterostructureUS5108946Jul 27, 1990Apr 28, 1992Motorola, Inc.Method of forming planar isolation regionsUS5155571Aug 6, 1990Oct 13, 1992The Regents Of The University Of CaliforniaHaving enhanced and equalized current carrier mobilityUS5166084Sep 3, 1991Nov 24, 1992Motorola, Inc.Process for fabricating a silicon on insulator field effect transistorUS5177583Jan 10, 1991Jan 5, 1993Kabushiki Kaisha ToshibaHeterojunction bipolar transistorUS5202284Dec 1, 1989Apr 13, 1993Hewlett-Packard CompanyMinimizing defects in silicon-germanium layerUS5207864Dec 30, 1991May 4, 1993Bell Communications ResearchIntegrated circuitsUS5208182Nov 12, 1991May 4, 1993Kopin CorporationDislocation density reduction in gallium arsenide on silicon heterostructuresUS5212110May 26, 1992May 18, 1993Motorola, Inc.Silicon-germaniumUS5212112May 23, 1991May 18, 1993At&T Bell LaboratoriesSelective epitaxy of silicon in silicon dioxide apertures with suppression of unwanted formation of facetsUS5221413Apr 24, 1991Jun 22, 1993At&T Bell LaboratoriesMethod for making low defect density semiconductor heterostructure and devices made therebyUS5225703May 30, 1991Jul 6, 1993Mitsubishi Denki Kabushiki KaishaDual field effect transistor structure employing a single source regionUS5240876Jun 1, 1992Aug 31, 1993Harris CorporationMethod of fabricating SOI wafer with SiGe as an etchback film in a BESOI processUS5241197Sep 13, 1991Aug 31, 1993Hitachi, Ltd.Transistor provided with strained germanium layerUS5242847Jul 27, 1992Sep 7, 1993North Carolina State University At RaleighForming a layer of doped silicon/germanium alloy on a defined area of the face of a semiconductor substrate and heating to diffuse dopant from alloy to semiconductorUS5243207Nov 30, 1992Sep 7, 1993Texas Instruments IncorporatedMethod to integrate HBTs and FETsUS5250445Jan 17, 1992Oct 5, 1993Texas Instruments IncorporatedDiscretionary gettering of semiconductor circuitsUS5285086Jun 18, 1992Feb 8, 1994At&T Bell LaboratoriesSemiconductor devices with low dislocation defectsUS5291439Sep 12, 1991Mar 1, 1994International Business Machines CorporationSemiconductor memory cell and memory array with inversion layerUS5294564Mar 8, 1993Mar 15, 1994Thomson-CsfForming a thin monocrystalline layer with modulation or doping along a direction parallel to the confinement layersUS5298452Feb 21, 1992Mar 29, 1994International Business Machines CorporationMethod and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layersUS5304834Jan 15, 1993Apr 19, 1994At&T Bell LaboratoriesSelective epitaxy of silicon in silicon dioxide apertures with suppression of unwanted formation of facetsUS5310451Aug 19, 1993May 10, 1994International Business Machines CorporationMethod of forming an ultra-uniform silicon-on-insulator layerUS5316958May 31, 1990May 31, 1994International Business Machines CorporationMethod of dopant enhancement in an epitaxial silicon layer by using germaniumUS5346848Jun 1, 1993Sep 13, 1994Motorola, Inc.Method of bonding silicon and III-V semiconductor materialsUS5374564Sep 15, 1992Dec 20, 1994Commissariat A L'energie AtomiqueProcess for the production of thin semiconductor material filmsUS5399522Sep 8, 1993Mar 21, 1995Fujitsu LimitedMethod of growing compound semiconductorUS5405802May 25, 1994Apr 11, 1995Canon Kabushiki KaishaProcess of fabricating a semiconductor substrateUS5413679Jun 30, 1993May 9, 1995The United States Of America As Represented By The Secretary Of The NavyMethod of producing a silicon membrane using a silicon alloy etch stop layerUS5424243Sep 9, 1994Jun 13, 1995Fujitsu LimitedMethod of making a compound semiconductor crystal-on-substrate structureUS5426069Apr 9, 1992Jun 20, 1995Dalsa Inc.Implanting silicon substrate with germanium ions to form active alloy regions which are free from defectsUS5426316Jun 8, 1994Jun 20, 1995International Business Machines CorporationHaving superlattices in collector and emitter region, each having alternating layers of silicon and silicon/germanium with germanium concentration decreasing in direction away from base layerUS5439843Sep 6, 1994Aug 8, 1995Canon Kabushiki KaishaForming monocrystal semiconductor thin film on porous substrate via thin film of same material, bonding second member via insulating layer having specified thermal expansion coefficient, etching away porous material and thin filmUS5442205Aug 9, 1993Aug 15, 1995At&T Corp.Monocrystalline silicon substrate covered by spatially graded epitaxial layer of germanium-silicon having no germanium at interface, for integrated circuitsUS5461243Oct 29, 1993Oct 24, 1995International Business Machines CorporationSubstrate for tensilely strained semiconductorUS5461250Aug 10, 1992Oct 24, 1995International Business Machines CorporationSiGe thin film or SOI MOSFET and method for making the sameUS5462883Apr 11, 1994Oct 31, 1995International Business Machines CorporationMethod of fabricating defect-free silicon on an insulating substrateUS5476813Nov 14, 1994Dec 19, 1995Kabushiki Kaisha ToshibaMethod of manufacturing a bonded semiconductor substrate and a dielectric isolated bipolar transistorUS5479033May 27, 1994Dec 26, 1995Sandia CorporationComplementary junction heterostructure field-effect transistorUS5484664Jan 21, 1994Jan 16, 1996Fujitsu LimitedHetero-epitaxially grown compound semiconductor substrateUS5523243Jun 8, 1994Jun 4, 1996International Business Machines CorporationEtching rectangular groove through layer of silicon and superlattice to expose silicon-germanium base layer, doping, and forming emitter, collector and base contactsUS5523592Feb 1, 1994Jun 4, 1996Hitachi, Ltd.Layered structure forms light-emitting regionUS5534713May 20, 1994Jul 9, 1996International Business Machines CorporationSilicon-germanium layers, relaxed layers alternating with layers under tensile and compressive strainUS5536361Jan 23, 1995Jul 16, 1996Canon Kabushiki KaishaSolar cellsUS5540785Apr 4, 1994Jul 30, 1996International Business Machines CorporationFabrication of defect free silicon on an insulating substrateUS5548128Dec 14, 1994Aug 20, 1996The United States Of America As Represented By The Secretary Of The Air ForceDirect-gap germanium-tin multiple-quantum-well electro-optical devices on silicon or germanium substratesUS5571373May 18, 1994Nov 5, 1996Memc Electronic Materials, Inc.Method of rough polishing semiconductor wafers to reduce surface roughnessUS5572043May 15, 1995Nov 5, 1996The Furukawa Electric Co., Ltd.Schottky junction device having a Schottky junction of a semiconductor and a metalUS5596527Feb 13, 1995Jan 21, 1997Nippon Steel CorporationElectrically alterable n-bit per cell non-volatile memory with reference cellsUS5607876Dec 29, 1995Mar 4, 1997Xerox CorporationFabrication of quantum confinement semiconductor light-emitting devicesUS5617351Jun 5, 1995Apr 1, 1997International Business Machines CorporationThree-dimensional direct-write EEPROM arrays and fabrication methodsUS5630905Jun 5, 1995May 20, 1997The Regents Of The University Of CaliforniaMethod of fabricating quantum bridges by selective etching of superlattice structuresUS5633202Jun 6, 1996May 27, 1997Intel CorporationHigh tensile nitride layerUS5659187Jun 7, 1995Aug 19, 1997International Business Machines CorporationLow defect density/arbitrary lattice constant heteroepitaxial layersUS5683934May 3, 1996Nov 4, 1997Motorola, Inc.Enhanced mobility MOSFET device and methodUS5698869Sep 13, 1995Dec 16, 1997Kabushiki Kaisha ToshibaInsulated-gate transistor having narrow-bandgap-sourceUS5705421Nov 22, 1995Jan 6, 1998Sony CorporationA SOI substrate fabricating methodUS5710450Dec 23, 1994Jan 20, 1998Intel CorporationMethod of forming a transistorUS5714413Dec 11, 1995Feb 3, 1998Intel CorporationMethod of making a transistor having a deposited dual-layer spacer structureUS5714777Feb 19, 1997Feb 3, 1998International Business Machines CorporationSi/SiGe vertical junction field effect transistorUS5728623Mar 16, 1995Mar 17, 1998Nec CorporationMethod of bonding a III-V group compound semiconductor layer on a silicon substrateUS5739567Nov 8, 1994Apr 14, 1998Wong; Chun Chiu D.Highly compact memory device with nonvolatile vertical transistor memory cellUS5759898Dec 19, 1996Jun 2, 1998International Business Machines CorporationProduction of substrate for tensilely strained semiconductorUS5777347Jul 18, 1997Jul 7, 1998Hewlett-Packard CompanyVertical CMOS digital multi-valued restoring logic deviceUS5786612Apr 16, 1996Jul 28, 1998Mitsubishi Denki Kabushiki KaishaSemiconductor device comprising trench EEPROMUS5786614Apr 8, 1997Jul 28, 1998Taiwan Semiconductor Manufacturing Co., Ltd.Separated floating gate for EEPROM applicationUS5792679Aug 30, 1993Aug 11, 1998Sharp Microelectronics Technology, Inc.Implanting mobility enhancing species into first region of low mobility semiconductor material, selectively oxidizingUS5808344Feb 4, 1997Sep 15, 1998International Business Machines CorporationSingle gate is shared by two transistorsUS5821577Nov 30, 1992Oct 13, 1998International Business Machines CorporationGraded channel field effect transistorUS5847419Sep 16, 1997Dec 8, 1998Kabushiki Kaisha ToshibaSi-SiGe semiconductor device and method of fabricating the sameUS5855693Dec 13, 1995Jan 5, 1999Sgs-Thomson Microelectronics S.R.L.Monocrystalline insulating layer made of silicon carbide, silicon nitride or ceramic materials.US5863830Sep 18, 1995Jan 26, 1999Commissariat A L'energie AtomiqueProcess for the production of a structure having a thin semiconductor film on a substrateUS5876796Dec 23, 1996Mar 2, 1999France TelecomProcess for selectively depositing a refractory metal silicide on silicon, and silicon wafer metallized using this processUS5877070May 31, 1997Mar 2, 1999Max-Planck SocietyMethod for the transfer of thin layers of monocrystalline material to a desirable substrateUS5882987Aug 26, 1997Mar 16, 1999International Business Machines CorporationSmart-cut process for the production of thin semiconductor material filmsUS5891769Feb 27, 1998Apr 6, 1999Motorola, Inc.Method for forming a semiconductor device having a heteroepitaxial layerUS5906708Dec 6, 1995May 25, 1999Lawrence Semiconductor Research Laboratory, Inc.Vapor depositing an etching-stop dielectric layerUS5912479Jul 25, 1997Jun 15, 1999Sony CorporationHeterojunction bipolar semiconductor deviceUS5923046Sep 3, 1997Jul 13, 1999Kabushiki Kaisha ToshibaQuantum dot memory cellUS5930632Dec 1, 1997Jul 27, 1999Advanced Micro DevicesForming thin film of cobalt niobate dielectric and electroconductive cobalt silicide electrode layer for high speed transistor performanceUS5943560Apr 19, 1996Aug 24, 1999National Science CouncilDepositing polysilicon or poly-silicon-germanium on dielectric; polishing channels, depositing gate dielectric layer; low temperature deposition of silicon dioxide spacer; etching; depositing metal into contact holesUS5951757 *May 6, 1997Sep 14, 1999The United States Of America As Represented By The Secretary Of The NavyMethod for making silicon germanium alloy and electric device structuresUS5963817Oct 16, 1997Oct 5, 1999International Business Machines CorporationBulk and strained silicon on insulator using local selective oxidationUS5998807 *Sep 9, 1997Dec 7, 1999Siemens AktiengesellschaftSemiconductor islands on dielectricUS6319799 *May 9, 2000Nov 20, 2001Board Of Regents, The University Of Texas SystemHigh mobility heterojunction transistor and methodUS20020140031 *Mar 31, 2001Oct 3, 2002Kern RimStrained silicon on insulator structuresUS20030141548 *Jan 30, 2002Jul 31, 2003International Business Machines CorporationHigh mobility transistors in soi and method for formingUS20040029323 *Jun 29, 2001Feb 12, 2004Akihiro ShimizuSemiconductor device and method for fabricating the sameWO2002043151A1 *Jun 29, 2001May 30, 2002Hitachi LtdSemiconductor device and method for fabricating the same* Cited by examinerNon-Patent CitationsReference1"2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out," IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992) pp. 136-140.2Armstrong et al., "Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors," IEDM Technical Digest (1995) pp. 761-764.3Armstrong, "Technology for SiGe Heterostructure-Based CMOS Devices", PH.D Thesis, Massachusetts Institute of Technology (1999) pp. 1-154.4Augusto et al., "Proposal for a New Process Flow for the Fabrication of Silicon-Based Complementary MOD-MOSFETs without Ion Implantation," Thin Solid Films, vol. 294, No. 1-2 (1997) pp. 254-258.5Barradas et al., "RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors," Modern Physics Letters B (2001) (abstract).6Batterman, "Hillocks, Pits, and Etch Rate in Germanium Crystals," Journal of Applied Physics, vol. 28, No. 11 (Nov. 1957), pp. 1236-1241.7Bohg, "Ethylene Diamine-Pyrocatechol-Water Mixture Shows Etching Anomaly in Boron-Doped Silicon," Journal of the Electrochemical Society, vol. 118, No. 2 (Feb. 1971), pp. 401-402.8Borenstein et al., "A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining," Proceedings of the 1999 12<SUP>th </SUP>IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210.9Bouillon et al., "Search for the optimal channel architecture for 0.18/0.12 mum bulk CMOS Experimental study," IEEE (1996) pp. 21.2.1-21.2.4.10Brunner et al., "Molecular beam epitaxy growth and thermal stability of Si<SUB>1-x</SUB>Ge<SUB>x </SUB>layers on extremely thin silicon-on-insulator substrates," Thin Solid Films, vol. 321 (1998), pp. 245-250.11Bufler et al., "Hole transport in strained Si<SUB>1-x</SUB>Ge<SUB>x </SUB>alloys on Sil-yGey substrates," Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602.12Burghartz et al., "Microwave Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology", IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1 (Jan. 1996) pp. 100-104.13Canaperi et al., "Preparation of a relaxed Si-Ge layer on an insulator in fabricating high-speed semiconductor devices with strained epitaxial films," International Business Machines Corporation, USA (2002) (abstract).14Carlin et al., "High Efficiency GaAs-on-Si Solar Cells with High Voc Using Graded GeSi Buffers," IEEE (2000) pp. 1006-1011.15Chang et al., "Selective Etching of SiGe/Si Heterostructures," Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 202-204.16Chen et al., "The Band Model and the Etching Mechanism of Silicon in Aqueous KOH," Journal of the Electrochemical Society, vol. 142, No. 1 (Jan. 1995), pp. 170-176.17Cheng et al., "Electron Mobility Enhancement in Strained-Si n-MOSFETs Fabricated on SiGe-on-Insulator (SGOI) Substrates," IEEE Electron Device Letters, vol. 22, No. 7 (Jul. 2001) pp. 321-323.18Cheng et al., "Relaxed Silicon-Germanium on Insulator Substrate by Layer Transfer," Journal of Electronic Materials, vol. 30, No. 12 (2001) pp. L37-L39.19Cullis et al, "Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions," Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931.20Currie et al., "Carrier mobilities and process stability of strained Si N- and p-MOSFETs on SiGe virtual substrates," J. Vac. Sci. Technol. B., vol. 19, No. 6 (Nov./Dec. 2001) pp. 2268-2279.21Currie et al., "Controlling Threading Dislocation in Ge on Si Using Graded SiGe Layers and Chemical-Mechanical Polishing," vol. 72 No. 14 (Apr. 6, 1998) pp. 1718-1720.22Desmond et al., "The Effects of Process-Induced Defects on the Chemical Selectivity of Highly Doped Boron Etch Stops in Silicon," Journal of the Electrochemical Society, vol. 141, No. 1 (Jan. 1994), pp. 178-184.23Eaglesham et al., "Dislocation-Free Stanski-Krastanow Growth of Ge on Si(100)," Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990) pp. 1943-1946.24Ehman et al., "Morphology of Etch Pits on Germanium Studied by Optical and Scanning Electron Microscopy," Journal of Applied Physics, vol. 41, No. 7 (Jun. 1970), pp. 2824-2827.25Examination Report for European Patent Application No. 01 973 651.1-1528, dated Mar. 22, 2004, 3 pages.26Examination Report for European Patent Application No. 01 973 651.1-1528, dated Nov. 12, 2004, 9 pages.27Examination Report for European Patent Application No. 01 989 893.1-1235, dated Aug. 16, 2004, 5 pages.28Examination Report for European Patent Application No. 02 709 406.9-2203, dated Mar. 24, 2005, 5 pages.29Examination Report for European Patent Application No. 02 709 406.9-2203, dated May 11, 2004, 3 pages.30Examination Report for European Patent Application No. 98 931 529.6-2203, dated Jan. 10, 2002, 4 pages.31Examination Report for European Patent Application No. 98 931 529.6-2203, dated May 9, 2003, 5 pages.32Feij�o et al., "Epitaxial Si-Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator," Journal of Electronic Materials, vol. 23, No. 6 (Jun. 1994) pp. 493-496.33Feij�o et al., "Etch Stop Barriers in Silicon Produced by Ion Implantation of Electrically Non-Active Species," Journal of the Electrochemical Society, vol. 139, No. 8 (Aug. 1992, pp. 2309-2313.34Finne et al., "A Water-Amine-Complexing Agent System for Etching Silicon," Journal of the Electrochemical Society, vol. 114, No. 9 (Sep. 1967), pp. 965-970.35Fischetti et al., "Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys," J. Appl. Phys., vol. 80, No. 4 (Aug. 15, 1996) pp. 2234-2252.36Fischetti, "Long-range Coulomb interactions in small Si devices. Part II. Effective electron mobility in thin-oxide structures," Journal of Applied Physics, vol. 89, No. 2 (Jan. 15, 2001) pp. 1232-1250.37Fitzgerald et al., "Dislocation dynamics in relaxed graded composition semiconductors," Materials Science and Engineering B67 (1999) pp. 53-61.38Fitzgerald et al., "Dislocations in Relaxed SiGe/Si Heterostructures," Physica Status Solidi A, Applied Research, Berlin, DE, vol. 171, Nr. 1, pp. 227-238, Jan. 16, 1999.39Fitzgerald et al., "Relaxed Ge<SUB>x</SUB>Si<SUB>1-x </SUB>structures for III-V integration with Si and high mobility two-dimensional electron gases in Si," AT&T Bell Laboratories, Murray Hill, NJ 07974 (1992) American Vacuum Society, pp. 1807-1819.40Fitzgerald et al., "Totally Relaxed Ge<SUB>x</SUB>Si<SUB>1-x </SUB>Layers with Low Threading Dislocation Densities Grown on Si Substrates," Applied Physics Letters, vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813.41Fitzgerald, "GeSi/Si Nanostructures," Annual Review of Materials Science, vol. 25 (1995), pp. 417-454.42Frank, "Orientation-Dependent Dissolution of Germanium," Journal of Applied Physics, vol. 31, No. 11 (Nov. 1960), pp. 1996-1999.43Fukatsu, "SiGe-based semiconductor-on-insulator substrate created by low-energy separation-by-implanted-oxygen," Applied Physics Letters, vol. 72, No. 26 (Jun. 29, 1998), pp. 3485-3487.44Gannavaram, et al., "Low Temperature (<=800� C.) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS," IEEE International Electron Device Meeting Technical Digest, (2000), pp. 437-440.45Garone et al., "Silicon vapor phase epitaxial growth catalysis by the presence of germane," Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277.46Ge et al., "Process-Strained Si (PSS) CMOS Technology Featuring 3D Strain Engineering," IEEE International Electron Devices Meeting Technical Digest, (2003) pp. 73-76.47Ghandi et al., "Chemical Etching of Germanium," Journal of the Electrochemical Society, vol. 135, No. 8 (Aug. 1988), pp. 2053-2054.48Ghani et al., "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors," IEEE International Electron Devices Meeting Technical Digest, (2003), 978-980.49Godbey et al., "A Si<SUB>0.7</SUB>Ge<SUB>0.3 </SUB>strained-layer etch stop for the generation of thin layer undoped silicon," Applied Physics Letters, vol. 56, No. 4 (Jan. 22, 1990), pp. 373-375.50Godbey et al., (1990) "Fabrication of Bond and Etch-Back Silicon Insulator Using a Strained SI<SUB>0.7</SUB>Ge<SUB>0.3 . </SUB>Layer as an Etch Stop," Journal of the Electrical Society, vol. 137, No. 10 (Oct. 1990) pp. 3219-3223.51Gray and Meyer, "Phase-Locked Loops", Analysis and Design of Analog Integrated Circuits (1984) pp. 605-632.52Grillot et al., "Acceptor diffusion and segregation in (AI<SUB>x</SUB>Ga<SUB>1-x</SUB>)<SUB>0.5</SUB>In<SUB>0.5</SUB>P heterostructures," Journal of Applied Physics, vol. 91, No. 8 (2002), pp. 4891-4899.53Gr�tzmacher et al., "Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere," Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533.54Hackbarth et al., "Alternatives to thick MBE-grown relaxed SiGe buffers," Thin Solid Films, vol. 369, No. 1-2 (Jul. 2000) pp. 148-151.55Hackbarth et al., "Strain relieved SiGe buffers for Si-based heterostructure field-effect transistors," Journal of Crystal Growth, vol. 201/202 (1999) pp. 734-738.56Halsall et al., "Electron diffraction and Raman studies of the effect of substrate misorientation on ordering in the AlGalnP system," Journal of Applied Physics, vol. 85, No. 1 (1999), pp. 199-202.57Hamada et al., "A New Aspect of Mechanical Stress Effects in Scaled MOS Devices," IEEE Transactions on Electron Devices, vol. 38, No. 4 (Apr. 1991), pp. 895-900.58Herzog et al., "SiGe-based FETs: buffer issues and device results," Thin Solid Films, vol. 380 (2000) pp. 36-41.59Herzog et al., "X-Ray Investigation of Boron- and Germanium-Doped Silicon Epitaxial Layers," Journal of the Electrochemical Society, vol. 131, No. 12 (Dec. 1984), pp. 2969-2974.60H�ck et al., "Carrier mobilities in modulation doped Si<SUB>1-x</SUB>Ge<SUB>x </SUB>heterostructures with respect to FET applications," Thin Solid Films, vol. 336 (1998) pp. 141-144.61H�ck et al., "High hole mobility in Si<SUB>0.17 </SUB>Ge<SUB>0.83 </SUB>channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition," Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922.62Hock et al., "High performance 0.25 mum p-type Ge/SiGe MODFETs," Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.63Holmes, "The Orientation Dependence of Etching Effects on Germanium Crystals," Acta Metallurgica, vol. 7, No. 4 (Apr. 1959), pp. 283-290.64Hsu et al., "Surface morphology of related Ge<SUB>x</SUB>Si<SUB>1-x </SUB>films," Appl. Phys. Lett., vol. 61, No. 11 (1992), pp. 1293-1295.65Huang et al., "Isolation Process Dependence of Channel Mobility in Thin-Film SOI Devices," IEEE Electron Device Letters, vol. 17, No. 6 (Jun. 1996), pp. 291-293.66Huang et al., "LOCOS-Induced Stress Effects on Thin-Film SOI Devices," IEEE Transactions on Electron Devices, vol. 44, No. 4 (Apr. 1997), pp. 646-650.67Huang et al., "The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits", IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul. 1998, pp. 1023-1036.68Huang et al., (2001) "Carrier Mobility enhancement in strained Si-on-insulatoir fabricated by wafer bonding", 2001 Symposium on VLSI Technology, Digest of Technical Papers, pp. 57-58.69Huang, et al., "Reduction of Source/Drain Series Resistance and Its Impact on Device Performance for PMOS Transistors with Raised Si<SUB>1-x</SUB>Ge<SUB>x </SUB>Source/Drain", IEEE Electron Device Letters, vol. 21, No. 9, (Sep. 2000) pp. 448-450.70Hunt et al., "Highly Selective Etch Stop by Stress Compensation for Thin-Film BESOI," 1990 IEEE/SOI Technology Conference, (Oct. 2-4, 1990), pp. 145-146.71IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990, "Optimal Growth Technique and Structure for Strain Relaxation of Si-Ge Layers on Si Substrates", pp. 330-331.72Iida et al., "Thermal behavior of residual strain in silicon-on-insulator bonded wafer and effects on electron mobility," Solid-State Electronics, vol. 43 (1999), pp. 1117-1120.73International Search Report for Patent Application No. PCT/US 98/13076, dated Oct. 27, 1998, 2 pages.74International Search Report for Related International Application No. PCT/US/18007, Jan. 5, 2004.75Ishikawa et al., "SiGe-on-insulator substrate using SiGe alloy grown Si(001)," Applied Physics Letters, vol. 75, No. 7 (Aug. 16, 1999) pp. 983-985.76Ismail et al., "Modulation-doped n-type Si/SiGe with inverted interface," Appl. Phys. Lett., vol. 65, No. 10 (Sep. 5, 1994) pp. 1248-1250.77Ismail, "Si/SiGe High-Speed Field-Effect Transistors," Electron Devices Meeting, Washington, D.C. (Dec. 10, 1995) pp. 20.1.1-20.1.4.78Ito et al., "Mechanical Stress Effect on Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design," IEEE International Electron Devices Meeting Technical Digest, (2000), pp. 247-250.79Jaccodine, "Use of Modified Free Energy Theorems to Predict Equilibrium Growing and Etching Shapes," Journal of Applied Physics, vol. 33, No. 8 (Aug. 1962), pp. 2643-2647.80Kearney et al., "The effect of alloy scattering on the mobility of holes in a Si<SUB>1-x</SUB>Ge<SUB>x </SUB>quantum well," Semicond. Sci Technol., vol. 13 (1998) pp. 174-180.81Kern, "Chemical Etching of Silicon, Germanium, Gallium, Arsenide, and Gallium Phosphide," RCA Review, vol. 39 (Jun. 1978), pp. 278-308.82Kim et al., "A Fully Integrated 1.9-GHz CMOS Low-Noise Amplifier," IEEE Microwave and Guided Wave Letters, vol. 8, No. 8 (Aug. 1998) pp. 293-295.83Klauk et al., "Thermal stability of undoped strained Si channel SiGe heterostructures," Applied Physics Letter, No. 68, Apr. 1, 1996. pp, 1975-1977.84Koester et al., "Extremely High Transconductance Ge/Si<SUB>0.4</SUB>Ge<SUB>0.6 </SUB>p-MODFET's Grown by UHV-CVD," IEEE Electron Device Letters, vol. 21, No. 3 (Mar. 2000) pp. 110-112.85K�nig et al., "p-Type Ge-Channel MODFET's with High Transconductance Grown on Si Substrates," IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993) pp. 205-207.86K�nig et al., "SiGe HBTs and HFETs," Solid-State Electronics, vol. 38, No. 9 (1995) pp. 1595-1602.87Kunznetsov et al., "Technology for high-performance n-channel SiGe modulation-doped field-effect transistors," J. Vac. Sci. Technol., B 13(6) (Nov./Dec. 1995) pp. 2892-2896.88Lang et al., "Bulk Micromachining of Ge for IR Gratings," Journal of Micromechanics and Microengineering, vol. 6, No. 1 (Mar. 1996), pp. 46-48.89Langdo et al., (2002) "Preparation of Novel SiGe-free Strained Si on Insulator Substrates" IEEE International SOI Conference, pp. 211-212 (XP002263057).90Larson, "Integrated Circuit Technology Options for RFIC's-Present Status and Future Directions", IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998, pp. 387-399.91Leancu et al., "Anisotropic Etching of Germanium," Sensors and Actuators, A46-47 (1996), pp. 35-37.92Lee et al., "CMOS RF Integrated Circuits at 5 GHz and Beyond", Proceedings of the IEEE, vol. 88, No. 10 (Oct. 2000) pp. 1560-1571.93Lee et al., "Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on Si<SUB>1-x</SUB>Ge<SUB>x</SUB>/Si virtual substrates," Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001) pp. 3344-3346.94Lee et al., "Strained Ge channel p-type MOSFETs fabricated on Si<SUB>1-x</SUB>Ge<SUB>x</SUB>/Si virtual substrates," Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A1.9.1-A1.9.5.95LeGoues et al., "Relaxation of SiGe thin films grown on Si/SiO<SUB>2 </SUB>substrates," Applied Physics Letters, vol. 75, No. 11 (Jun. 1, 1994), pp. 7240-7246.96Lehmann et al., "Implanted Carbon: An Effective Etch-Stop in Silicon," Journal of the Electrochemical Society, vol. 138, No. 5 (May 1991), pp. 3-4.97Leitz et al., "Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs," Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.10.1-A3.10.6.98Leitz et al., "Dislocation glide and blocking kinetics in compositionally graded SiGe/Si," Journal of Applied Physics, vol. 90, No. 6 (Sep. 15, 2001) pp. 2730-2736.99Leitz et al., "Hole mobility enhancements in strained Si/Sil-yGey p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si<SUB>1-x</SUB>Ge<SUB>x </SUB>(x<y) virtual substrates," Applied Physics Letters, vol. 79, No. 25 (Dec. 17, 2001) pp. 4246-4248.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS7947585 *Dec 4, 2006May 24, 2011Electronics And Telecommunications Research InstituteMethod of manufacturing semiconductor deviceUS8586452 *Sep 7, 2011Nov 19, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Methods for forming semiconductor device structuresUS8878243 *May 4, 2010Nov 4, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Lattice-mismatched semiconductor structures and related methods for device fabricationUS20100213511 *May 4, 2010Aug 26, 2010Taiwan Semiconductor Manufacturing Company, Ltd.Lattice-Mismatched Semiconductor Structures and Related Methods for Device Fabrication* Cited by examinerClassifications U.S. Classification257/18, 257/E21.448, 257/E21.121, 257/E21.703, 257/E21.127, 257/E27.112, 257/E21.371, 257/E21.57, 257/E29.298, 257/192, 257/E29.297, 257/E21.564, 257/E21.442, 257/E29.295, 257/E21.415, 257/E21.568, 257/E21.129International ClassificationH01L21/20, H01L27/12, H01L21/336, H01L21/84, H01L21/337, H01L21/762, H01L21/331, H01L29/786Cooperative ClassificationH01L29/66628, H01L29/66916, H01L21/76275, H01L21/76256, H01L21/76264, H01L29/785, H01L21/28518, H01L29/66787, H01L29/78684, H01L21/84, H01L29/78687, H01L29/7842, H01L21/76254, H01L29/41783, H01L29/66772, H01L27/1203, H01L29/66242, H01L29/78603, H01L29/165, H01L29/7849, H01L21/76259European ClassificationH01L29/66M6T6F15C, H01L29/66M6T2H, H01L29/66M6T6T3, H01L29/78R, H01L29/417D12R, H01L21/762D8D, H01L21/285B4A, H01L29/66M6T6F11D3, H01L29/78R7, H01L21/762D8B, H01L21/762D8F, H01L27/12B, H01L29/786G, H01L21/762D20, H01L21/84, H01L29/786G2, H01L29/786ALegal EventsDateCodeEventDescriptionSep 23, 2011FPAYFee paymentYear of fee payment: 4Jan 26, 2010ASAssignmentOwner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AMBERWAVE SYSTEMS CORPORATION;REEL/FRAME:023848/0183Effective date: 20091122Jun 9, 2005ASAssignmentOwner name: AMBERWAVE SYSTEMS CORPORATION, NEW HAMPSHIREFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LOCHTEFELD, ANTHONY J.;LANGDO, THOMAS A.;HAMMOND, RICHARD;AND OTHERS;REEL/FRAME:016667/0014;SIGNING DATES FROM 20030815 TO 20050418RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services