Source: https://patents.google.com/patent/US8281067
Timestamp: 2018-02-23 07:09:40
Document Index: 320400424

Matched Legal Cases: ['application No. 04', 'Application No. 093111121', 'Application No. 200480010686', 'Application No. 2', 'Application No. 2', 'Application No. 200480010686', 'Application No. 093109754', 'Application No. 093109754', 'Application No. 093111121', 'Application No. 04760132']

US8281067B2 - Disk array controller with reconfigurable data path - Google Patents
US8281067B2
US8281067B2 US10829918 US82991804A US8281067B2 US 8281067 B2 US8281067 B2 US 8281067B2 US 10829918 US10829918 US 10829918 US 82991804 A US82991804 A US 82991804A US 8281067 B2 US8281067 B2 US 8281067B2
US10829918
US20040264309A1 (en )
US10829918 2003-04-21 2004-04-21 Disk array controller with reconfigurable data path Active 2031-06-23 US8281067B2 (en)
US46489203 true 2003-04-21 2003-04-21
US20040264309A1 true US20040264309A1 (en) 2004-12-30
US8281067B2 true US8281067B2 (en) 2012-10-02
ID=33310975
US10829918 Active 2031-06-23 US8281067B2 (en) 2003-04-21 2004-04-21 Disk array controller with reconfigurable data path
US (1) US8281067B2 (en)
JP (1) JP2006524401A (en)
KR (1) KR20060025135A (en)
CN (1) CN100371874C (en)
CA (1) CA2522915A1 (en)
EP (1) EP1625489A2 (en)
WO (1) WO2004095255A3 (en)
US20130138868A1 (en) * 2011-11-30 2013-05-30 Apple Inc. Systems and methods for improved communications in a nonvolatile memory system
US20070094472A1 (en) 2005-10-20 2007-04-26 Dell Products L.P. Method for persistent mapping of disk drive identifiers to server connection slots
JP5889535B2 (en) * 2011-02-24 2016-03-22 ヤマハ株式会社 Terminal device and communication system
CN104090986A (en) * 2014-07-28 2014-10-08 福建三元达通讯股份有限公司 Wireless controller slot position control method, access device and wireless controller
EP0578139A2 (en) 1992-07-06 1994-01-12 Hewlett-Packard Company Programmable disk drive array controller
US20100251073A1 (en) 2004-03-12 2010-09-30 Stolowitz Michael C Disk controller methods and apparatus with improved striping, redundancy operations and interfaces
"PCI IDE Controller Specification," Revision 1.0, Mar. 4, 1994, pp. 1-5.
"SATA PHY Interface Specification (SAPIS)," Draft-Rev. 0.90, Intel Corporation, Feb. 8, 2002, pp. 1-12.
"Silicon Valley Computer, IDE Mirror Card, Model ADP104/ADP108," User Manual, Part No. 113, Copyright 1992 by Silicon Valley Computer. (Cover page, table of contents, introduction, and pp. 8-16.).
"SATA PHY Interface Specification (SAPIS)," Draft—Rev. 0.90, Intel Corporation, Feb. 8, 2002, pp. 1-12.
Cheng et al., "Improving the I/O Performance of Real-Time Database Systems with Multiple-Disk Storage Structures," Proceedings of the 1996 International Conference on Parallel Processing, 1996, vol. 3, pp. 204-211.
Decision on Appeal from U.S. Appl. No. 10/822,115, dated Dec. 21, 2009.
EDN Access; for Design by Design, "Easy-to-Use Flash-Memory Modules Emulate Disk Drives," Sep. 1, 1994, by Gary Legg. Published on the Internet by EDN Magazine at http://www.e-insite.net/ednmag archives/1994/090194/182df2.htm.
EDN Access; for Design, by Design: "Embedded Systems," Jan. 18, 1996, published on the Internet by EDN Magazine at http://www.e-insite.net/ednmag/archives/1996/011896/02prod4.htm.
European Office Action from application No. 04 760 132.3-1245 dated Jan. 30, 2009.
Examiner's Answer from U.S. Appl. No. 10/822,115, dated May 14, 2008.
Feng et al., "Performance Analysis of RAID for Different Communication Mechanism Between RAID Controller and String Controllers," IEEE Transactions on Magnetics, vol. 32, No. 5, Sep. 1996, pp. 3890-3892.
Final Office Action from U.S. Appl. No. 10/822,115, dated Mar. 26, 2007.
Hosler, B., "Programming Interface for Bus Master IDE Controller" Revision 1.0, May 16, 1994, Intel Corporation, pp. 1-6.
International Search Report and Written Opinion from International Application No. PCT/US05/08647, dated Jan. 3, 2008.
International Search Report and Written Opinion from International Application No. PCT/US2004/011021, dated Apr. 20, 2005.
International Search Report from International Application No. PCT/US2004/012476, dated Jun. 2, 2005.
Jin et al., "Improving Partial Stripe Write Performance in RAID Level 5," Proceedings of the 1998 Second IEEE International Caracas Conference on Devices, Circuits and Systems, 1998, pp. 396-400.
Kozierok, Charles M. Striping. [online] Apr. 17, 2001, [retireved on Jun. 22, 2007]. Retrieved from the Internet . *
Kozierok, Charles M. Striping. [online] Apr. 17, 2001, [retireved on Jun. 22, 2007]. Retrieved from the Internet <URL: http://www.pcguide.com/ref/hdd/perf/raid/concepts/genStriping-c.html>. *
Menon et al., "The Architecture of a Fault-Tolerant Cached RAID Controller," Proceedings of the 20th Annual International Symposium on Computer Architecture, 1993, pp. 76-86.
Non-Final Office Action from U.S. Appl. No. 10/822,115, dated Aug. 31, 2010.
Non-Final Office Action from U.S. Appl. No. 10/822,115, dated Jul. 13, 2006.
Non-Final Office Action from U.S. Appl. No. 11/080,376, dated Aug. 22, 2007.
Non-Final Office Action from U.S. Appl. No. 11/080,376, dated Feb. 25, 2008.
Non-Final Office Action from U.S. Appl. No. 11/080,376, dated Mar. 16, 2009.
Non-Final Office Action from U.S. Appl. No. 11/080,376, dated Sep. 11, 2009.
Non-Final Office Action from U.S. Appl. No. 12/649,229, dated Oct. 28, 2010.
Notice of Allowance from Taiwan Patent Application No. 093111121, dated Jan. 23, 2007.
Notice of Allowance from U.S. Appl. No. 11/080,376, dated Apr. 1, 2010.
Notice of Allowance from U.S. Appl. No. 12/649,228, dated Jul. 22, 2011.
Notice of Allowance from U.S. Appl. No. 12/649,229, dated Aug. 2, 2011.
Notification to Grant from Chinese Patent Application No. 200480010686.7, dated Oct. 26, 2007.
Office Action from Canadian Patent Application No. 2,522,915, dated Aug. 21, 2007.
Office Action from Canadian Patent Application No. 2,522,915, dated Dec. 15, 2010.
Office Action from Chinese Patent Application No. 200480010686.7, dated Nov. 10, 2006 (Translation Only).
Office Action from Taiwan Patent Application No. 093109754, dated Feb. 10, 2009.
Office Action from Taiwan Patent Application No. 093109754, dated Sep. 17, 2008 (Translation Only).
Office Action from Taiwan Patent Application No. 093111121, dated Jul. 26, 2006.
Office Communication from European Application No. 04760132.3-1245 mailed on Jun. 11, 2007.
Preliminaiy Report from PCT Application No. PCT/US2004/012476 mailed on Nov. 3, 2005.
Sahai, Anil K., "Performance Aspects of RAID Architectures," Performance, Computing and Communications Conference, 1997, IPCCC 1997, IEEE International, pp. 321-327.
Supplemental Notice of Allowability from U.S. Appl. No. 11/080,376, dated Feb. 17, 2011.
Sven Schulz, "Elegant Pair Skating," Promise FastTrak, EIDE RAID Adapter, C'T Magazin Fur Computer Technik, Jun. 1998, p. 116.
Tala, Deepak Kumar. Gate Level Modeling Part-II. [online] Oct. 20, 2001, [retrieved on Jun. 21, 2007]. Retrieved from the Internet . *
Tala, Deepak Kumar. Gate Level Modeling Part-II. [online] Oct. 20, 2001, [retrieved on Jun. 21, 2007]. Retrieved from the Internet <URL: http://web.archive.org/web/20040417053300/http://www.asic-world.com/verilog/gate2.html>. *
Zabback et al., "The RAID Configuration Tool," Third International Conference on High Performance Computing, 1996, pp. 55-61.
US8626994B2 (en) * 2011-11-30 2014-01-07 Apple Inc. Systems and methods for improved communications in a nonvolatile memory system
US9164680B2 (en) 2011-11-30 2015-10-20 Apple Inc. Systems and methods for improved communications in a nonvolatile memory system
CA2522915A1 (en) 2004-11-04 application
CN1777861A (en) 2006-05-24 application
WO2004095255A3 (en) 2005-07-14 application
JP2006524401A (en) 2006-10-26 application
EP1625489A2 (en) 2006-02-15 application
KR20060025135A (en) 2006-03-20 application
WO2004095255A2 (en) 2004-11-04 application
CN100371874C (en) 2008-02-27 grant
US20040264309A1 (en) 2004-12-30 application