Source: http://www.google.fr/patents/US7657702
Timestamp: 2013-05-26 03:31:56
Document Index: 762530065

Matched Legal Cases: ['application No. 02703078', 'Application No. 2002', 'Application No. 2002', 'Application No. 2008', 'Application No. 2003', 'Application No. 02703078', 'Application No. 2002', 'Application No. 200610142358', 'Application No. 200610142359', 'Application No. 02803882']

Brevet US7657702 - Partial block data programming and reading operations in a non-volatile memory - Google�BrevetsRecherche Images Maps Play YouTube Actualit�s Gmail Drive Plus » Recherche avanc�e dans les brevets | Historique Web | Connexion Recherche avanc�e dans les brevets BrevetsData in less than all of the pages of a non-volatile memory block are updated by programming the new data in unused pages of either the same or another block. In order to prevent having to copy unchanged pages of data into the new block, or to program flags into superceded pages of data, the pages of...http://www.google.fr/patents/US7657702?utm_source=gb-gplus-shareBrevet US7657702 - Partial block data programming and reading operations in a non-volatile memory Num�ro de publicationUS7657702 B2Type de publicationOctroi Num�ro de demande12/371,460 Date de publication2 f�vr. 2010 Date de d�p�t13 f�vr. 2009 Date de priorit�19 janv. 2001Autre r�f�rence de publicationCN1290021CCN1514971ACN1924830ACN1924831ACN100485641CCN100485642CEP1352394A2EP1352394B1EP1645964A2EP1645964A3EP1653323A2EP1653323A3US6763424US6968421US7818490US8316177US20020099904US20040210708US20060031627US20090150601WO2002058074A2WO2002058074A3WO2002058074A9 InventeursKevin M. Conley Cessionnaire d'origineSandisk Corporation Classification aux �tats-Unis711/103711/115 Classification internationaleG06F12/00G11C16/02G11C16/06G06F12/02G11C16/10 Classification coop�rativeG06F2212/7209G06F2212/7208G11C16/102G11C2216/16G11C16/105G06F12/0246 Classification europ�enneG11C16/10E2G11C16/10EG06F12/02D2E2R�f�rencesCitations de brevets (88)Citations hors brevets (61) R�f�renc� par (8)Liens externesUSPTO Cession USPTO EspacenetPartial block data programming and reading operations in a non-volatile memoryUS 7657702 B2 R�sum� Data in less than all of the pages of a non-volatile memory block are updated by programming the new data in unused pages of either the same or another block. In order to prevent having to copy unchanged pages of data into the new block, or to program flags into superceded pages of data, the pages of new data are identified by the same logical address as the pages of data which they superceded and a time stamp is added to note when each page was written. When reading the data, the most recent pages of data are used and the older superceded pages of data are ignored. This technique is also applied to metablocks that include one block from each of several different units of a memory array, by directing all page updates to a single unused block in one of the units.
Citations de brevets Brevet cit� Date de d�p�t Date de publication D�posant TitreUS504394017 juil. 198927 ao�t 1991Harari; EliyahouFlash EEPROM memory systems having multistate storage cellsUS517233811 avr. 199015 d�c. 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS53413301 nov. 199323 ao�t 1994Intel CorporationMethod for writing to a flash memory array during erase suspend intervalsUS538808326 mars 19937 f�vr. 1995Cirrus Logic, Inc.Flash memory mass storage architectureUS538824816 f�vr. 19947 f�vr. 1995Intel CorporationFlash memory card including plural flash memories and circuitry for selectively outputting ready/busy signals in different operating modesUS54044858 mars 19934 avr. 1995M-Systems Flash Disk Pioneers Ltd.Flash file systemUS545765823 f�vr. 199410 oct. 1995International Business Machines CorporationNonvolatile memory with cluster-erase flash capability and solid state file apparatus using the sameUS547963826 mars 199326 d�c. 1995Cirrus Logic, Inc.Flash memory mass storage architecture incorporation wear leveling techniqueUS548169126 oct. 19932 janv. 1996International Business Machines CorporationCache page replacement using sequential LIFO and non-sequential LRU cast outUS54855954 oct. 199316 janv. 1996Cirrus Logic, Inc.Flash memory mass storage architecture incorporating wear leveling technique without using cam cellsUS55443563 mars 19956 ao�t 1996Intel CorporationBlock-erasable non-volatile semiconductor memory which tracks and stores the total number of write/erase cycles for each blockUS55684396 juin 199522 oct. 1996Sandisk Technologies Inc.Flash EEPROM system which maintains individual memory block cycle countsUS559837026 avr. 199528 janv. 1997International Business Machines CorporationNonvolatile memory with cluster-erase flash capability and solid state file apparatus using the sameUS562778328 d�c. 19956 mai 1997Mitsubishi Denki Kabushiki KaishaSemiconductor disk deviceUS564892921 juil. 199515 juil. 1997Mitsubishi Denki Kabushiki KaishaFlash memory cardUS56492002 d�c. 199615 juil. 1997Atria Software, Inc.Dynamic rule-based version control systemUS56824996 juin 199528 oct. 1997International Business Machines CorporationDirectory rebuild method and apparatus for maintaining and rebuilding directory information for compressed data on direct access storage device (DASD)US57403968 f�vr. 199614 avr. 1998Mitsubishi Denki Kabushiki KaishaSolid state disk device having a flash memory accessed by utilizing an address conversion table to convert sector address information to a physical block numberUS582278130 oct. 199213 oct. 1998Intel CorporationSector-based storage device emulator having variable-sized sectorUS583593513 sept. 199510 nov. 1998Lexar Media, Inc.Method of and architecture for controlling system data with automatic wear leveling in a semiconductor non-volatile mass storage memoryUS583861419 mai 199717 nov. 1998Lexar Microsystems, Inc.Identification and verification of a sector within a block of mass storage flash memoryUS584531331 juil. 19951 d�c. 1998LexarDirect logical block addressing flash memory mass storage architectureUS586009020 oct. 199512 janv. 1999Informix Software, Inc.Append-only storage in a disk array using striping and parity cachingUS586012430 sept. 199612 janv. 1999Intel CorporationMethod for performing a continuous over-write of a file in nonvolatile memoryUS58674176 ao�t 19972 f�vr. 1999Sandisk CorporationComputer memory cards using flash EEPROM integrated circuit chips and memory-controller systemsUS58901925 nov. 199630 mars 1999Sandisk CorporationConcurrent write of multiple chunks of data into multiple subarrays of flash EEPROMUS589639323 mai 199620 avr. 1999Advanced Micro Devices, Inc.Simplified file management scheme for flash memoryUS590785631 mars 199725 mai 1999Lexar Media, Inc.Moving sectors within a block of information in a flash memory mass storage architectureUS59240927 f�vr. 199713 juil. 1999International Business Machines CorporationComputer system and method which sort array elements to optimize array modificationsUS592411329 mai 199813 juil. 1999Lexar Media, Inc.Direct logical block addressing flash memory mass storage architectureUS593742516 oct. 199710 ao�t 1999M-Systems Flash Disk Pioneers Ltd.Flash file system optimized for page-mode flash technologiesUS598693321 nov. 199716 nov. 1999Kabushiki Kaisha ToshibaSemiconductor memory device having variable number of selected cell pages and subcell arraysUS598756310 d�c. 199816 nov. 1999Fujitsu LimitedFlash memory accessed using only the logical addressUS599994727 mai 19977 d�c. 1999Arkona, LlcDistributing database differences corresponding to database change events made to a database table located on a server computerUS602342323 d�c. 19978 f�vr. 2000Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS60348971 avr. 19997 mars 2000Lexar Media, Inc.Space management for managing high capacity nonvolatile memoryUS604099725 mars 199821 mars 2000Lexar Media, Inc.Flash memory leveling architecture having no external latchUS611578513 mai 19995 sept. 2000Lexar Media, Inc.Direct logical block addressing flash memory mass storage architectureUS612219511 juin 199919 sept. 2000Lexar Media, Inc.Method and apparatus for decreasing block write operation times performed on nonvolatile memoryUS612543524 nov. 199726 sept. 2000Lexar Media, Inc.Alignment of cluster address to block addresses within a semiconductor non-volatile mass storage memoryUS61341516 mars 200017 oct. 2000Lexar Media, Inc.Space management for managing high capacity nonvolatile memoryUS61512477 mars 200021 nov. 2000Lexar Media, Inc.Method and apparatus for decreasing block write operation times performed on nonvolatile memoryUS616116330 ao�t 199912 d�c. 2000Fujitsu LimitedMethod of writing, erasing, and controlling memory for memory deviceUS620213820 janv. 200013 mars 2001Lexar Media, IncIncreasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devicesUS62197524 ao�t 199817 avr. 2001Kabushiki Kaisha ToshibaDisk storage data updating method and disk storage controllerUS621976828 sept. 199817 avr. 2001Sony CorporationEmploying stored management data for supervision of data storageUS62233087 mars 200024 avr. 2001Lexar Media, Inc.Identification and verification of a sector within a block of mass STO rage flash memoryUS626291830 juin 200017 juil. 2001Lexar Media, Inc.Space management for managing high capacity nonvolatile memoryUS628886230 juil. 199911 sept. 2001Storage Technology CorporationMethod and mechanism to distinguish valid from outdated recording blocks in a tape driveUS63306338 juil. 199811 d�c. 2001Sony CorporationData processing method and apparatusUS633063428 sept. 199811 d�c. 2001Sony CorporationExternal storage apparatus having redundant boot blocks, and data processing method thereforUS642689317 f�vr. 200030 juil. 2002Sandisk CorporationFlash eeprom system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocksUS644962520 avr. 199910 sept. 2002Lucent Technologies Inc.Use of a two-way stack approach to optimize flash memory management for embedded database systemsUS656730728 f�vr. 200220 mai 2003Lexar Media, Inc.Block management for mass storageUS658457917 oct. 200024 juin 2003Fujitsu LimitedMethod of writing, erasing, and controlling memory for memory deviceUS668428922 nov. 200027 janv. 2004Sandisk CorporationTechniques for operating non-volatile memory systems with data sectors having different sizes than the sizes of the pages and/or blocks of the memoryUS671506831 mars 200030 mars 2004Fuji Photo Optical Co., Ltd.Multi-microcomputer systemUS672532117 f�vr. 200020 avr. 2004Lexar Media, Inc.Memory systemUS676342419 janv. 200113 juil. 2004Sandisk CorporationPartial block data programming and reading operations in a non-volatile memoryUS683928514 d�c. 20004 janv. 2005Stmicroelectronics S.A.Page by page programmable flash memoryUS68454387 ao�t 199818 janv. 2005Kabushiki Kaisha ToshibaMethod for controlling non-volatile semiconductor memory system by using look up tableUS692501219 mai 20042 ao�t 2005Renesas Technology Corp.Storage device employing a flash memoryUS694733228 juil. 200320 sept. 2005Sandisk CorporationComputer memory cards using flash EEPROM integrated circuit chips and memory-controller systemsUS69684217 mai 200422 nov. 2005Sandisk CorporationPartial block data programming and reading operations in a non-volatile memoryUS71679444 juin 200323 janv. 2007Lexar Media, Inc.Block management for mass storageEP0250876A227 mai 19877 janv. 1988Bull HN Information Systems Inc.Apparatus and method for page replacement in a data-processing system having a virtual memoryEP0896280A210 ao�t 199810 f�vr. 1999Kabushiki Kaisha ToshibaMethod for controlling nonvolatile semiconductor memory systemEP0977121A226 juil. 19992 f�vr. 2000Sony CorporationNon-volatile memory, recording apparatus and recording methodEP1352394B17 janv. 200224 mai 2006SanDisk CorporationPartial block data programming and reading operations in a non-volatile memoryFR2742893A1 Titre non disponibleJP3070539B2 Titre non disponibleJP6250798A Titre non disponibleJP8212019A Titre non disponibleJP8221223A Titre non disponibleJP10091490A Titre non disponibleJP10105661A Titre non disponibleJP11110300A Titre non disponibleJP2000163302A Titre non disponibleWO1994020906A128 f�vr. 199415 sept. 1994M-Systems Inc.Flash file systemWO1994022075A110 mars 199429 sept. 1994M-Systems Inc.A flash memory system providing both bios and user storage capabilityWO1997043764A18 mai 199720 nov. 1997Memory Corporation PlcMemory deviceWO1998044420A131 mars 19988 oct. 1998Estakhri, PetroMoving sectors within a block in a flash memoryWO1999007000A22 ao�t 199811 f�vr. 1999Eitan, BoazTwo bit eeprom using asymmetrical charge trappingWO1999021093A15 oct. 199829 avr. 1999Ban, AmirImproved flash file systemWO2000049488A117 f�vr. 200024 ao�t 2000Gorobets, Sergey, AnatolievichMemory systemWO2002049039A213 nov. 200120 juin 2002Sandisk CorporationTechniques for operating non-volatile memory systems with data sectors having different sizes than the sizes of the pages and/or blocks of the memoryWO2002049309A210 d�c. 200120 juin 2002Renier, FredericoMethod of certifying transmission, reception and authenticity of electronic documents and related network unitWO2002058074A27 janv. 200225 juil. 2002Sandisk CorporationPartial block data programming and reading operations in a non-volatile memoryCitations hors brevetsR�f�rence1"FTL Updates, PCMCIA Document No. 0165", Personal Computer Memory Card International Association, Version 002, Release 003, Mar. 4, 1996, pp. 1-26.2"International Preliminary Examination Report", European Patent Office, Corresponding Application PCT/US02/00366, Jul. 4, 2003, 7 pages.3Barre, "Flash Memory Magnetic Disk Replacement," IEEE Transactions on Magnetics, vol. 29, No. 6, Nov. 1993, 4 pages.4Chan, "World's Smallest Solid State Storage Device Sets New Industry Standard," IEEE, Nov. 4-6, 1997, pp. 484-487.5Deposition of John Mangan dated Jul. 10, 2008, vol. 1, 61 pages.6Deposition of John Mangan dated Jul. 11, 2008, vol. 2, 37 pages.7Deposition of Kevin M. Conley dated Jul. 24, 2008, vol. I, 49 pages.8Deposition of Kevin M. Conley dated Jul. 25, 2008, vol. II, 35 pages.9Deposition of Kevin M. Conley dated Sep. 11, 2008, vol. III, 35 pages.10European Patent Office, "Communication Pursuant to Article 96(2) EPC" mailed in related European patent application No. 02703078.2-2210 on Dec. 2, 2004, 3 pages.11Exhibits No. 1 through No. 10 to the Deposition of John Mangan, dated Jul. 10 and Jul. 11, 2008, total 540 pages.12Exhibits No. 1 through No. 12, No. 15 through No. 22, No. 24 through No. 26, No. 28 through No. 32, to Deposition of Kevin M. Conley, dated Jul. 24 and Jul. 25, 2008, total 573 pages.13Exhibits No. 11 through No. 15, No. 17 through No. 25, No. 29, No. 31, No. 32 to the Deposition of John Mangan, dated Jul. 10 and Jul. 11, 2008, total 504 pages.14Exhibits No. 16 through 28 from Kynett's Expert Report, dated Aug. 8, 2008, 331 pages.15Exhibits No. 36 through 41 from Kynett's Expert Report, dated Aug. 8, 2008, 69 pages.16Exhibits No. 37 through No. 56, No. 58, No. 59, No. 61 through No. 72, to Deposition of Kevin M. Conley, dated Jul. 24 and Jul. 25, 2008, total 729 pages.17Exhibits No. 46 through 57 from Kynett's Expert Report, dated Aug. 8, 2008, 157 pages.18Exhibits No. 65 through 72 from Kynett's Expert Report, dated Aug. 8, 2008, 63 pages.19Heller Ehrman, Letter from A. Sharma to J. Yoon identifying Heller's Respondents' Prior Art, dated Mar. 10, 2008, 7 pages.20Hsia et al., "A Reconfigurable Interconnect For In-Silicon Electronic Assembly", IEEE, (1982) pp. 7-16.21Hsia et al., "Adaptive Wafer Scale Integration", Proceeding of the 11th Conference (1979 International), Japanese Journal of Applied Physics, vol. 19 (1980) Supplement 19-1, pp. 193-202.22Hsia, "Memory Applications Of the MNOS", 1972 Wescon Technical Papers vol. 16, (1972) pp. 1-5.23Japanese Patent Office, "Decision of Refusal," corresponding Japanese Patent Application No. 2002-558275 on Nov. 27, 2007, 3 pages (including translation).24Japanese Patent Office, "Notification of Reasons for Refusal," corresponding Japanese Patent Application No. 2002-558275, mailed on May 13, 2008, 3 pages.25Korean Patent Office, "Notice of Preliminary Rejections," corresponding Korean Patent Application No. 2008-7028861, mailed on Mar. 10, 2009, 8 pages (inlcuding translation.).26Korean Patent Office, "Office Action," corresponding Korean Patent Application No. 2003-7009551, mailed on Aug. 25, 2008, 14 pages (including translation.).27Mergi, Aryeh and Schneider, Robert, "M-Systems & SCM Flash Filing Software Flash Translation Layer-FTL", PCMCIA, Jul. 1994, 15 pages.28Mergi, Aryeh and Schneider, Robert, "M-Systems & SCM Flash Filing Software Flash Translation Layer�FTL", PCMCIA, Jul. 1994, 15 pages.29Niijima, "Design of a solid-state file using flash EEPROM," IBM J. Res. Develop, vol. 39, No. 5, Sep. 1995, 15 pages. (as marked up by Dr. Harari).30Notice of Opposition to a European Patent for SanDisk Corporation, Patent No. 1,352,394, Application No. 02703078.2, dated Mar. 1, 2007, 17 pages.31Notification of Reasons for Refusal for SanDisk Corporation, Japanese Patent Application No. 2002-558275, mailed Feb. 23, 2007, 10 pages.32PCMCIA, PC Card Standard 6.0. PCMCIA Mar. 1997, vol. 1, Overview and Glossary, 29 pages.33PCMCIA, PC Card Standard 6.0. PCMCIA Mar. 1997, vol. 3, Physical Specification, 61 pages.34PCMCIA, PC Card Standard 6.0. PCMCIA Mar. 1997, vol. 7, Media Formats Storage, Specification, 39 pages.35PCT International Search Report, European Patent Office, corresponding PCT Application No. PCT/US02/00366, Jul. 4, 2003, 5 pages.36Petro Estakhri et al., "Moving Sectors Within a Block of Information in a Flash Memory Mass Storage Architecture", U.S. Appl. No. 09/620,544, filed Jul. 21, 2000, 48 pages.37Photo International, Digital: SanDisk Introduces 64, 80, 96 and 160 MB CompactFlash Memory, Feb. 1999, 1 page.38SanDisk Corporation, Preliminary MultiMediaCard Product Manual, Apr. 28, 1998, 96 pages.39SanDisk Corporation, SDP-32 Mbit "Mizer" Low Cost HD, Logical Format 20-10-00050, Rev. 8, Dec. 5, 1997, 32 pages.40Sandisk Israel, MediaClip Memory Card MMC Controller Top Level Design, Version 0.1, Nov. 13, 1996, 74 pages.41The Patent Office of the People's Republic of China, "Notification of the First Office Action," corresponding Chinese Patent Application No. 200610142358.3 on Dec. 14, 2007, 3 pages.42The Patent Office of the People's Republic of China, "Notification of the First Office Action," corresponding Chinese Patent Application No. 200610142359.8 on Dec. 14, 2007, 8 pages (including translation.43The Patent Office of the People's Republic of China, "Notification of the First Office Action," mailed in related Chinese Application No. 02803882.7 on Jan. 27, 2006, 14 pages, including translation.44United States International Trade Commission, "In the Matter of Certain Flash Memory Controllers, Drives, Memory Cards and Media Players, and Products Containing Same," Inv. No. 337-TA-619, Initial Determination on Violation of Section 337 and Recommended Determination on Remedy and Bond, Administrative Law Judge Charles E. Bullock, Public Version, May 5, 2009, 398 pages.45United States International Trade Commission, In the Matter of Certain Flash Memory Controllers, Drivers, Memory Cards, and Media Palyers and Products Containing same, Inv. No. 337-TA-619, Order No. 33: Order Construing the Terms of the Asserted Claims of the Patents at Issue, Jul. 15, 2008, pp. i-iii, 1-10 and 54-67.46United States International Trade Commission, Investigation No. 337-TA-619, Dr. Subramanian's testimony dated Oct. 30, 2008, 60 pages.47United States International Trade Commission, Investigation No. 337-TA-619, Dr. Subramanian's testimony dated Oct. 31, 2008, 59 pages.48United States International Trade Commission, Investigation No. 337-TA-619, Dr. Thomas Rhyne's testimony dated Oct. 27, 2008, 86 pages.49United States International Trade Commission, Investigation No. 337-TA-619, Dr. Thomas Rhyne's testimony dated Oct. 28, 2008, 84 pages.50United States International Trade Commission, Investigation No. 337-TA-619, Dr. Thomas Rhyne's testimony dated Oct. 29, 2008, 34 pages.51United States International Trade Commission, Investigation No. 337-TA-619, Niles Kynett's testimony dated Oct. 29, 2008, 22 pages.52United States International Trade Commission, Investigation No. 337-TA-619, Niles Kynett's testimony dated Oct. 30, 2008, 23 pages.53United States International Trade Commission, Investigation No. 337-TA-619, Notice of Prior Art of Respondents Apacer Technology, Inc. and Apacer Memory America, Inc., Silicon Motion Technology Corporation, Silicon Motion, Inc. (Taiwan), Silicon Motion, Inc. (California) and Silicon Motion International, Inc., Transcend Information, Inc. (Taiwan), Transcend Information, Inc. (California) and Transcend Information Maryland, Inc., dated Jul. 11, 2008, 17 pages.54United States International Trade Commission, Investigation No. 337-TA-619, Professor M. Ray Mercer's testimony dated Nov. 3, 2008, 30 pages.55United States International Trade Commission, Investigation No. 337-TA-619, Respondents Kingston Technology Co., Inc., Kingston Technology Corporation, Memosun, Inc., Payton Technology Corporation, and Phison Electronics Corporation's Notice of Prior Art, dated Jul. 11, 2008, 19 pages.56United States International Trade Commission, Investigation No. 337-TA-619, Respondents LG Electronics, Inc. and LG Electronics U.S.A., Inc's Notice of Prior Art, Jul. 11, 2008, 16 pages.57United States International Trade Commission, Investigation No. 337-TA-619, The Heller Respondents' Notice of Prior Art, dated Jul. 11, 2008, 23 pages.58United States International Trade Commission, Investigation No. 337-TA-619, witness statement of Kevin Conley dated Oct. 9, 2008, 9 pages.59USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/250,238 on Apr. 24, 2009, 16 pages.60V. Niles Kynett, "Expert Report on the Invalidity of the '424 Patent," dated Aug. 8, 2008, 99 pages (including Exhibit 4.).61Wells et al. "Flash Solid State Drive with 6MB/s Read/Write Channel and Data Compression," ISSCC 93/Session 3/Non-Volatile, Dynamic, and Experimental Memories/Paper WP 3.6, 4 pages. R�f�renc� par Brevet citant Date de d�p�t Date de publication D�posant TitreUS780097114 ao�t 200921 sept. 2010Samsung Electronics Co., Ltd.Flash memory devices and methods of programming the same by overlapping programming operations for multiple matsUS781849013 oct. 200519 oct. 2010Sandisk CorporationPartial block data programming and reading operations in a non-volatile memoryUS79709877 oct. 201028 juin 2011Sandisk CorporationPartial block data programming and reading operations in a non-volatile memoryUS817623618 f�vr. 20108 mai 2012Tdk CorporationMemory controller, memory system with memory controller, and method of controlling flash memoryUS82008928 f�vr. 201012 juin 2012Tdk CorporationMemory controller, memory system with memory controller, and method of controlling flash memoryUS831617724 juin 201120 nov. 2012Sandisk CorporationPartial block data programming and reading operations in a non-volatile memoryUS839701715 mars 201012 mars 2013Kabushiki Kaisha ToshibaController and data storage deviceUS2011006086415 mars 201010 mars 2011Kabushiki Kaisha ToshibaController and data storage deviceFaire pivoterImage d'origineAccueil Google - Plan du site - T�l�chargements par lot sur l'USPTO - R�gles de confidentialit� - Conditions d'utilisation - � propos de Google�Brevets - Envoyer des commentairesDonn�es fournies par IFI CLAIMS Patent Services©2012 Google