Source: http://www.google.com/patents/US8183627?dq=7,752,326
Timestamp: 2016-02-12 08:12:48
Document Index: 693254676

Matched Legal Cases: ['Application No. 01', 'Application No. 01', 'Application No. 01', 'Application No. 01', 'Application No. 02', 'Application No. 02', 'Application No. 98', 'Application No. 98', 'Application No. 10', 'Application No. 10']

Patent US8183627 - Hybrid fin field-effect transistor structures and related methods - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsSemiconductor-on-insulator structures facilitate the fabrication of devices, including MOSFETs that are at least partially depleted during operation and FinFETs including bilayer fins and/or crystalline oxide....http://www.google.com/patents/US8183627?utm_source=gb-gplus-sharePatent US8183627 - Hybrid fin field-effect transistor structures and related methodsAdvanced Patent SearchPublication numberUS8183627 B2Publication typeGrantApplication numberUS 12/125,308Publication dateMay 22, 2012Filing dateMay 22, 2008Priority dateDec 1, 2004Fee statusPaidAlso published asUS7393733, US8709884, US9018055, US20060113605, US20080265280, US20120220083, US20140193955, US20150206971Publication number12125308, 125308, US 8183627 B2, US 8183627B2, US-B2-8183627, US8183627 B2, US8183627B2InventorsMatthew T. CurrieOriginal AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (399), Non-Patent Citations (186), Referenced by (17), Classifications (24), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetHybrid fin field-effect transistor structures and related methods
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4010045Apr 27, 1976Mar 1, 1977Ruehrwein Robert AProcess for production of III-V compound crystalsUS4704302Aug 20, 1986Nov 3, 1987Commissariat A L'energie AtomiqueProcess for producing an insulating layer buried in a semiconductor substrate by ion implantationUS4710788Dec 1, 1986Dec 1, 1987Licentia Patent-Verwaltungs-GmbhModulation doped field effect transistor with doped Six Ge1-x -intrinsic Si layeringUS4987462Jan 6, 1987Jan 22, 1991Texas Instruments IncorporatedPower MISFETUS4990979Apr 27, 1989Feb 5, 1991Eurosil Electronic GmbhNon-volatile memory cellUS4997776Jun 20, 1990Mar 5, 1991International Business Machines Corp.Complementary bipolar transistor structure and method for manufactureUS5013681Sep 29, 1989May 7, 1991The United States Of America As Represented By The Secretary Of The NavyMethod of producing a thin silicon-on-insulator layerUS5089872Apr 27, 1990Feb 18, 1992North Carolina State UniversitySelective germanium deposition on silicon and resulting structuresUS5091767Mar 18, 1991Feb 25, 1992At&T Bell LaboratoriesArticle comprising a lattice-mismatched semiconductor heterostructureUS5155571Aug 6, 1990Oct 13, 1992The Regents Of The University Of CaliforniaComplementary field effect transistors having strained superlattice structureUS5166084Sep 3, 1991Nov 24, 1992Motorola, Inc.Process for fabricating a silicon on insulator field effect transistorUS5177583Jan 10, 1991Jan 5, 1993Kabushiki Kaisha ToshibaHeterojunction bipolar transistorUS5202284Dec 1, 1989Apr 13, 1993Hewlett-Packard CompanySelective and non-selective deposition of Si1-x Gex on a Si subsrate that is partially masked with SiO2US5207864Dec 30, 1991May 4, 1993Bell Communications ResearchLow-temperature fusion of dissimilar semiconductorsUS5208182Nov 12, 1991May 4, 1993Kopin CorporationDislocation density reduction in gallium arsenide on silicon heterostructuresUS5212110May 26, 1992May 18, 1993Motorola, Inc.Method for forming isolation regions in a semiconductor deviceUS5221413Apr 24, 1991Jun 22, 1993At&T Bell LaboratoriesMethod for making low defect density semiconductor heterostructure and devices made therebyUS5240876Jun 1, 1992Aug 31, 1993Harris CorporationMethod of fabricating SOI wafer with SiGe as an etchback film in a BESOI processUS5241197Sep 13, 1991Aug 31, 1993Hitachi, Ltd.Transistor provided with strained germanium layerUS5242847Jul 27, 1992Sep 7, 1993North Carolina State University At RaleighSelective deposition of doped silion-germanium alloy on semiconductor substrateUS5250445Jan 17, 1992Oct 5, 1993Texas Instruments IncorporatedDiscretionary gettering of semiconductor circuitsUS5285086Jun 18, 1992Feb 8, 1994At&T Bell LaboratoriesSemiconductor devices with low dislocation defectsUS5291439Sep 12, 1991Mar 1, 1994International Business Machines CorporationSemiconductor memory cell and memory array with inversion layerUS5298452Feb 21, 1992Mar 29, 1994International Business Machines CorporationMethod and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layersUS5310451Aug 19, 1993May 10, 1994International Business Machines CorporationMethod of forming an ultra-uniform silicon-on-insulator layerUS5316958May 31, 1990May 31, 1994International Business Machines CorporationMethod of dopant enhancement in an epitaxial silicon layer by using germaniumUS5346848Jun 1, 1993Sep 13, 1994Motorola, Inc.Method of bonding silicon and III-V semiconductor materialsUS5374564Sep 15, 1992Dec 20, 1994Commissariat A L'energie AtomiqueProcess for the production of thin semiconductor material filmsUS5399522Sep 8, 1993Mar 21, 1995Fujitsu LimitedMethod of growing compound semiconductorUS5413679Jun 30, 1993May 9, 1995The United States Of America As Represented By The Secretary Of The NavyMethod of producing a silicon membrane using a silicon alloy etch stop layerUS5424243Sep 9, 1994Jun 13, 1995Fujitsu LimitedMethod of making a compound semiconductor crystal-on-substrate structureUS5426069Apr 9, 1992Jun 20, 1995Dalsa Inc.Method for making silicon-germanium devices using germanium implantationUS5426316Jun 8, 1994Jun 20, 1995International Business Machines CorporationTriple heterojunction bipolar transistorUS5439843Sep 6, 1994Aug 8, 1995Canon Kabushiki KaishaMethod for preparing a semiconductor substrate using porous siliconUS5442205Aug 9, 1993Aug 15, 1995At&T Corp.Semiconductor heterostructure devices with strained semiconductor layersUS5461243Oct 29, 1993Oct 24, 1995International Business Machines CorporationSubstrate for tensilely strained semiconductorUS5461250Aug 10, 1992Oct 24, 1995International Business Machines CorporationSiGe thin film or SOI MOSFET and method for making the sameUS5462883Apr 11, 1994Oct 31, 1995International Business Machines CorporationMethod of fabricating defect-free silicon on an insulating substrateUS5476813Nov 14, 1994Dec 19, 1995Kabushiki Kaisha ToshibaMethod of manufacturing a bonded semiconductor substrate and a dielectric isolated bipolar transistorUS5479033May 27, 1994Dec 26, 1995Sandia CorporationComplementary junction heterostructure field-effect transistorUS5484664Jan 21, 1994Jan 16, 1996Fujitsu LimitedHetero-epitaxially grown compound semiconductor substrateUS5523243Jun 8, 1994Jun 4, 1996International Business Machines CorporationMethod of fabricating a triple heterojunction bipolar transistorUS5523592Feb 1, 1994Jun 4, 1996Hitachi, Ltd.Semiconductor optical device, manufacturing method for the same, and opto-electronic integrated circuit using the sameUS5534713May 20, 1994Jul 9, 1996International Business Machines CorporationComplementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layersUS5536361Jan 23, 1995Jul 16, 1996Canon Kabushiki KaishaProcess for preparing semiconductor substrate by bonding to a metallic surfaceUS5540785Apr 4, 1994Jul 30, 1996International Business Machines CorporationFabrication of defect free silicon on an insulating substrateUS5548128Dec 14, 1994Aug 20, 1996The United States Of America As Represented By The Secretary Of The Air ForceDirect-gap germanium-tin multiple-quantum-well electro-optical devices on silicon or germanium substratesUS5549747Apr 14, 1994Aug 27, 1996Massachusetts Institute Of TechnologyMethod of producing sheets of crystalline material and devices made therefromUS5572043May 15, 1995Nov 5, 1996The Furukawa Electric Co., Ltd.Schottky junction device having a Schottky junction of a semiconductor and a metalUS5596527Feb 13, 1995Jan 21, 1997Nippon Steel CorporationElectrically alterable n-bit per cell non-volatile memory with reference cellsUS5607876Dec 29, 1995Mar 4, 1997Xerox CorporationFabrication of quantum confinement semiconductor light-emitting devicesUS5617351Jun 5, 1995Apr 1, 1997International Business Machines CorporationThree-dimensional direct-write EEPROM arrays and fabrication methodsUS5630905Jun 5, 1995May 20, 1997The Regents Of The University Of CaliforniaMethod of fabricating quantum bridges by selective etching of superlattice structuresUS5659187Jun 7, 1995Aug 19, 1997International Business Machines CorporationLow defect density/arbitrary lattice constant heteroepitaxial layersUS5683934May 3, 1996Nov 4, 1997Motorola, Inc.Enhanced mobility MOSFET device and methodUS5698869Sep 13, 1995Dec 16, 1997Kabushiki Kaisha ToshibaInsulated-gate transistor having narrow-bandgap-sourceUS5714777Feb 19, 1997Feb 3, 1998International Business Machines CorporationSi/SiGe vertical junction field effect transistorUS5728623Mar 16, 1995Mar 17, 1998Nec CorporationMethod of bonding a III-V group compound semiconductor layer on a silicon substrateUS5739567Nov 8, 1994Apr 14, 1998Wong; Chun Chiu D.Highly compact memory device with nonvolatile vertical transistor memory cellUS5759898Dec 19, 1996Jun 2, 1998International Business Machines CorporationProduction of substrate for tensilely strained semiconductorUS5777347Jul 18, 1997Jul 7, 1998Hewlett-Packard CompanyVertical CMOS digital multi-valued restoring logic deviceUS5786612Apr 16, 1996Jul 28, 1998Mitsubishi Denki Kabushiki KaishaSemiconductor device comprising trench EEPROMUS5786614Apr 8, 1997Jul 28, 1998Taiwan Semiconductor Manufacturing Co., Ltd.Separated floating gate for EEPROM applicationUS5792679Aug 30, 1993Aug 11, 1998Sharp Microelectronics Technology, Inc.Method for forming silicon-germanium/Si/silicon dioxide heterostructure using germanium implantUS5808344Feb 4, 1997Sep 15, 1998International Business Machines CorporationSingle-transistor logic and CMOS invertersUS5821577Nov 30, 1992Oct 13, 1998International Business Machines CorporationGraded channel field effect transistorUS5847419Sep 16, 1997Dec 8, 1998Kabushiki Kaisha ToshibaSi-SiGe semiconductor device and method of fabricating the sameUS5863830Sep 18, 1995Jan 26, 1999Commissariat A L'energie AtomiqueProcess for the production of a structure having a thin semiconductor film on a substrateUS5877070May 31, 1997Mar 2, 1999Max-Planck SocietyMethod for the transfer of thin layers of monocrystalline material to a desirable substrateUS5882987Aug 26, 1997Mar 16, 1999International Business Machines CorporationSmart-cut process for the production of thin semiconductor material filmsUS5891769Feb 27, 1998Apr 6, 1999Motorola, Inc.Method for forming a semiconductor device having a heteroepitaxial layerUS5906708Dec 6, 1995May 25, 1999Lawrence Semiconductor Research Laboratory, Inc.Silicon-germanium-carbon compositions in selective etch processesUS5906951Apr 30, 1997May 25, 1999International Business Machines CorporationStrained Si/SiGe layers on insulatorUS5912479Jul 25, 1997Jun 15, 1999Sony CorporationHeterojunction bipolar semiconductor deviceUS5923046Sep 3, 1997Jul 13, 1999Kabushiki Kaisha ToshibaQuantum dot memory cellUS5943560Apr 19, 1996Aug 24, 1999National Science CouncilMethod to fabricate the thin film transistorUS5963817Oct 16, 1997Oct 5, 1999International Business Machines CorporationBulk and strained silicon on insulator using local selective oxidationUS5966622Oct 8, 1997Oct 12, 1999Lucent Technologies Inc.Process for bonding crystalline substrates with different crystal latticesUS5993677Jan 10, 1997Nov 30, 1999Commissariat A L'energie AtomiqueProcess for transferring a thin film from an initial substrate onto a final substrateUS5998807Sep 9, 1997Dec 7, 1999Siemens AktiengesellschaftIntegrated CMOS circuit arrangement and method for the manufacture thereofUS6013134Feb 18, 1998Jan 11, 2000International Business Machines CorporationAdvance integrated chemical vapor deposition (AICVD) for semiconductor devicesUS6013563Feb 19, 1998Jan 11, 2000Silicon Genesis CorporationControlled cleaning processUS6020252May 14, 1997Feb 1, 2000Commissariat A L'energie AtomiqueMethod of producing a thin layer of semiconductor materialUS6033974Aug 10, 1999Mar 7, 2000Silicon Genesis CorporationMethod for controlled cleaving processUS6033995Sep 16, 1997Mar 7, 2000Trw Inc.Inverted layer epitaxial liftoff processUS6058044Dec 9, 1998May 2, 2000Kabushiki Kaisha ToshibaShielded bit line sensing scheme for nonvolatile semiconductor memoryUS6059895May 13, 1999May 9, 2000International Business Machines CorporationStrained Si/SiGe layers on insulatorUS6074919Jan 20, 1999Jun 13, 2000Advanced Micro Devices, Inc.Method of forming an ultrathin gate dielectricUS6096590Jun 30, 1998Aug 1, 2000International Business Machines CorporationScalable MOS field effect transistorUS6103559Mar 30, 1999Aug 15, 2000Amd, Inc. (Advanced Micro Devices)Method of making disposable channel masking for both source/drain and LDD implant and subsequent gate fabricationUS6103597Apr 11, 1997Aug 15, 2000Commissariat A L'energie AtomiqueMethod of obtaining a thin film of semiconductor materialUS6103599Jun 3, 1998Aug 15, 2000Silicon Genesis CorporationPlanarizing technique for multilayered substratesUS6107653Jun 23, 1998Aug 22, 2000Massachusetts Institute Of TechnologyControlling threading dislocation densities in Ge on Si using graded GeSi layers and planarizationUS6111267May 4, 1998Aug 29, 2000Siemens AktiengesellschaftCMOS integrated circuit including forming doped wells, a layer of intrinsic silicon, a stressed silicon germanium layer where germanium is between 25 and 50%, and another intrinsic silicon layerUS6117750Dec 21, 1998Sep 12, 2000France TelecomProcess for obtaining a layer of single-crystal germanium or silicon on a substrate of single-crystal silicon or germanium, respectivelyUS6130453Jan 4, 1999Oct 10, 2000International Business Machines CorporationFlash memory structure with floating gate in vertical trenchUS6133799Feb 25, 1999Oct 17, 2000International Business Machines CorporationVoltage controlled oscillator utilizing threshold voltage control of silicon on insulator MOSFETSUS6140687Nov 26, 1997Oct 31, 2000Matsushita Electric Industrial Co., Ltd.High frequency ring gate MOSFETUS6143636Aug 20, 1998Nov 7, 2000Micron Technology, Inc.High density flash memoryUS6153495Mar 9, 1998Nov 28, 2000Intersil CorporationAdvanced methods for making semiconductor devices by low temperature direct bondingUS6154475Dec 4, 1997Nov 28, 2000The United States Of America As Represented By The Secretary Of The Air ForceSilicon-based strain-symmetrized GE-SI quantum lasersUS6160303Aug 26, 1998Dec 12, 2000Texas Instruments IncorporatedMonolithic inductor with guard ringsUS6162688Jan 14, 1999Dec 19, 2000Advanced Micro Devices, Inc.Method of fabricating a transistor with a dielectric underlayer and device incorporating sameUS6162705Feb 19, 1998Dec 19, 2000Silicon Genesis CorporationControlled cleavage process and resulting device using beta annealingUS6184111Aug 10, 1999Feb 6, 2001Silicon Genesis CorporationPre-semiconductor process implant and post-process film separationUS6190998May 13, 1997Feb 20, 2001Commissariat A L'energie AtomiqueMethod for achieving a thin film of solid material and applications of this methodUS6191007Apr 28, 1998Feb 20, 2001Denso CorporationMethod for manufacturing a semiconductor substrateUS6191432Sep 2, 1997Feb 20, 2001Kabushiki Kaisha ToshibaSemiconductor device and memory deviceUS6194722Mar 27, 1998Feb 27, 2001Interuniversitair Micro-Elektronica Centrum, Imec, VzwMethod of fabrication of an infrared radiation detector and infrared detector deviceUS6204529Aug 27, 1999Mar 20, 2001Hsing Lan Lung8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gateUS6207977Oct 21, 1998Mar 27, 2001Interuniversitaire MicroelektronicaVertical MISFET devicesUS6210988Jan 14, 2000Apr 3, 2001The Regents Of The University Of CaliforniaPolycrystalline silicon germanium films for forming micro-electromechanical systemsUS6218677Aug 15, 1994Apr 17, 2001Texas Instruments IncorporatedIII-V nitride resonant tunnelingUS6225192Apr 26, 1999May 1, 2001Commissariat A L'energie AtomiqueMethod of producing a thin layer of semiconductor materialUS6228694Jun 28, 1999May 8, 2001Intel CorporationMethod of increasing the mobility of MOS transistors by use of localized stress regionsUS6232138Nov 24, 1998May 15, 2001Massachusetts Institute Of TechnologyRelaxed InxGa(1-x)as buffersUS6235567Aug 31, 1999May 22, 2001International Business Machines CorporationSilicon-germanium bicmos on soiUS6235568Jan 22, 1999May 22, 2001Intel CorporationSemiconductor device having deposited silicon regions and a method of fabricationUS6242324Aug 10, 1999Jun 5, 2001The United States Of America As Represented By The Secretary Of The NavyMethod for fabricating singe crystal materials over CMOS devicesUS6249022Oct 22, 1999Jun 19, 2001United Microelectronics Corp.Trench flash memory with nitride spacers for electron trappingUS6251751Apr 13, 1999Jun 26, 2001International Business Machines CorporationBulk and strained silicon on insulator using local selective oxidationUS6251755Apr 22, 1999Jun 26, 2001International Business Machines CorporationHigh resolution dopant/impurity incorporation in semiconductors via a scanned atomic force probeUS6261929Feb 24, 2000Jul 17, 2001North Carolina State UniversityMethods of forming a plurality of semiconductor layers using spaced trench arraysUS6266278Aug 8, 2000Jul 24, 2001Sandisk CorporationDual floating gate EEPROM cell array with steering gates shared adjacent cellsUS6271551Dec 13, 1996Aug 7, 2001U.S. Philips CorporationSi-Ge CMOS semiconductor deviceUS6271726Jan 10, 2000Aug 7, 2001Conexant Systems, Inc.Wideband, variable gain amplifierUS6281532Jun 28, 1999Aug 28, 2001Intel CorporationTechnique to obtain increased channel mobilities in NMOS transistors by gate electrode engineeringUS6290804Feb 20, 1998Sep 18, 2001Silicon Genesis CorporationControlled cleavage process using patterningUS6291321Mar 9, 1999Sep 18, 2001Massachusetts Institute Of TechnologyControlling threading dislocation densities in Ge on Si using graded GeSi layers and planarizationUS6303468Aug 11, 1998Oct 16, 2001Commissariat A L'energie AtomiqueMethod for making a thin film of solid materialUS6313016Dec 22, 1999Nov 6, 2001Daimlerchrysler AgMethod for producing epitaxial silicon germanium layersUS6316301Mar 8, 2000Nov 13, 2001Sun Microsystems, Inc.Method for sizing PMOS pull-up devicesUS6323108Jul 27, 1999Nov 27, 2001The United States Of America As Represented By The Secretary Of The NavyFabrication ultra-thin bonded semiconductor layersUS6326664Nov 17, 1997Dec 4, 2001Intel CorporationTransistor with ultra shallow tip and method of fabricationUS6326667Sep 8, 2000Dec 4, 2001Kabushiki Kaisha ToshibaSemiconductor devices and methods for producing semiconductor devicesUS6329063Dec 11, 1998Dec 11, 2001Nova Crystals, Inc.Method for producing high quality heteroepitaxial growth using stress engineering and innovative substratesUS6335546Jul 30, 1999Jan 1, 2002Sharp Kabushiki KaishaNitride semiconductor structure, method for producing a nitride semiconductor structure, and light emitting deviceUS6339232Sep 20, 2000Jan 15, 2002Kabushika Kaisha ToshibaSemiconductor deviceUS6344417Aug 8, 2000Feb 5, 2002Silicon Wafer TechnologiesMethod for micro-mechanical structuresUS6346459Feb 2, 2000Feb 12, 2002Silicon Wafer Technologies, Inc.Process for lift off and transfer of semiconductor devices onto an alien substrateUS6350311Feb 29, 2000Feb 26, 2002Taiwan Semiconductor Manufacturing Co., Ltd.Method for forming an epitaxial silicon-germanium layerUS6350993Mar 12, 1999Feb 26, 2002International Business Machines CorporationHigh speed composite p-channel Si/SiGe heterostructure for field effect devicesUS6352909May 26, 2000Mar 5, 2002Silicon Wafer Technologies, Inc.Process for lift-off of a layer from a substrateUS6355493Jun 30, 2000Mar 12, 2002Silicon Wafer Technologies Inc.Method for forming IC's comprising a highly-resistive or semi-insulating semiconductor substrate having a thin, low resistance active semiconductor layer thereonUS6368733Aug 5, 1999Apr 9, 2002Showa Denko K.K.ELO semiconductor substrateUS6368938Jun 7, 2000Apr 9, 2002Silicon Wafer Technologies, Inc.Process for manufacturing a silicon-on-insulator substrate and semiconductor devices on said substrateUS6369438Dec 22, 1999Apr 9, 2002Kabushiki Kaisha ToshibaSemiconductor device and method for manufacturing the sameUS6372356Apr 28, 2000Apr 16, 2002Xerox CorporationCompliant substrates for growing lattice mismatched filmsUS6372593Jul 19, 2000Apr 16, 2002Mitsubishi Denki Kabushika KaishaMethod of manufacturing SOI substrate and semiconductor deviceUS6372609Oct 8, 1999Apr 16, 2002Shin-Etsu Handotai Co., Ltd.Method of Fabricating SOI wafer by hydrogen ION delamination method and SOI wafer fabricated by the methodUS6380590Feb 22, 2001Apr 30, 2002Advanced Micro Devices, Inc.SOI chip having multiple threshold voltage MOSFETs by using multiple channel materials and method of fabricating sameUS6387829Apr 6, 2000May 14, 2002Silicon Wafer Technologies, Inc.Separation process for silicon-on-insulator wafer fabricationUS6391740Apr 28, 1999May 21, 2002Silicon Genesis CorporationGeneric layer transfer methodology by controlled cleavage processUS6399970Sep 16, 1997Jun 4, 2002Matsushita Electric Industrial Co., Ltd.FET having a Si/SiGeC heterojunction channelUS6403975Apr 8, 1997Jun 11, 2002Max-Planck Gesellschaft Zur Forderung Der WissenschafteneevSemiconductor components, in particular photodetectors, light emitting diodes, optical modulators and waveguides with multilayer structures grown on silicon substratesUS6407406Jun 29, 1999Jun 18, 2002Kabushiki Kaisha ToshibaSemiconductor device and method of manufacturing the sameUS6410371Feb 26, 2001Jun 25, 2002Advanced Micro Devices, Inc.Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layerUS6425951Aug 6, 1999Jul 30, 2002International Business Machines CorporationAdvance integrated chemical vapor deposition (AICVD) for semiconductorUS6429061Jul 26, 2000Aug 6, 2002International Business Machines CorporationMethod to fabricate a strained Si CMOS structure using selective epitaxial deposition of Si after device isolation formationUS6445016Feb 28, 2001Sep 3, 2002Advanced Micro Devices, Inc.Silicon-on-insulator (SOI) transistor having partial hetero source/drain junctions fabricated with high energy germanium implantationUS6448152Jul 16, 2001Sep 10, 2002Silicon Genesis CorporationMethod and system for generating a plurality of donor wafers and handle wafers prior to an order being placed by a customerUS6455397Nov 9, 2000Sep 24, 2002Rona E. BelfordMethod of producing strained microelectronic and/or optical integrated and discrete devicesUS6458672Nov 2, 2000Oct 1, 2002Silicon Genesis CorporationControlled cleavage process and resulting device using beta annealingUS6475072Sep 29, 2000Nov 5, 2002International Business Machines CorporationMethod of wafer smoothing for bonding using chemo-mechanical polishing (CMP)US6475869Feb 26, 2001Nov 5, 2002Advanced Micro Devices, Inc.Method of forming a double gate transistor having an epitaxial silicon/germanium channel regionUS6489639May 24, 2000Dec 3, 2002Raytheon CompanyHigh electron mobility transistorUS6514836Jun 4, 2001Feb 4, 2003Rona Elizabeth BelfordMethods of producing strained microelectronic and/or optical integrated and discrete devicesUS6515335Jan 4, 2002Feb 4, 2003International Business Machines CorporationMethod for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the sameUS6521041Apr 9, 1999Feb 18, 2003Massachusetts Institute Of TechnologyEtch stop layer systemUS6521514Nov 17, 1999Feb 18, 2003North Carolina State UniversityPendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substratesUS6524935Sep 29, 2000Feb 25, 2003International Business Machines CorporationPreparation of strained Si/SiGe on insulator by hydrogen induced layer transfer techniqueUS6534381Jan 4, 2000Mar 18, 2003Silicon Genesis CorporationMethod for fabricating multi-layered substratesUS6555839May 16, 2001Apr 29, 2003Amberwave Systems CorporationBuried channel strained silicon FET using a supply layer created through ion implantationUS6563152Dec 29, 2000May 13, 2003Intel CorporationTechnique to obtain high mobility channels in MOS transistors by forming a strain layer on an underside of a channelUS6573126Aug 10, 2001Jun 3, 2003Massachusetts Institute Of TechnologyProcess for producing semiconductor article using graded epitaxial growthUS6583015Aug 6, 2001Jun 24, 2003Amberwave Systems CorporationGate technology for strained surface channel and strained buried channel MOSFET devicesUS6583437Mar 19, 2001Jun 24, 2003Kabushiki Kaisha ToshibaSemiconductor device and method of manufacturing the sameUS6591321Nov 9, 1999Jul 8, 2003International Business Machines CorporationMultiprocessor system bus protocol with group addresses, responses, and prioritiesUS6593191May 16, 2001Jul 15, 2003Amberwave Systems CorporationBuried channel strained silicon FET using a supply layer created through ion implantationUS6593625Apr 3, 2002Jul 15, 2003International Business Machines CorporationRelaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealingUS6596610Nov 27, 2000Jul 22, 2003Shin-Etsu Handotai Co. Ltd.Method for reclaiming delaminated wafer and reclaimed delaminated waferUS6597016Jan 13, 2000Jul 22, 2003Matsushita Electric Industrial Co., Ltd.Semiconductor device and method for fabricating the sameUS6602613Jan 17, 2001Aug 5, 2003Amberwave Systems CorporationHeterointegration of materials using deposition and bondingUS6605498Mar 29, 2002Aug 12, 2003Intel CorporationSemiconductor transistor having a backfilled channel materialUS6607948Aug 24, 2001Aug 19, 2003Kabushiki Kaisha ToshibaMethod of manufacturing a substrate using an SiGe layerUS6621131Nov 1, 2001Sep 16, 2003Intel CorporationSemiconductor transistor having a stressed channelUS6624047Feb 1, 2000Sep 23, 2003Canon Kabushiki KaishaSubstrate and method of manufacturing the sameUS6624478Jan 30, 2002Sep 23, 2003International Business Machines CorporationHigh mobility transistors in SOI and method for formingUS6632724Jan 13, 2000Oct 14, 2003Silicon Genesis CorporationControlled cleaving processUS6635909Mar 19, 2002Oct 21, 2003International Business Machines CorporationStrained fin FETs structure and methodUS6645831May 7, 2002Nov 11, 2003Intel CorporationThermally stable crystalline defect-free germanium bonded to silicon and silicon dioxideUS6646322Jul 16, 2001Nov 11, 2003Amberwave Systems CorporationRelaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuitsUS6649480Jun 19, 2001Nov 18, 2003Amberwave Systems CorporationMethod of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETsUS6649492Feb 11, 2002Nov 18, 2003International Business Machines CorporationStrained Si based layer made by UHV-CVD, and devices thereinUS6656271Dec 3, 1999Dec 2, 2003Canon Kabushiki KaishaMethod of manufacturing semiconductor wafer method of using and utilizing the sameUS6657223Oct 29, 2002Dec 2, 2003Advanced Micro Devices, Inc.Strained silicon MOSFET having silicon source/drain regions and method for its fabricationUS6664169Jun 5, 2000Dec 16, 2003Canon Kabushiki KaishaProcess for producing semiconductor member, process for producing solar cell, and anodizing apparatusUS6674150Apr 23, 2002Jan 6, 2004Matsushita Electric Industrial Co., Ltd.Heterojunction bipolar transistor and method for fabricating the sameUS6677183Jan 31, 2002Jan 13, 2004Canon Kabushiki KaishaMethod of separation of semiconductor deviceUS6677192Jul 16, 2001Jan 13, 2004Amberwave Systems CorporationMethod of fabricating a relaxed silicon germanium platform having planarizing for high speed CMOS electronics and high speed analog circuitsUS6680240Jun 25, 2002Jan 20, 2004Advanced Micro Devices, Inc.Silicon-on-insulator device with strained device film and method for making the same with partial replacement of isolation oxideUS6680260Sep 17, 2002Jan 20, 2004Shin-Etsu Handotai Co., Ltd.Method of producing a bonded wafer and the bonded waferUS6690043Nov 22, 2000Feb 10, 2004Kabushiki Kaisha ToshibaSemiconductor device and method of manufacturing the sameUS6703144Mar 18, 2003Mar 9, 2004Amberwave Systems CorporationHeterointegration of materials using deposition and bondingUS6703648Oct 29, 2002Mar 9, 2004Advanced Micro Devices, Inc.Strained silicon PMOS having silicon germanium source/drain extensions and method for its fabricationUS6703688Jul 16, 2001Mar 9, 2004Amberwave Systems CorporationRelaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuitsUS6706614May 15, 2002Mar 16, 2004Advanced Micro Devices, Inc.Silicon-on-insulator (SOI) transistor having partial hetero source/drain junctions fabricated with high energy germanium implantation.US6706618Jul 29, 2002Mar 16, 2004Canon Kabushiki KaishaSubstrate processing apparatus, substrate support apparatus, substrate processing method, and substrate fabrication methodUS6707106Oct 18, 2002Mar 16, 2004Advanced Micro Devices, Inc.Semiconductor device with tensile strain silicon introduced by compressive material in a buried oxide layerUS6709903Apr 30, 2003Mar 23, 2004International Business Machines CorporationRelaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealingUS6709909May 19, 2003Mar 23, 2004Kabushiki Kaisha ToshibaSemiconductor device and method of manufacturing the sameUS6713326Mar 4, 2003Mar 30, 2004Masachusetts Institute Of TechnologyProcess for producing semiconductor article using graded epitaxial growthUS6720586Nov 15, 2000Apr 13, 2004Matsushita Electric Industrial Co., Ltd.Method of fabricating nitride semiconductor, method of fabricating nitride semiconductor device, nitride semiconductor device, semiconductor light emitting device and method of fabricating the sameUS6723661Jul 16, 2001Apr 20, 2004Amberwave Systems CorporationRelaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuitsUS6724008Jul 16, 2001Apr 20, 2004Amberwave Systems CorporationRelaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuitsUS6730551Aug 2, 2002May 4, 2004Massachusetts Institute Of TechnologyFormation of planar strained layersUS6737670Mar 7, 2003May 18, 2004Massachusetts Institute Of TechnologySemiconductor substrate structureUS6743684Oct 11, 2002Jun 1, 2004Texas Instruments IncorporatedMethod to produce localized halo for MOS transistorUS6750130Jan 17, 2001Jun 15, 2004Amberwave Systems CorporationHeterointegration of materials using deposition and bondingUS6762483Jan 23, 2003Jul 13, 2004Advanced Micro Devices, Inc.Narrow fin FinFETUS6767793Apr 2, 2003Jul 27, 2004International Business Machines CorporationStrained fin FETs structure and methodUS6787864Dec 31, 2002Sep 7, 2004Advanced Micro Devices, Inc.Mosfets incorporating nickel germanosilicided gate and methods for their formationUS6790747Oct 9, 2002Sep 14, 2004Silicon Genesis CorporationMethod and device for controlled cleaving processUS6794718Dec 19, 2002Sep 21, 2004International Business Machines CorporationHigh mobility crystalline planes in double-gate CMOS technologyUS6800910Dec 31, 2002Oct 5, 2004Advanced Micro Devices, Inc.FinFET device incorporating strained silicon in the channel regionUS6815738Feb 28, 2003Nov 9, 2004International Business Machines CorporationMultiple gate MOSFET structure with strained Si Fin bodyUS6828214Apr 2, 2002Dec 7, 2004Canon Kabushiki KaishaSemiconductor member manufacturing method and semiconductor device manufacturing methodUS6830976Jul 16, 2001Dec 14, 2004Amberwave Systems CorproationRelaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuitsUS6835618Aug 5, 2003Dec 28, 2004Advanced Micro Devices, Inc.Epitaxially grown fin for FinFETUS6838322May 1, 2003Jan 4, 2005Freescale Semiconductor, Inc.Method for forming a double-gated semiconductor deviceUS6849487May 27, 2003Feb 1, 2005Motorola, Inc.Method for forming an electronic structure using etchUS6849884May 16, 2003Feb 1, 2005International Business Machines CorporationStrained Fin FETs structure and methodUS6855583Aug 5, 2003Feb 15, 2005Advanced Micro Devices, Inc.Method for forming tri-gate FinFET with mesa isolationUS6855982Feb 2, 2004Feb 15, 2005Advanced Micro Devices, Inc.Self aligned double gate transistor having a strained channel region and process thereforUS6855990Nov 26, 2002Feb 15, 2005Taiwan Semiconductor Manufacturing Co., LtdStrained-channel multiple-gate transistorUS6867433Apr 30, 2003Mar 15, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistorsUS6876010Jul 6, 2000Apr 5, 2005Massachusetts Institute Of TechnologyControlling threading dislocation densities in Ge on Si using graded GeSi layers and planarizationUS6881632Jul 1, 2003Apr 19, 2005Amberwave Systems CorporationMethod of fabricating CMOS inverter and integrated circuits utilizing strained surface channel MOSFETSUS6888181Mar 18, 2004May 3, 2005United Microelectronics Corp.Triple gate device having strained-silicon channelUS6890835Oct 19, 2000May 10, 2005International Business Machines CorporationLayer transfer of low defect SiGe using an etch-back processUS6900502Apr 3, 2003May 31, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Strained channel on insulator deviceUS6902991Oct 24, 2002Jun 7, 2005Advanced Micro Devices, Inc.Semiconductor device having a thick strained silicon layer and method of its formationUS6909186May 1, 2003Jun 21, 2005International Business Machines CorporationHigh performance FET devices and methods thereforUS6921914Mar 17, 2004Jul 26, 2005Massachusetts Institute Of TechnologyProcess for producing semiconductor article using graded epitaxial growthUS6921963Apr 23, 2004Jul 26, 2005Advanced Micro Devices, IncNarrow fin FinFETUS6921982Jul 21, 2003Jul 26, 2005International Business Machines CorporationFET channel having a strained lattice structure along multiple surfacesUS6936875Sep 30, 2003Aug 30, 2005Renesas Technology Corp.Insulated-gate field-effect transistor, method of fabricating same, and semiconductor device employing sameUS6943407Jun 17, 2003Sep 13, 2005International Business Machines CorporationLow leakage heterojunction vertical transistors and high performance devices thereofUS6949769Oct 4, 2004Sep 27, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Suppression of MOSFET gate leakage currentUS6955969Sep 3, 2003Oct 18, 2005Advanced Micro Devices, Inc.Method of growing as a channel region to reduce source/drain junction capacitanceUS6974733Jun 16, 2003Dec 13, 2005Intel CorporationDouble-gate transistor with enhanced carrier mobilityUS6977194Oct 30, 2003Dec 20, 2005International Business Machines CorporationStructure and method to improve channel mobility by gate electrode stress modificationUS6998684 *Mar 31, 2004Feb 14, 2006International Business Machines CorporationHigh mobility plane CMOS SOIUS7045401Jun 23, 2003May 16, 2006Sharp Laboratories Of America, Inc.Strained silicon finFET deviceUS7060539Mar 1, 2004Jun 13, 2006International Business Machines CorporationMethod of manufacture of FinFET devices with T-shaped fins and devices manufactured therebyUS7078299Sep 3, 2003Jul 18, 2006Advanced Micro Devices, Inc.Formation of finFET using a sidewall epitaxial layerUS7087965Apr 22, 2004Aug 8, 2006International Business Machines CorporationStrained silicon CMOS on hybrid crystal orientationsUS7091561Jun 9, 2004Aug 15, 2006Kabushiki Kaisha ToshibaField effect transistor and method of manufacturing the sameUS7098508Sep 2, 2004Aug 29, 2006International Business Machines CorporationUltra-thin silicon-on-insulator and strained-silicon-direct-on-insulator with hybrid crystal orientationsUS7105390 *Dec 30, 2003Sep 12, 2006Intel CorporationNonplanar transistors with metal gate electrodesUS7115950Jul 20, 2005Oct 3, 2006Sharp Kabushiki KaishaSemiconductor device and method of manufacturing the sameUS7118987Jan 29, 2004Oct 10, 2006Taiwan Semiconductor Manufacturing Co., Ltd.Method of achieving improved STI gap fill with reduced stressUS7119402Sep 3, 2004Oct 10, 2006Kabushiki Kaisha ToshibaField effect transistor and manufacturing method thereofUS7138302Jan 12, 2004Nov 21, 2006Advanced Micro Devices, Inc.Method of fabricating an integrated circuit channel regionUS7164183Jun 2, 2004Jan 16, 2007Canon Kabushiki KaishaSemiconductor substrate, semiconductor device, and method of manufacturing the sameUS7176522Aug 11, 2004Feb 13, 2007Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor device having high drive current and method of manufacturing thereofUS7180134Apr 13, 2004Feb 20, 2007Taiwan Semiconductor Manufacturing Company, Ltd.Methods and structures for planar and multiple-gate transistors formed on SOIUS7198995Dec 12, 2003Apr 3, 2007International Business Machines CorporationStrained finFETs and method of manufactureUS7205604Jun 17, 2003Apr 17, 2007International Business Machines CorporationUltra scalable high speed heterojunction vertical n-channel MISFETs and methods thereofUS7211864Sep 13, 2004May 1, 2007Seliskar John JFully-depleted castellated gate MOSFET device and method of manufacture thereofUS7220630May 21, 2004May 22, 2007Taiwan Semiconductor Manufacturing Co., Ltd.Method for selectively forming strained etch stop layers to improve FET charge carrier mobilityUS7238989Aug 11, 2005Jul 3, 2007Taiwan Semiconductor Manufacturing Company, Ltd.Strain balanced structure with a tensile strained silicon channel and a compressive strained silicon-germanium channel for CMOS performance enhancementUS7279735May 5, 2004Oct 9, 2007Spansion LlcFlash memory deviceUS20010003269Apr 9, 1999Jun 14, 2001Kenneth C. WuEtch stop layer systemUS20010003364Dec 8, 2000Jun 14, 2001Sony CorporationSemiconductor and fabrication method thereofUS20010007789Feb 6, 2001Jul 12, 2001Bernard AsparMethod of producing a thin layer of semiconductor materialUS20020043660Jun 25, 2001Apr 18, 2002Shunpei YamazakiSemiconductor device and fabrication method thereforUS20020052084May 16, 2001May 2, 2002Fitzgerald Eugene A.Buried channel strained silicon FET using a supply layer created through ion implantationUS20020063292Nov 29, 2000May 30, 2002Mark ArmstrongCMOS fabrication process utilizing special transistor orientationUS20020072130Aug 10, 2001Jun 13, 2002Zhi-Yuan ChengProcess for producing semiconductor article using graded expital growthUS20020084000Dec 17, 2001Jul 4, 2002Eugene A. FitzgeraldControlling threading dislocation densities in Ge on Si using graded GeSi layers and planarizationUS20020088971Dec 28, 2001Jul 11, 2002Tsutomu TezukaSemiconductor device and method of manufacturing the sameUS20020096717Jan 25, 2001Jul 25, 2002International Business Machines CorporationTransferable device-containing layer for silicon-on-insulator applicationsUS20020100942Jun 19, 2001Aug 1, 2002Fitzgerald Eugene A.CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETsUS20020123183Jul 16, 2001Sep 5, 2002Fitzgerald Eugene A.Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuitsUS20020123197Jun 19, 2001Sep 5, 2002Fitzgerald Eugene A.Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel mosfetsUS20020125471Dec 4, 2001Sep 12, 2002Fitzgerald Eugene A.CMOS inverter circuits utilizing strained silicon surface channel MOSFETSUS20020125497Jul 16, 2001Sep 12, 2002Fitzgerald Eugene A.Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuitsUS20020140031Mar 31, 2001Oct 3, 2002Kern RimStrained silicon on insulator structuresUS20020167048May 14, 2001Nov 14, 2002Tweet Douglas J.Enhanced mobility NMOS and PMOS transistors using strained Si/SiGe layers on silicon-on-insulator substratesUS20020168864Apr 4, 2002Nov 14, 2002Zhiyuan ChengMethod for semiconductor device fabricationUS20020190284Dec 30, 1999Dec 19, 2002Anand MurthyNovel mos transistor structure and method of fabricationUS20030003679Jun 29, 2001Jan 2, 2003Doyle Brian S.Creation of high mobility channels in thin-body SOI devicesUS20030013305Jun 7, 2002Jan 16, 2003Hitachi, Ltd.Method of producing semiconductor device and semiconductor substrateUS20030013323Jun 14, 2002Jan 16, 2003Richard HammondMethod of selective removal of SiGe alloysUS20030025131Aug 2, 2002Feb 6, 2003Massachusetts Institute Of TechnologyFormation of planar strained layersUS20030030117May 22, 2002Feb 13, 2003Hitachi, Ltd.Semiconductor deviceUS20030034529Oct 8, 2002Feb 20, 2003Amberwave Systems CorporationCMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETsUS20030057439Aug 9, 2002Mar 27, 2003Fitzgerald Eugene A.Dual layer CMOS devicesUS20030077867Jul 16, 2001Apr 24, 2003Fitzergald Eugene A.Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuitsUS20030080361Nov 1, 2001May 1, 2003Anand MurthySemiconductor transistor having a stressed channelUS20030102498Sep 24, 2002Jun 5, 2003Glyn BraithwaiteRF circuits including transistors having strained material layersUS20030119280Dec 2, 2002Jun 26, 2003Jung-Il LeeMethod for forming SOI substrateUS20030127646Dec 18, 2002Jul 10, 2003International Business Machines CorporationMethod for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the sameUS20030139000Jan 23, 2002Jul 24, 2003International Business Machines CorporationMethod of creating high-quality relaxed SiGe-on-insulator for strained Si CMOS applicationsUS20030157787Feb 21, 2002Aug 21, 2003Anand MurthyMethod of forming a germanium film on a semiconductor substrate that includes the formation of a graded silicon-germanium buffer layer prior to the formation of a germanium layerUS20030160300Feb 24, 2003Aug 28, 2003Masahiro TakenakaSemiconductor substrate, method of manufacturing the same and semiconductor deviceUS20030178677Mar 19, 2002Sep 25, 2003International Business Machines CorporationStrained fin fets structure and methodUS20030178681Apr 2, 2003Sep 25, 2003Clark William F.Strained fin FETs structure and methodUS20030189229Apr 5, 2002Oct 9, 2003Chandra MouliSemiconductor-on-insulator constructions; and methods of forming semiconductor-on-insulator constructionsUS20030199126Apr 23, 2002Oct 23, 2003International Business Machines CorporationMethod of forming a SiGe-on-insulator substrate using separation by implantation of oxygenUS20030201458May 16, 2003Oct 30, 2003Clark William F.Strained fin fets structure and methodUS20030203600Jun 5, 2003Oct 30, 2003International Business Machines CorporationStrained Si based layer made by UHV-CVD, and devices thereinUS20030207127May 30, 2003Nov 6, 2003Anand MurthyMethod of forming a germanium film on a semiconductor substrate that includes the formation of a graded silicon-germanium buffer layer prior to the formation of a germanium layerUS20030215990Mar 14, 2003Nov 20, 2003Eugene FitzgeraldMethods for fabricating strained layers on semiconductor substratesUS20030218189Nov 19, 2002Nov 27, 2003International Business Machines CorporationRelaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealingUS20030219957May 29, 2003Nov 27, 2003Shin-Etsu Handotai Co., Ltd.Method for reclaiming delaminated wafer and reclaimed delaminated waferUS20030227036Feb 21, 2003Dec 11, 2003Naoharu SugiyamaSemiconductor deviceUS20030227057Oct 4, 2002Dec 11, 2003Lochtefeld Anthony J.Strained-semiconductor-on-insulator device structuresUS20030230778Jan 30, 2003Dec 18, 2003Sumitomo Mitsubishi Silicon CorporationSOI structure having a SiGe Layer interposed between the silicon and the insulatorUS20030232467May 29, 2003Dec 18, 2003Anderson Brent A.High mobility transistors in SOI and method for formingUS20040005740Jun 6, 2003Jan 8, 2004Amberwave Systems CorporationStrained-semiconductor-on-insulator device structuresUS20040007715Jul 9, 2002Jan 15, 2004Webb Douglas A.Heterojunction field effect transistors using silicon-germanium and silicon-carbon alloysUS20040007724Jul 12, 2002Jan 15, 2004Anand MurthyProcess for ultra-thin body SOI devices that incorporate EPI silicon tips and article made therebyUS20040009649May 20, 2003Jan 15, 2004Kub Francis J.Wafer bonding of thinned electronic materials and circuits to high performance substratesUS20040012037Jul 18, 2002Jan 22, 2004Motorola, Inc.Hetero-integration of semiconductor materials on siliconUS20040012075Jul 16, 2002Jan 22, 2004International Business Machines CorporationUse of hydrogen implantation to improve material properties of silicon-germanium-on-insulator material made by thermal diffusionUS20040014276Jul 16, 2002Jan 22, 2004Murthy Anand S.Method of making a semiconductor transistorUS20040014304Jul 18, 2002Jan 22, 2004Micron Technology, Inc.Stable PD-SOI devices and methodsUS20040018699Jul 24, 2002Jan 29, 2004International Business Machines CorporationSOI wafers with 30-100 A buried oxide (box) created by wafer bonding using 30-100 A thin oxide as bonding layerUS20040031979Jun 6, 2003Feb 19, 2004Amberwave Systems CorporationStrained-semiconductor-on-insulator device structuresUS20040031990Aug 16, 2002Feb 19, 2004Been-Yih JinSemiconductor on insulator apparatus and methodUS20040041174Mar 21, 2003Mar 4, 2004Masao OkiharaStrained SOI MOSFET device and method of fabricating sameUS20040041210Sep 2, 2003Mar 4, 2004Chandra MouliSemiconductor-on-insulator constructionsUS20040048091Sep 4, 2003Mar 11, 2004Nobuhiko SatoSubstrate and manufacturing method thereforUS20040048454Sep 4, 2003Mar 11, 2004Kiyofumi SakaguchiSubstrate and manufacturing method thereforUS20040051140Sep 12, 2002Mar 18, 2004Arup BhattacharyyaSemiconductor-on-insulator thin film transistor constructions, and methods of making semiconductor-on-insulator thin film transistor constructionsUS20040053477Jul 9, 2003Mar 18, 2004S.O.I. Tec Silicon On Insulator Technologies S.A.Process for transferring a layer of strained semiconductor materialUS20040061191Dec 31, 2002Apr 1, 2004Advanced Micro Devices, Inc.Mosfets incorporating nickel germanosilicided gate and methods for their formationUS20040070035Jul 23, 2003Apr 15, 2004Anand MurthySemiconductor transistor having a stressed channelUS20040075149Jul 23, 2003Apr 22, 2004Amberwave Systems CorporationCMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETsUS20040084735Jul 23, 2003May 6, 2004Anand MurthySemiconductor transistor having a stressed channelUS20040087114Oct 24, 2002May 6, 2004Advanced Micro Devices, Inc.Semiconductor device having a thick strained silicon layer and method of its formationUS20040094758Jul 28, 2003May 20, 2004Koji UsudaSemiconductor apparatusUS20040099903Nov 26, 2002May 27, 2004Taiwan Semiconductor Manufacturing Co., Ltd.Strained-channel multiple-gate transistorUS20040108559Sep 30, 2003Jun 10, 2004Renesas Technology Corp.Insulated-gate field-effect transistor, method of fabricating same, and semiconductor device employing sameUS20040119101Dec 23, 2002Jun 24, 2004Gerhard SchromContact layout for MOSFETs under tensile strainUS20040142545Jan 17, 2003Jul 22, 2004Advanced Micro Devices, Inc.Semiconductor with tensile strained substrate and method of making the sameUS20040157353Jun 17, 2003Aug 12, 2004International Business Machines CorporationUltra scalable high speed heterojunction vertical n-channel MISFETs and methods thereofUS20040173815Mar 4, 2003Sep 9, 2004Yee-Chia YeoStrained-channel transistor structure with lattice-mismatched zoneUS20040195624Feb 24, 2004Oct 7, 2004National Taiwan UniversityStrained silicon fin field effect transistorUS20040212013May 24, 2004Oct 28, 2004Matsushita Electric Industrial Co., Ltd.Semiconductor deviceUS20040217430May 1, 2003Nov 4, 2004Chu Jack OonHigh performance FET devices and methods thereforUS20040219726May 26, 2004Nov 4, 2004Amberwave Systems CorporationMethods of fabricating contact regions for FET incorporating SiGeUS20040227187Feb 13, 2004Nov 18, 2004Zhiyuan ChengIntegrated semiconductor device and method to make sameUS20040253774Jun 16, 2003Dec 16, 2004Boyan BoyanovDouble-gate transistor with enhanced carrier mobilityUS20040256639Jun 17, 2003Dec 23, 2004International Business Machines CorporationLow leakage heterojunction vertical transistors and high performance devices thereofUS20040256647Jun 23, 2003Dec 23, 2004Sharp Laboratories Of America Inc.Strained silicon finFET deviceUS20040259315Jun 2, 2004Dec 23, 2004Canon Kabushiki KaishaSemiconductor substrate, semiconductor device, and method of manufacturing the sameUS20040262631Apr 16, 2004Dec 30, 2004Massachusetts Institute Of TechnologyControlling threading dislocation densities in Ge on Si using graded GeSi layers and planarizationUS20050009288Mar 17, 2004Jan 13, 2005Massachusetts Institute Of TechnologyProcess for producing semiconductor article using graded epitaxial growthUS20050017304Jun 9, 2004Jan 27, 2005Daisuke MatsushitaField effect transistor and method of manufacturing the sameUS20050017351Jun 30, 2003Jan 27, 2005Ravi Kramadhati V.Silicon on diamond wafers and devicesUS20050040404Oct 4, 2004Feb 24, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Suppression of MOSFET gate leakage currentUS20050040444Aug 22, 2003Feb 24, 2005International Business Machines CorporationStrained-channel fin field effect transistor (FET) with a uniform channel thickness and separate gatesUS20050048727Sep 3, 2003Mar 3, 2005Advanced Micro Devices, Inc.Formation of finfet using a sidewall epitaxial layerUS20050048743Sep 3, 2003Mar 3, 2005Advanced Micro Devices, Inc.Method of growing as a channel region to reduce source/drain junction capicitanceUS20050054164Sep 9, 2003Mar 10, 2005Advanced Micro Devices, Inc.Strained silicon MOSFETs having reduced diffusion of n-type dopantsUS20050056892Sep 13, 2004Mar 17, 2005Seliskar John J.Fully-depleted castellated gate MOSFET device and method of manufacture thereofUS20050093033Sep 3, 2004May 5, 2005Atsuhiro KinoshitaField effect transistor and manufacturing method thereofUS20050093059Oct 30, 2003May 5, 2005Belyansky Michael P.Structure and method to improve channel mobility by gate electrode stress modificationUS20050093154Jul 26, 2004May 5, 2005Interuniversitair Microelektronica Centrum (Imec Vzw)Multiple gate semiconductor device and method for forming sameUS20050104152Sep 17, 2004May 19, 2005Snyder John P.Schottky barrier integrated circuitUS20050112817Aug 11, 2004May 26, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor device having high drive current and method of manufacture thereofUS20050118793Oct 4, 2004Jun 2, 2005Snyder John P.Schottky-barrier MOSFET manufacturing method using isotropic etch processUS20050127451Nov 29, 2004Jun 16, 2005Yoshinori TsuchiyaSemiconductor deviceUS20050130358Dec 12, 2003Jun 16, 2005Dureseti ChidambarraoStrained finFETs and method of manufactureUS20050139860Oct 21, 2004Jun 30, 2005Snyder John P.Dynamic schottky barrier MOSFET device and method of manufactureUS20050145941Jan 7, 2004Jul 7, 2005International Business Machines CorporationHigh performance strained silicon FinFETs device and method for forming sameUS20050145954Jan 5, 2004Jul 7, 2005International Business Machines CorporationStructures and methods for making strained mosfetsUS20050153486Jan 12, 2004Jul 14, 2005Advanced Micro Devices, Inc.Method of fabricating a strained silicon channel FinFETUS20050156169Feb 26, 2005Jul 21, 2005International Business Machines CorporationHigh performance FET devices and methods thereofUS20050156202Nov 12, 2004Jul 21, 2005Hwa-Sung RheeAt least penta-sided-channel type of FinFET transistorUS20050161711Feb 25, 2005Jul 28, 2005International Business Machines CorporationHigh performance FET devices and methods thereofUS20050167750Apr 13, 2004Aug 4, 2005Fu-Liang YangMethods and structures for planar and multiple-gate transistors formed on SOIUS20050170606Jan 29, 2004Aug 4, 2005Taiwan Semiconductor Manufacturing Co., Ltd.Method of achieving improved STI gap fill with reduced stressUS20050184316Jun 17, 2004Aug 25, 2005Kim Young-PilFin field effect transistors having multi-layer fin patterns and methods of forming the sameUS20050224800 *Mar 31, 2004Oct 13, 2005Nick LindertBulk non-planar transistor having strained enhanced mobility and methods of fabricationDE4101167A1Jan 17, 1991Jul 23, 1992Daimler Benz AgCMOS FET circuit layout - has common gate and drain electrodes in vertical or lateral configurationEP0514018A2Apr 16, 1992Nov 19, 1992AT&amp;T Corp.Method for making low defect density semiconductor heterostructure and devices made therebyEP0587520B1Jul 16, 1993Feb 4, 1998International Business Machines CorporationA SiGe thin film or SOI MOSFET and method for making the sameEP0683522A2Apr 26, 1995Nov 22, 1995International Business Machines CorporationCMOS with strained Si/SiGe layersEP0828296B1Aug 6, 1997Jun 1, 2005International Business Machines CorporationHigh temperature superconductivity in strained Si/SiGeEP0829908B1Sep 17, 1997Mar 20, 2002Matsushita Electric Industrial Co., Ltd.Field-effect transistor and method of producing the sameEP0838858B1Aug 8, 1997May 15, 2002Infineon Technologies AGCMOS integrated circuit and method of manufacturing the sameEP1020900B1Jan 12, 2000Aug 5, 2009Panasonic CorporationSemiconductor device and method for fabricating the sameEP1174928A1Mar 28, 2000Jan 23, 2002Hitachi, Ltd.Semiconductor device and semiconductor substrateGB2342777A Title not availableWO2004006326A1Jul 9, 2003Jan 15, 2004Soitec Silicon On InsulatorMethod of transferring of a layer of strained semiconductor material* Cited by examinerNon-Patent CitationsReference1"2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out," IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992) pp. 136-140.2Armstrong et al., "Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors," /EDM Technical Digest (1995) pp. 761-764.3Armstrong, "Technology for SiGe Heterostructure-Based CMOS Devices", Ph.D Thesis, Massachusetts Institute of Technology (1999) pp. 1-154.4Augusto et al., "Proposal for a New Process Flow for the Fabrication of Silicon-Based Complementary MOD-MOSFETs without Ion Implantation," Thin Solid Films, vol. 294, No. 1-2 (1997) pp. 254-258.5Barradas et al., "RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors," Modern Physics Letters B (2001) (abstract).6Batterman, "Hillocks, Pits, and Etch Rate in Germanium Crystals," Journal of Applied Physics, vol. 28, No. 11 (Nov. 1957), pp. 1236-1241.7Bohg, "Ethylene Diamine-Pyrocatechol-Water Mixture Shows Etching Anomaly in Boron-Doped Silicon," Journal of the Electrochemical Society, vol. 118, No. 2 (Feb. 1971), pp. 401-402.8Borenstein et al., "A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining," Proceedings of the 1999 12th IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210.9Bouillon et al., "Search for the optimal channel architecture for 0.18/0.12 mum bulk CMOS Experimental study," IEEE (1996) pp. 21.2.1-21.2.4.10Bouillon et al., "Search for the optimal channel architecture for 0.18/0.12 μm bulk CMOS Experimental study," IEEE (1996) pp. 21.2.1-21.2.4.11Bruel et al., "� SMART CUT: A Promising New SOI Material Technology," Proceedings 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179.12Bruel, "Silicon on Insulator Material Technology," Electronic Letters, vol. 13, No. 14 (Jul. 6, 1995) pp. 1201-1202.13Brunner et al., "Molecular beam epitaxy growth and thermal stability of Si1-xGex layers on extremely thin silicon-on-insulator substrates," Thin Solid Films, vol. 321 (1998), pp. 245-250.14Bufler et al., "Hole transport in strained Si1-xGex alloys on Si1-yGey substrates," Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602.15Burghartz et al., "Microwave Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology", IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1 (Jan. 1996) pp. 100-104.16Canaperi et al., "Preparation of a relaxed Si-Ge layer on an insulator in fabricating high-speed semiconductor devices with strained epitaxial films," International Business Machines Corporation, USA (2002) (abstract).17Carlin et al., "High Efficiency GaAs-on-Si Solar Cells with High Voc Using Graded GeSi Buffers," IEEE (2000) pp. 1006-1011.18Chang et al., "Selective Etching of SiGe/Si Heterostructures," Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 202-204.19Chen et al., "The Band Model and the Etching Mechanism of Silicon in Aqueous KOH," Journal of the Electrochemical Society, vol. 142, No. 1 (Jan. 1995), pp. 170-176.20Cheng et al., "Electron Mobility Enhancement in Strained-Si n-MOSFETs Fabricated on SiGe-on-Insulator (SGOI) Substrates," IEEE Electron Device Letters, vol. 22, No. 7 (Jul. 2001) pp. 321-323.21Cheng et al., "Relaxed Silicon-Germanium on Insulator Substrate by Layer Transfer," Journal of Electronic Materials, vol. 30, No. 12 (2001) pp. L37-L39.22Cullis et al, "Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions," Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931.23Currie et al., "Carrier mobilities and process stability of strained Si n- and p-MOSFETs on SiGe virtual substrates," J. Vac. Sci. Technol. B., vol. 19, No. 6 (Nov./Dec. 2001) pp. 2268-2279.24Currie et al., "Controlling Threading Dislocation in Ge on Si Using Graded SiGe Layers and Chemical-Mechanical Polishing," vol. 72 No. 14 (Apr. 6, 1998) pp. 1718-1720.25Desmond et al., "The Effects of Process-Induced Defects on the Chemical Selectivity of Highly Doped Boron Etch Stops in Silicon," Journal of the Electrochemical Society, vol. 141, No. 1 (Jan. 1994), pp. 178-184.26Eaglesham et al., "Dislocation-Free Stranski-Krastanow Growth of Ge on Si(100)," Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990) pp. 1943-1946.27Ehman et al., "Morphology of Etch Pits on Germanium Studied by Optical and Scanning Electron Microscopy," Journal of Applied Physics, vol. 41, No. 7 (Jun. 1970), pp. 2824-2827.28Examination Report for European Patent Application No. 01 973 651.1-1528, dated Mar. 22, 2004, 3 pages.29Examination Report for European Patent Application No. 01 973 651.1-1528, dated Nov. 12, 2004, 9 pages.30Examination Report for European Patent Application No. 01 973 651.1-1528, dated Sep. 7, 2005, 4 pages.31Examination Report for European Patent Application No. 01 989 893.1-1235, dated Aug. 16, 2004, 5 pages.32Examination Report for European Patent Application No. 02 709 406.9-2203, dated Mar. 24, 2005, 5 pages.33Examination Report for European Patent Application No. 02 709 406.9-2203, dated May 11, 2004, 3 pages.34Examination Report for European Patent Application No. 98 931 529.6-2203, dated Jan. 10, 2002, 4 pages.35Examination Report for European Patent Application No. 98 931 529.6-2203, dated May 9, 2003, 5 pages.36Feijoo et al., "Epitaxial Si-Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator," Journal of Electronic Materials, vol. 23, No. 6 (Jun. 1994) pp. 493-496.37Feij�o etal., "Etch Stop Barriers in Silicon Produced by Ion Implantation of Electrically Non-Active Species," Journal of the Electrochemical Society, vol. 139, No. 8 (Aug. 1992), pp. 2309-2313.38Finne et al., "A Water-Amine-Complexing Agent System for Etching Silicon," Journal of the Electrochemical Society, vol. 114, No. 9 (Sep. 1967), pp. 965-970.39Fischetti et al., "Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys," J. Appl. Phys., vol. 80, No. 4 (Aug. 15, 1996) pp. 2234-2252.40Fischetti, "Long-range Coulomb interactions in small Si devices. Part II. Effective electron mobility in thin-oxide structures," Journal of Applied Physics, vol. 89, No. 2 (Jan. 15, 2001) pp. 1232-1250.41Fitzgerald et al., "Dislocation dynamics in relaxed graded composition semiconductors," Materials Science and Engineering B67 1999 pp. 53-61.42Fitzgerald et al., "Dislocations in Relaxed SiGe/Si Heterostructures," Physica Status Solidi A, Applied Research, Berlin, DE, vol. 171, Nr. 1, p. 227-238, Jan. 16, 1999.43Fitzgerald et al., "Relaxed GexSi1-x structures for III-V integration with Si and high mobility two-dimensional electron gases in Si," AT&T Bell Laboratories, Murray Hill, NJ 07974 (1992) American Vacuum Society, pp. 1807-1819.44Fitzgerald et al., "Totally Relaxed GexSi1-x Layers with Low Threading Dislocation Densities Grown on Si Substrates," Applied Physics Letters, vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813.45Fitzgerald, "GeSi/Si Nanostructures," Annual Review of Materials Science, vol. 25 (1995), pp. 417-454.46Frank, "Orientation-Dependent Dissolution of Germanium," Journal of Applied Physics, vol. 31, No. 11 (Nov. 1960), pp. 1996-1999.47Fukatsu, "SiGe-based semiconductor-on-insulator substrate created by low-energy separation-by-implanted-oxygen," Applied Physics Letters, vol. 72, No. 26 (Jun. 29, 1998), pp. 3485-3487.48Gannavaram, et al., "Low Temperature (≦800� C.) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS," IEEE International Electron Device Meeting Technical Digest, (2000), pp. 437-440.49Gannavaram, et al., "Low Temperature (≰800� C.) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS," IEEE International Electron Device Meeting Technical Digest, (2000), pp. 437-440.50Garone et al., "Silicon vapor phase epitaxial growth catalysis by the presence of germane," Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277.51Ge et al., "Process-Strained Si (PSS) CMOS Technology Featuring 3D Strain Engineering," IEEE International Electron Devices Meeting Technical Digest, (2003) pp. 73-76.52Ghandi et al., "Chemical Etching of Germanium," Journal of the Electrochemical Society, vol. 135, No. 8 (Aug. 1988), pp. 2053-2054.53Ghani et al., "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors," IEEE International Electron Devices Meeting Technical Digest, (2003), 978-980.54Godbey et al., "A Si0.7Ge0.3 strained-layer etch stop for the generation of thin layer undoped silicon," Applied Physics Letters, vol. 56, No. 4 (Jan. 22, 1990), pp. 373-375.55Godbey et al., (1990) "Fabrication of Bond and Etch-Back Silicon Insulator Using a Strained SI0.7GE0.3 Layer as an Etch Stop," Journal of the Electrical Society, vol. 137, No. 10 (Oct. 1990) pp. 3219-3223.56Gray and Meyer, "Phase-Locked Loops", Analysis and Design of Analog Integrated Circuits (1984) pp. 605-632.57Grillot et al., "Acceptor diffusion and segregation in (AlxGa1-x)0.5In0.5P heterostructures," Journal of Applied Physics, vol. 91, No. 8 (2002), pp. 4891-4899.58Gr�tzmacher et al., "Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere," Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533.59Hackbarth et al., "Alternatives to thick MBE-grown relaxed SiGe buffers," Thin Solid Films, vol. 369, No. 1-2 (Jul. 2000) pp. 148-151.60Hackbarth et al., "Strain relieved SiGe buffers for Si-based heterostructure field-effect transistors," Journal of Crystal Growth, vol. 201/202 (1999) pp. 734-738.61Halsall et al., "Electron diffraction and Raman studies of the effect of substrate misorientation on ordering in the AIGaInP system," Journal of Applied Physics, vol. 85, No. 1 (1999), pp. 199-202.62Hamada et al., "A New Aspect of Mechanical Stress Effects in Scaled MOS Devices," IEEE Transactions on Electron Devices, vol. 38, No. 4 (Apr. 1991), pp. 895-900.63Herzog et al., "SiGe-based FETs: buffer issues and device results," Thin Solid Films, vol. 380 (2000) pp. 36-41.64Herzog et al., "X-Ray Investigation of Boron- and Germanium-Doped Silicon Epitaxial Layers," Journal of the Electrochemical Society, vol. 131, No. 12 (Dec. 1984), pp. 2969-2974.65H�ck et al., "Carrier mobilities in modulation doped Si1-xGex heterostructures with respect to FET applications," Thin Solid Films, vol. 336 (1998) pp. 141-144.66H�ck et al., "High hole mobility in Si0.17 Ge0.83 channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition," Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922.67H�ck et al., "High performance 0.25 mum p-type Ge/SiGe MODFETs," Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.68H�ck et al., "High performance 0.25 μm p-type Ge/SiGe MODFETs," Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.69Holmes, "The Orientation Dependence of Etching Effects on Germanium Crystals," Acta Metallurgica, vol. 7, No. 4 (Apr. 1959), pp. 283-290.70Hsu et al., "Surface morphology of related GexSi1-x films," Appl. Phys. Lett. vol. 61, No. 11 (1992), pp. 1293-1295.71Huang et al., "High-quality strain-relaxed SiGe alloy grown on implanted silicon-on-insulator substrate," Applied Phyusics Letters, vol. 76, No. 19 (May 8, 200) pp. 2680-2682.72Huang et al., "LOCOS-Induced Stress Effects on Thin-Film SOI Devices," IEEE Transactions on Electron Devices, vol. 44, No. 4 (Apr. 1997), pp. 646-650.73Huang et al., "The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits", IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul. 1998, pp. 1023-1036.74Huang et al., (2001) "Carrier Mobility enhancement in strained Si-on-insulatoir fabricated by wafer bonding", 2001 Symposium on VLSI Technology, Digest of Technical Papers, pp. 57-58.75Huang et at, "Isolation Process Dependence of Channel Mobility in Thin-Film SOI Devices," IEEE Electron Device Letters, vol. 17, No. 6 (Jun. 1996), pp. 291-293.76Huang, et al., "Reduction of Source/Drain Series Resistance and Its Impact on Device Performance for PMOS Transistors with Raised Si1-xGex Source/Drain", IEEE Electron Device Letters, vol. 21, No. 9, (Sep. 2000) pp. 448-450.77Hunt et al., "Highly Selective Etch Stop by Stress Compensation for Thin-Film BESOI," 1990 IEEE/SOI Technology Conference, (Oct. 2-4, 1990), pp. 145-146.78IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990, "Optimal Growth Technique and Structure for Strain Relaxation of Si-Ge Layers on Si Substrates", pp. 330-331.79Iida et al., "Thermal behavior of residual strain in silicon-on-insulator bonded wafer and effects on electron mobility," Solid-State Electronics, vol. 43 (1999), pp. 1117-1120.80International Preliminary Report on Patentability for International Application No. PCT/US2005/033546 (Jun. 5, 2007).81International Search Report for Patent Application No. PCT/US 98/13076, dated Oct. 27, 1998, 2 pages.82International Search Report for Patent Application No. PCT/US2005/033546, dated Apr. 19, 2006 (2 pages).83International Search Report for Related International Application No. PCT/US/18007, Jan. 5, 2004.84Ishikawa et al., "SiGe-on-insulator substrate using SiGe alloy grown Si(001)," Applied Physics Letters, vol. 75, No. 7 (Aug. 16, 1999) pp. 983-985.85Ismail et al., "Modulation-doped n-type Si/SiGe with inverted interface," Appl. Phys. Lett., vol.65, No. 10 (Sep. 5, 1994) pp. 1248-1250.86Ismail, "Si/SiGe High-Speed Field-Effect Transistors," Electron Devices Meeting, Washington, D.C. (Dec. 10, 1995) pp. 20.1.1-20.1.4.87Ito et al., "Mechanical Stress Effect on Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design," IEEE International Electron Devices Meeting Technical Digest, (2000), pp. 247-250.88Jaccodine, "Use of Modified Free Energy Theorems to Predict Equilibrium Growing and Etching Shapes," Journal of Applied Physics, vol. 33, No. 8 (Aug. 1962), pp. 2643-2647.89Kearney et al., "The effect of alloy scattering on the mobility of holes in a Si1-xGex quantum well," Semicond. Sci Technol., vol. 13 (1998) pp. 174-180.90Kern, "Chemical Etching of Silicon, Germanium, Gallium, Arsenide, and Gallium Phosphide," RCA Review, vol. 39 (Jun. 1978), pp. 278-308.91Kim et al., "A Fully Integrated 1.9-GHz CMOS Low-Noise Amplifier," IEEE Microwave and Guided Wave Letters, vol. 8, No. 8 (Aug. 1998) pp. 293-295.92Klauk et al., "Thermal stability of undoped strained Si channel SiGe heterostructures," Applied Physics Letter, No. 68, Apr. 1, 1996, pp. 1975-1977.93Koester et al., "Extremely High Transconductance Ge/Si0.4Ge0.6 p-MODFET's Grown by UHV-CVD," IEEE Electron Device Letters, vol. 21, No. 3 (Mar. 2000) pp. 110-112.94K�nig et al., "Design Rules for n-Type SiGe Hetero FETs," Solid State Electronics, vol. 41, No. 10 (1997), pp. 1541-1547.95K�nig et al., "p-Type Ge-Channel MODFET's with High Transconductance Grown on Si Substrates," IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993) pp. 205-207.96K�nig et al., "SiGe HBTs and HFETs," Solid-State Electronics, vol. 38, No. 9 (1995) pp.1595-1602.97Kummer et al., "Low energy plasma enhanced chemical vapor deposition," Materials Science and Engineering B89 (2002) pp. 288-295.98Kuznetsov et al., "Technology for high-performance n-channel SiGe modulation-doped field-effect transistors," J. Vac. Sci. Technol., B 13(6) (Nov./Dec. 1995) pp. 2892-2896.99Lang et al., "Bulk Micromachining of Ge for IR Gratings," Journal of Micromechanics and Microengineering, vol. 6, No. 1 (Mar. 1996), pp. 46-48.100Langdo et al., (2002) "Preparation of Novel SiGe-free Strained Si on Insulator Substrates" IEEE International SOI Conference, pp. 211-212 (XP002263057).101Larson, "Integrated Circuit Technology Options for RFIC's-Present Status and Future Directions", IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998, pp. 387-399.102Larson, "Integrated Circuit Technology Options for RFIC's—Present Status and Future Directions", IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998, pp. 387-399.103Leancu et al., "Anisotropic Etching of Germanium," Sensors and Actuators, A46-47 (1995), pp. 35-37.104Lee et al., "CMOS RF Integrated Circuits at 5 GHz and Beyond", Proceedings of the IEEE, vol. 88, No. 10 (Oct. 2000) pp. 1560-1571.105Lee et al., "Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on Si1-xGex/Si virtual substrates," Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001) pp. 3344-3346.106Lee et al., "Strained Ge channel p-type MOSFETs fabricated on Si1-xGex/Si virtual substrates," Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A1.9.1-A1.9.5.107LeGoues et al., "Relaxation of SiGe thin films grown on Si/SiO2 substrates," Applied Physics Letters, vol. 75, No. 11 (Jun. 1, 1994), pp. 7240-7246.108Lehmann et al., "Implanted Carbon: An Effective Etch-Stop in Silicon," Journal of the Electrochemical Society, vol. 138, No. 5 (May 1991), pp. 3-4.109Leitz et al., "Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs," Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.10.1-A3.10.6.110Leitz et al., "Dislocation glide and blocking kinetics in compositionally graded SiGe/Si," Journal of Applied Physics, vol. 90, No. 6 (Sep. 15, 2001) pp. 2730-2736.111Leitz et al., "Hole mobility enhancements in strained Si/Si1-yGey p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si1-xGex (x<y) virtual substrates," Applied Physics Letters, vol. 79, No. 25 (Dec. 17, 2001) pp. 4246-4248.112Li et al., "Design of high speed Si/SiGe heterojunction complementary metal-oxide-semiconductor field effect transistors with reduced short-channel effects," J. Vac. Sci. Technol., vol. 20 No. 3 (May/Jun. 2002) pp. 1030-1033.113Lochtefeld et al., "Investigating the Relationship Between Electron Mobility and Velocity in Deeply Scaled NMOS via Mechanical Stress," IEEE Electron Device Letters, vol. 22, No. 12 (2001), pp. 591-593.114lshikawa et al., "Creation of Si-Ge based SIMOX structures by low energy oxygen implantation," Proceedings 1997 IEEE International SOI Conference (Oct. 1997) pp. 16-17.115Lu et al., "High Performance 0.1 μm Gate-Length P-Type SiGe MODFET's and MOS-MODFET's", IEEE Transactions on Electron Devices, vol. 47, No. 8 (Aug. 2000) pp. 1645-1652.116Maiti et al., "Strained-Si heterostructure field effect transistors," Semicond. Sci. Technol., vol. 13 (1998) pp. 1225-1246.117Maszara, "Silicon-On-Insulator by Wafer Bonding: A Review," Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 341-347.118Meyerson et al., "Cooperative Growth Phenomena in Silicon/Germanium Low-Temperature Epitaxy," Applied Physics Letters, vol. 53, No. 25 (Dec. 19, 1988) pp. 2555-2557.119Mizuno et al., "Advanced SOI-MOSFETs with Strained-Si Channel for High Speed CMOS-Electron/Hole Mobility Enhancement," 2000 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu, (Jun. 13-15), IEEE New York, NY, pp. 210-211.120Mizuno et al., "Electron and Hold Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology," IEEE Electron Device Letters, vol. 21, No. 5 (May 2000) pp. 230-232.121Mizuno et al., "High Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology," IEEE IDEM Technical Digest (1999) pp. 934-936.122Narozny et al., "Si/SiGe Heterojunction Bipolar Transistor with Graded GAP SiGe Base Made by Molecular Beam Epitaxy," IEEE IEDM (1988), pp. 562-565.123Nayak et al., "High-Mobility Strained-Si PMOSFET's"; IEEE Transactions on Electron Devices, vol. 43, No. 10 (Oct. 1996) pp. 1709-1716.124Notice of Final Rejection for Korean Patent Application No. 10-1999-7012279, dated Feb. 25, 2003 2 pages (English translation attached).125Notice of Preliminary Rejection for Korean Patent Application No. 10-1999-7012279, dated Feb. 21, 2002, 2 pages (English translation attached).126O'Neill et al., "SiGe Virtual substrate N-channel heterojunction MOSFETS," Semicond. Sci. Technol., vol. 14 (1999) pp. 784-789.127Ootsuka et al., "A Highly Dense, High-Performance 130nm node CMOS Technology for Large Scale System-on-a-Chip Applications," IEEE International Electron Devices Meeting Technical Digest, (2000), pp. 575-578.128Ota et al., "Novel Locally Strained Channel Technique for High Performance 55nm CMOS," IEEE International Electron Devices Meeting Technical Digest, (2002), pp. 27-30.129Ota Y. et al., "Application of heterojunction FET to power amplifier for cellular telephone," Electronics Letters, vol. 30, No. 11 (May 26, 1994) pp. 906-907.130�zt�rk, et al., "Low Resistivity Nickel Germanosilicide Contacts to Ultra-Shallow Si1-xGex Source/Drain Junctions for Nanoscale CMOS," IEEE International Electron Device Meeting Technical Digest (2003), pp. 497-500.131�zt�rk, et al., "Ultra-Shallow Source/Drain Junctions for Nanoscale CMOS Using Selective Silicon-Germanium Technology," Extended Abstracts of International Workshop on Junction Technology, (2001), pp. 77-82.132�zt�rk, etal., "Advanced Si1-xGex Source/Drain and Contact Technologies for Sub-70 nm CMOS," IEEE International Electron Device Meeting Technical Digest, (2002), pp. 375-378.133�zt�rk, etal., "Selective Silicon-Gremanium Source/Drain Technology for Nanoscale CMOS," Mat. Res. Soc. Symp. Proc., vol. 717, (2002), pp. C4.1.1-C4.1.12.134Palik et al., "Ellipsometric Study of the Etch-Stop Mechianism in Heavily Doped Silicon," Journal of the Electrochemical Society, vol. 132, No. 1 (Jan. 1985), pp. 135-141.135Palik et al., "Study of Bias-Dependent Etching of Si in Aqueous KOH," Journal of the Electrochemical Society, vol. 134, No. 2 (Feb. 1987), pp. 404-409.136Palik et al., "Study of the Etch-Stop Mechanism in Silicon," Journal of the Electrochemical Society, vol. 129, No. 9 (Sep. 1982), pp. 2051-2059.137Papananos, "Low Noise Amplifiers in MOS Technologies," and "Low Noise Tuned-LC Oscillator," Radio-Frequencv Microelectronic Circuits for Telecommunication Applications (1999) pp. 115-117, 188-193.138Parker et al., "SiGe heterostructure CMOS circuits and applications," Solid State Electronics, vol. 43 (1999) pp. 1497-1506.139Petersen, "Silicon as a Mechanical Material," Proceedings of the IEEE, vol. 70, No. 5 (May 1982), pp. 420-457.140Powell et al., "New approach to the growth of low dislocation relaxed SiGe material," Applied Physics Letters, vol. 64, No. 14 (Apr. 4, 1994), pp. 1865-1858.141Rai-Choudhury et al., "Doping of Epitaxial Silicon," Journal of Crystal Growth, vol. 7 (1970), pp. 361-367.142Raley et al., "(100) Silicon Etch-Rate Dependence on Boron Concentration in Ethylenediamine-Pyrocatechol-Water Solutions," Journal of the Electrochemical Society, vol. 131, No. 1 (Jan. 1984), pp. 161-170.143Ransom et al., "Gate-Self-Aligned n-channel and p-channel Germanium MOSFET's," IEEE Transactions on Electron Devices, vol. 38, No. 12 (Dec. 1991) pp. 2695.144Reinking et al., "Fabrication of high-mobility Ge p-channel MOSFETs on Si substrates," Electronics Letters, vol. 35, No. 6 (Mar. 18, 1999) pp. 503-504.145Rim et al., "Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs"; IEDM, 1995, pp. 517-520.146Rim et al., "Fabrication and Analysis of Deep Submicron Strained-Si N-Mosfet's " IEEE.Transactions on Electron Devices, vol. 47, No. 7, Jul. 2000, pp. 1406-1415.147Rim, "Application of Silicon-Based Heterostructures to Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors", Ph.D. Thesis, Stanford University (1999) pp. 1-184.148Robbins et al., "A model for heterogeneous growth of Si1-xGex films for hydrides," Journal of Applied Physics, vol. 69, No. 6 (Mar. 15, 1991) pp. 3729-3732.149Rosenblad et al., "Strain relaxation of graded SiGe buffers brown at very high rates," Materials Science and Engineering B, Elsevier Sequoia, Lausanne, CH, vol. 71, Nr. 1-3, p. 20-23, Feb. 2000.150Sadek et al., "Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors," IEEE Trans. Electron Devices (Aug. 1996) pp. 1224-1232.151Sakaguchi et al., "ELTRAN� by Splitting Porous Si Layers," Proc. 195th Int. SOI Symposium, vol. 99-3, Electrochemical Society (1999) pp. 117-121.152Sch�ffler, "High-Mobility Si and Ge Structures," Semiconductor Science and Technology, vol. 12 (1997) pp. 1515-1549.153Seidel et al., "Anisotropic Etching of Crystalline Silicon in Alkaline Solutions," Journal of the Electrochemical Society., vol. 137, No. 11 (Nov. 1990), pp. 3626-3632.154Senna et al., "Gallium Doping for Silicon Etch Stop in KOH," Transducers '95/Eurosensors IX, the 8th International Conference on Solid-State Sensors and Actuators and Eurosensors IX, Stockholm, Sweden, Jun. 25-29, 1995, pp. 194-195.155Shang et al., "The Development of an Anisotropic Si Etch Process Selective to GexSii-x Underlayers," Journal of the Electrochemical Society., vol. 141, No. 2 (Feb. 1994), pp. 507-510.156Shimizu et al., "Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement," IEEE International Electron Devices Meeting Technical Digest, (2001), pp. 433-436.157Soderbarg, "Fabrication of BESOI-Materials Using Implanted Nitrogen as an Effective Etch Stop Barrier," 1989 IEEE SOS/SOI Technology Conference, (Oct. 3-5, 1989), pp. 64.158Sugimoto et al., "A 2V, 500 MHz and 3V, 920 MHz Low-Power Current-Mode 0.6 μm CMOS VCO Circuit", IEICE Trans. Electron., vol. E82-C, No. 7 (Jul. 1999) pp. 1327-1329.159Sundaram et al., "Electrochemical etching of Silicon by Hydrazine," Journal of the Electrochemical Society, vol. 140, No. 6 (Jun. 1993), pp. 1592-1597.160Sze, "Physics of Semiconductor Devices," (1991).161Takagi et al., "On the Universality of Inversion Layer Mobility in Si MOSFET's: Part I—Effects of Substrate Impurity Concentration," IEEE Transactions on Electron Devices, vol. 41, No. 12 (Dec. 1994), pp. 2357-2362.162Ternent et al., "Metal Gate Strained Silicon MOSFETs for Microwave Integrated Circuits", IEEE (Oct. 2000) pp. 38-43.163Thompson et al., "A 90 nm Logic Technology Featuring 50nm Strained-Silicon Channel Transistors, 7 layers of Cu Interconnects, Low k ILD, and 1 um2 SRAM Cell," IEEE International Electron Devices Meeting Technology Digest, (2002), pp. 61-64.164Thompson et al., "A Logic Nanotechnology Featuring Strained-Silicon," IEEE Electron Device Letters, vol. 25, No. 4 (Apr. 2004), pp. 191-193.165Ting et al., "Monolithic Integration of III-V Materials and Devices on Silicon," Part of the0 SPIE Conference on Silicon-Based Optoelectronics, San Jose, CA, (Jan. 1999), pp. 19-28.166Tiwari et al., "Hole Mobility Improvement in Silicon-on-Insulator and Bulk Silicon Transistors Using Local Strain," IEEE International Electron Devices Meeting Technical Digest, (1997), pp. 939-941.167Tong, et al., "Semiconductor Wafer Bonding: Science and Technology," Wiley-Interscience. (1999), pp. 33 and 70-71.168Tsang et al., "Measurements of alloy composition and strain in thin GexSi1-x layers," J. Appl. Phys., vol. 75 No. 12 (Jun. 15, 1994) pp. 8098-8108.169Tweet et al., "Factors determining the composition of strained GeSi layers grown with disilane and germane," Applied Physics Letters, vol. 65, No. 20 (Nov. 14, 1994) pp. 2579-2581.170Uchino, et al., "A Raised Source/Drain Technology Using In-situ P-doped SiGe and B-doped Si for 0.1-μm CMOS ULSIs," IEEE International Electron Device Meeting Technical Digest, (1997), pp. 479-482.171Usami et al., "Spectroscopic study of Si-based quantum wells with neighboring confinement structure," Semicon. Sci. Technol. (1997) (abstract).172Vol'fson et al., "Fundamental Absorption Edge of Silicon Heavily Doped with Donor or Acceptor Impurities," Soviet Physics Semiconductors, vol. 1, No. 3 (Sep. 1967), pp. 327-332.173Welser et al., "Electron Mobility Enhancement in Strained-Si N-Type Metal-Oxide-Semiconductor Field-Effect Transistors," IEEE Electron Device Letters, vol. 15, No. 3 (Mar. 1994) pp. 100-102.174Welser et al., "Evidence of Real-Space Hot-Electron Transfer in High Mobility, Strained-Si Multilayer MOSFETs," IEEE IDEM Technical Digest (1993) pp. 545-548.175Welser et al., "NMOS and PMOS Transistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures," IEEE IDEM Technical Digest (1992) pp. 1000-1002.176Welser, "The Application of Strained Silicon/Relaxed Silicon Germanium Heterostructures to Metal-Oxide-Semiconductor Field-Effect Transistors," Ph.D. Thesis, Stanford University (1994) pp. 1-205.177Wolf et al., "Silicon Processing for the VLSI Era," vol. 1 Process Technology (1986) pp. 384-386.178Written Opinion of the International Searching Authority for PCT/US2005/033546, dated Apr. 19, 2006 (9 pages).179Wu, "Novel Etch-Stop Materials for Silicon Micromachining," Thesis Submitted to the Massachusetts Institute of Technology Department of Materials Science and Engineering on May 9, 1997, pp. 1-62.180Xie et al., "Semiconductor Surface Roughness: Dependence on Sign and Magnitude of Bulk Strain," The Physical Review Letters, vol. 73, No. 22 (Nov. 28, 1994) pp. 3006-3009.181Xie et al., "Very high mobility two-dimensional hole gas in Si/ GexSi1-x/Ge structures grown by molecular beam epitaxy," Appl. Phys. Lett., vol. 63, No. 16 (Oct. 18, 1993) pp. 2263-2264.182Xie, "SiGe Field effect transistors," Materials Science and Engineering, vol. 25 (1999) pp. 89-121.183Yamagata et al., "Bonding, Splitting and Thinning by Porous Si in ELTRAN�; SOI-Epi Wafer™," Mat. Res. Soc. Symp. Proc., vol. 681E (2001) pp. I8.2.1-I8.2.10.184Yeo et al., "Nanoscale Ultra-Thin-Body Silicon-on-Insulator P-MOSFET with a SiGe/Si Heterostructure Channel," IEEE Electron Device Letters, vol. 21, No. 4 (Apr. 2000) pp. 161-163.185Yi et al., "Si1-xGex/Si Multiple Quantum Well Wires Fabricated Using Selective Etching," Materials Research Society Symposium Proceedings, vol. 379 (1995), pp. 91-96.186Zhang et al., "Demonstration of a GaAs-Based Compliant Substrate Using Wafer Bonding and Substrate Removal Techniques," Electronic Materials and Processing Research Laboratory, Department of Electrical Engineering, University Park, PA 16802 (1998) pp. 25-28.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8471342 *Dec 9, 2011Jun 25, 2013GlobalFoundries, Inc.Integrated circuits formed on strained substrates and including relaxed buffer layers and methods for the manufacture thereofUS8673718 *Jul 9, 2012Mar 18, 2014Globalfoundries Inc.Methods of forming FinFET devices with alternative channel materialsUS8859355May 6, 2013Oct 14, 2014International Business Machines CorporationMethod to make dual material finFET on same substrateUS8889495Oct 4, 2012Nov 18, 2014International Business Machines CorporationSemiconductor alloy fin field effect transistorUS8937299Aug 14, 2013Jan 20, 2015International Business Machines CorporationIII-V finFETs on silicon substrateUS8946063 *Nov 30, 2012Feb 3, 2015International Business Machines CorporationSemiconductor device having SSOI substrate with relaxed tensile stressUS8993399 *May 17, 2013Mar 31, 2015International Business Machines CorporationFinFET structures having silicon germanium and silicon finsUS9000536 *Jun 28, 2013Apr 7, 2015Taiwan Semiconductor Manufacturing Co., Ltd.Fin field effect transistor having a highly doped regionUS9048318 *Sep 16, 2013Jun 2, 2015International Business Machines CorporationDual material finFET on same substrateUS9129889Mar 10, 2014Sep 8, 2015Semiconductor Components Industries, LlcHigh electron mobility semiconductor device and method thereforUS9136357Mar 5, 2014Sep 15, 2015International Business Machines CorporationFabrication process for mitigating external resistance and interface state density in a multigate deviceUS9209022 *Sep 5, 2014Dec 8, 2015Taiwan Semiconductor Manufacturing Company LimitedSemiconductor structure including laterally disposed layers having different crystal orientations and method of fabricating the sameUS9209172May 8, 2014Dec 8, 2015International Business Machines CorporationFinFET and fin-passive devicesUS20140151802 *Nov 30, 2012Jun 5, 2014International Business Machines CorporationSemiconductor Device Having SSOI SubstrateUS20140339643 *May 17, 2013Nov 20, 2014International Busienss Machines CorporationFinfet structures having silicon germanium and silicon finsUS20150001593 *Jun 28, 2013Jan 1, 2015Taiwan Semiconductor Manufacturing Co., Ltd.Method for Forming Multi-Gate Device with Dual ChannelUS20150102469 *Sep 5, 2014Apr 16, 2015Taiwan Semiconductor Manufacturing Company LimitedSemiconductor structure including laterally disposed layers having different crystal orientations and method of fabricating the same* Cited by examinerClassifications U.S. Classification257/329, 257/618, 257/401International ClassificationH01L29/94, H01L29/76Cooperative ClassificationH01L29/66772, H01L29/7849, H01L27/092, H01L29/66795, H01L27/1207, H01L29/785, H01L29/78681, H01L21/84, H01L21/823807, H01L27/1203, H01L21/823878, H01L29/78687European ClassificationH01L27/12B, H01L29/66M6T6F16F, H01L21/8238C, H01L21/8238U, H01L21/84, H01L29/78S, H01L29/786G2Legal EventsDateCodeEventDescriptionSep 10, 2009ASAssignmentOwner name: AMBERWAVE SYSTEMS CORPORATION, NEW HAMPSHIREFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CURRIE, MATTHEW T.;REEL/FRAME:023213/0063Effective date: 20090827Jan 13, 2010ASAssignmentOwner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,TFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AMBERWAVE SYSTEMS CORPORATION;REEL/FRAME:023775/0111Effective date: 20091122Nov 23, 2015FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services