Source: http://www.google.com/patents/US6931557?dq=6,243,373
Timestamp: 2016-10-29 00:11:11
Document Index: 370183066

Matched Legal Cases: ['application No. 10', 'Application No. 57', 'Application No. 62', 'Application No. 4', 'Application No. 8', 'Application No. 9', 'Application No. 57', 'Application No. 62', 'Application No. 4', 'Application No. 8', 'Application No. 9', 'Application No. 57', 'Application No. 62', 'Application No. 4', 'Application No. 8', 'Application No. 9', 'Application No. 123']

Patent US6931557 - Information processing apparatus, power control method and recording medium ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsAn information processing apparatus which drives a plurality of driving units according to data to be processed includes a first unit which detects a type of the data to be processed and a second unit which controls each of the plurality of driving units according to the type of the data to be processed....http://www.google.com/patents/US6931557?utm_source=gb-gplus-sharePatent US6931557 - Information processing apparatus, power control method and recording medium to control a plurality of driving units according to the type of data to be processedAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS6931557 B2Publication typeGrantApplication numberUS 09/285,879Publication dateAug 16, 2005Filing dateApr 7, 1999Priority dateJul 7, 1998Fee statusLapsedAlso published asDE19915500A1, DE19915500B4, US20030110323Publication number09285879, 285879, US 6931557 B2, US 6931557B2, US-B2-6931557, US6931557 B2, US6931557B2InventorsYoshifusa TogawaOriginal AssigneeFujitsu LimitedExport CitationBiBTeX, EndNote, RefManPatent Citations (30), Non-Patent Citations (2), Referenced by (59), Classifications (22), Legal Events (6) External Links: USPTO, USPTO Assignment, EspacenetInformation processing apparatus, power control method and recording medium to control a plurality of driving units according to the type of data to be processed
US 6931557 B2Abstract
An information processing apparatus which drives a plurality of driving units according to data to be processed includes a first unit which detects a type of the data to be processed and a second unit which controls each of the plurality of driving units according to the type of the data to be processed. Power save control information and names of devices applied to the power save control are read from a predetermined power save mode table according to the detected type of the data and a power save operation is executed for the driving units according to the power save control information.
1. An information processing apparatus which drives a plurality of driving means according to data obtained by an application program and to be processes by the application program, the information processing apparatus comprising:
a detection unit which detects type of the data obtained by the application program; and a plurality of power control units, each of which to control a corresponding one of the plurality of driving means according to said type of the data obtained by the application program, wherein the plurality of driving means is not included in the processor. 2. The information processing apparatus as claimed in claim 1, wherein said control unit controls a power source which supplies power to said plurality of driving means.
3. The information processing apparatus as claimed in claim 2, wherein each of said plurality of power control units supplies power to the corresponding one of said plurality of driving means when the corresponding one of the plurality of driving means can process said type of data obtained by the application program and stops supplying power to the corresponding one of said plurality of driving means when the corresponding one of the plurality of driving means cannot process said type of data obtained by the application program.
4. An information processing apparatus to drive a plurality of driving means according to a type of data obtained by an application program and to be processed by the application program, the information processing apparatus comprising:
a plurality of power control units, each of which to control a corresponding one of the plurality of driving means according to the type of data obtained by the application program, wherein the plurality of driving means is not included in a processor. 5. The information processing apparatus as claimed in claim 4, wherein each of said plurality of power control units controls a power source which supplies power to the corresponding one of said plurality of driving means.
6. A power control method which controls power supplied to a plurality of driving means to be supplied with data obtained by an application program and to be processed by the application program, the power control method comprising:
detecting a type of the data obtained by the application program; and controlling each of said plurality of driving means with a corresponding one of a plurality of power control means according to said type of the data obtained by the application program to be processed, wherein the plurality of driving means is not included within a processor. 7. The power control method as claimed in claim 6, wherein each of the plurality of power control means controls a power source which supplies the power to the corresponding one of said plurality of driving means.
8. The power control method as claimed in claim 7, wherein each of the plurality of power control means supplies power to the corresponding one of said plurality of driving means that can process said type of data obtained by the application program, and stops supplying power to the corresponding one of said plurality of driving means that cannot process said type of data obtained by the application program.
9. A power control method which controls power supplied to a plurality of driving means to be supplied with data obtained by an application program and to be processed by the application program, the power control method comprising:
controlling each of said plurality of driving means with a corresponding one of a plurality of power control means according to a type of data obtained by the application program, wherein the plurality of driving means is not included within a processor. 10. The power control method as claimed in claim 9, wherein each of the plurality of power control means controls a power source which supplies the power to the corresponding one of said plurality of driving means.
11. A computer readable recording medium from which a program can be read by a computer which drives a plurality of driving means according to data obtained by an application program and to be processed by the application program, the computer readable recording medium comprising:
the program comprising: a detection procedure for detecting a type of the data obtained by the application program; and a control procedure for controlling each of said plurality of driving means with a corresponding one of a plurality of power control means according to said type of the data obtained by the application program, wherein the plurality of driving means is not included within a processor. 12. The computer readable recording medium as claimed in claim 11, wherein each of the plurality of power control means controls a power source which supplies power to the corresponding one of said plurality of driving means.
13. The computer readable recording medium as claimed in claim 11, wherein each of the plurality of power control means supplies power to the corresponding one of said plurality of driving means that can process said type of data obtained by the application program and stops supplying the power to the corresponding one of said plurality of driving means which can not process said type of data obtained by the application program.
14. The computer readable recording medium from which a program can be read by a computer which drives a plurality of driving means according to a type of data obtained by an application program and to be processed by the application program, the computer readable recording medium comprising:
the program comprising: a control procedure for controlling each of said plurality of driving means with a corresponding one of a plurality of power control means according to the type of data obtained by the application program, wherein the plurality of driving means is not included within a processor. 15. The computer readable recording medium as claimed in claim 14 wherein each of the plurality of power control means controls a power source which supplies power to the corresponding one of said plurality of driving means.
16. The computer readable recording medium as claimed in claim 14, wherein each of the plurality of power control means supplies power to the corresponding one of said plurality of driving means that can process said type of data obtained by the application program and stops supplying the power to the corresponding one of said plurality of driving means which cannot process said type of data obtained by the application program.
17. An information processing apparatus to drive a plurality of driving units according to data obtained by an application program and to be processed by the application program, comprising:
a detection unit to detect a type of the data obtained by the application program; and a plurality of power control units, each of which to control a corresponding one of the plurality of driving units according to the type of the data obtained by the application program, wherein the plurality of driving units is not included in a processor. 18. The information processing apparatus of claim 17, wherein each of the plurality of power control units controls a power source which supplies power to the corresponding one of the plurality of driving units.
19. The information processing apparatus of claim 18, wherein each of the plurality of power control units supplies power to the corresponding one of the plurality of driving units when the corresponding one of the plurality of driving units can process the type of data obtained by the application program, and wherein each of the plurality of power control units stops supplying power to the corresponding one of the plurality of driving units when the corresponding one of the plurality of driving units cannot process the type of data obtained by the application program.
20. An information processing apparatus to drive a plurality of driving units according to a type of data obtained by an application program and to be processed by the application, comprising;
a plurality of power control units, each of which to control a corresponding one of the plurality of driving units according to the type of data obtained by the application program, wherein the plurality of driving units is not included in a processor. 21. The information processing apparatus of claim 20, wherein each of said plurality of power control units controls a power source which supplies power to the corresponding one of said plurality of driving units.
22. A power control method to control power supplied to a plurality of driving units to be supplied with data obtained by an application program and to be processed by the application program, comprising:
detecting a type of the data obtained by the application program to be processed; and controlling each of the plurality of driving units with a corresponding one of a plurality of power control units according to the type of the data obtained by the application program, wherein the plurality of driving units is not included within a processor. 23. The power control method of claim 22, wherein each of the plurality of power control units controls a power source that supplies the power to the corresponding one of the plurality of driving units.
24. The power control method of claim 23 wherein each of the plurality of power control units supplies power to the corresponding one of the plurality of driving units that can process the type of data obtained by the application program, and stops a supply of power to the corresponding one of the plurality of driving units that cannot process the type of data obtained by the application program.
25. A power control method to control power supplied to a plurality of driving units to be supplied with data obtained by an application program and to be processed by the application program, comprising:
controlling each of the plurality of driving units with a corresponding one of a plurality of power control units according a type of data obtained by the application program, wherein the plurality of driving units is not included within a processor. 26. The power control method of claim 25, wherein each of the plurality of power control units controls a power source that supplies the power to the corresponding one of the plurality of driving units.
27. A computer readable recording medium from which a program can be read by a computer to drive a plurality of driving units according to data obtained by an application program and to be processed by the application program, comprising:
detecting a type of the data obtained by the application program; and controlling each of the plurality of driving units with a corresponding one of a plurality of power control units according to the type of the data obtained by the application program, wherein the plurality of driving units is not included within a processor. 28. The computer readable recording medium of claim 27, wherein each of the plurality of power control units controls a power source that supplies power to the corresponding one of the plurality of driving units.
29. The computer readable recording medium of claim 27, wherein each of the plurality of power control units supplies power to the corresponding one of the plurality of driving units that can process said type of data obtained by the application program, and stops a supply of power to the corresponding one of the plurality of driving units that cannot process said type of data obtained by the application program.
30. A computer readable recording medium from which a program can be read by a computer to drive a plurality of driving units according to a type of data obtained by an application program and to be processed by the application, comprising:
controlling each of the plurality of driving units with a corresponding one of a plurality of power control units according to the type of data obtained by the application program, wherein the plurality of driving units is not included within a processor. 31. The computer readable recording medium of claim 30, wherein each of the plurality of power control units controls a power source that supplies power to the corresponding one of the plurality of driving units.
32. The computer readable recording medium of claim 30, wherein each of the plurality of power control units supplies power to the corresponding one of the plurality of driving units that can process said type of data obtained by the application program, and stops a supply of power to the corresponding one of the plurality of driving units that cannot process the type of data obtained by the application program.
33. An information processing apparatus to drive a plurality of units according to data to be processed, comprising:
a detection unit to detect a type of the data to be processed; a plurality of power control units, each of which to control a corresponding one of the plurality of driving units according to the type of the data to be processed; and a storage unit which stores the data to be processed and application software distinct from the data to be processed, wherein the plurality of driving units is not included in a processor, and wherein the information processing apparatus reads the application software and the data to be processed substantially simultaneously, and executes the application software while driving the driving units. 34. An information processing apparatus to drive a plurality of driving units according to data to be processed, comprising:
a storage unit which stores a plurality of types of data, the types of data correlated with at least one of the driving units in a power saving mode table stored by the storage unit; a processor which detects one of the types of data correlated with the one of the driving units; and a plurality of power control units, at least one of which controls the one of the driving units according to the detected one of the types of data read from the power saving mode table. 35. The information processing apparatus according to claim 39, further comprising:
a registration unit which registers information of the one of the driving devices which is shut down when the one of the types of data is detected in the power saving mode table. 36. The information processing apparatus according to claim 39, wherein the power saving mode table includes at least one of a name of the driving unit and an identification number of the driving unit.
37. The information processing apparatus according to claim 39, further comprising:
an application software stored in the storage unit, wherein the processor reads the power saving mode table and the application software from the storage device substantially simultaneously, and wherein the processor executes the application software while the power control units control the driving units.
The present application is based on Japanese priority application No. 10-192009 filed on Jul. 7, 1998, the entire contents of which are thereby incorporated by reference.
The present invention generally relates to information processing apparatuses, power control methods and recording media, and more particularly to an information processing apparatus which drives a plurality of processing units according to different types of files, a power control method therefor and a recording medium used therewith.
In recent years, information processing apparatuses have become small sized and portable because they can operate using batteries. Maximum reduction of dissipation power is needed for these apparatuses. On the other hand, multimedia devices have progressed, such that data which is processed in the information processing apparatuses now consist of a plurality of types of data such as moving pictures, sound and still pictures. It is necessary to activate a graphics board to display the moving pictures and still pictures and to activate a sound board to play back the sound data. However, only the sound board needs to be activated when the sound data is played back, but the moving pictures and still pictures are not displayed. In this case, if both the sound board and the graphics board are activated together, the power efficiency degrades because power which is supplied to the graphics board is wasted. Accordingly, it is desired to raise the power efficiency.
Conventionally, personal computers use power save functions which become active if an access to the personal computers does not occur or each of processing units spontaneously moves into a suspend mode. Japanese Laid-Open Patent Application No. 57-104992, Japanese Laid-Open Patent Application No. 62-34218, Japanese Laid-Open Patent Application No. 4-364266, Japanese Laid-Open Patent Application No. 8-307783 and Japanese Laid-Open Patent Application No. 9-163043 disclose examples of methods to achieve a high power efficiency for electrical apparatuses.
Japanese Laid-Open Patent Application No. 57-104992 discloses a power save control method. In the method, a first mode or a second mode is detected. When the second mode is detected, power which is supplied in the first mode is shut down. Therefore, the first mode becomes inactive when the second mode is active.
Japanese Laid-Open Patent Application No. 62-34218 discloses an electrical apparatus of which operators can decide whether to execute a power save operation.
Japanese Laid-Open Patent Application No. 4-364266 discloses a power save apparatus for a sound circuit to shut down the sound circuit according to a result of detection of whether a CD is a CD-ROM or a musical CD based on TOC (Table of Contents) information.
Japanese Laid-Open Patent Application No. 8-307783 discloses a television apparatus which is equipped with a CD player. The television apparatus detects whether a CD is in place in the CD player. If the CD is in place in the CD player, the television apparatus detects a type of the CD. Then, the television apparatus controls the CD player according to the presence of the CD in it and drives necessary circuits according to the type of the CD.
Japanese Laid-Open Patent Application No. 9-163043 discloses a copy system, to which sub-controllers for expansion may or may not be connected, which copy system enables an optimum power save control. However, the copy system does not execute the power save control if the sub-controllers for expansion are not connected.
The method disclosed in Japanese Laid-Open Patent Application No. 57-104992 only executes the power save control according to the mode. Therefore, the method does not achieve a precise power save control according to a type of data or for each of the processing units.
In the method disclosed in Japanese Laid-Open Patent Application No. 62-34218, each of the processing units which is not used must be manually shut down. As users don't usually shut down the processing units, power is not saved.
The apparatus disclosed in Japanese Laid-Open Patent Application No. 4-364266 executes a power save control according to the TOC information of each medium when a CD-ROM is inserted and its TOC information is read. Therefore, it does not achieve the precise power save control.
The apparatus disclosed in Japanese Laid-Open Patent Application No. 8-307783 controls circuits according to whether a CD is inserted in it and the type of CD when the CD is inserted. It does not execute the precise power save control according to information recorded on the CD or for each processing unit which is driven.
The copy system disclosed in Japanese Laid-Open Patent Application No. 9-163043 only executes the power save control when the sub-controllers for expansion are connected. Therefore, it does not achieve the precise power save control according to the type of data or for each of the processing units.
It is a general object of the present invention to provide information processing apparatuses, power control methods and recording medium in which the above disadvantages are eliminated.
A more specific object of the present invention is to provide information processing apparatuses, power control methods and recording medium which achieve the precise power save control.
The above objects of the present invention are achieved by an apparatus which drives a plurality of driving units according to data to be processed. The information processing apparatus includes a detection unit which detects type of the data to be processed and a control unit which controls each of the plurality of driving units according to the type of the data to be processed.
The above objects of the present invention are achieved by an apparatus which drives a plurality of driving units according to data to be processed. The information processing apparatus includes a control unit which controls each of the plurality of driving units according to control data added to the data to be processed.
The above objects of the present invention are achieved by a method which controls power supplied to a plurality of driving units to be supplied with data to be processed. The power control method includes the steps of (a)detecting a type of the data to be processed and (b)controlling each of the plurality of driving units according to said type of the data to be processed.
The above objects of the present invention are achieved by a method which controls power supplied to a plurality of driving units to be supplied with data to be processed. The power control method includes a step for controlling each of the plurality of driving units according to control data added to the data to be processed.
The above objects of the present invention are also achieved by a computer readable recording medium from which a program can be read by a computer that drives a plurality of driving units according to data to be processed. The computer readable recording medium includes the program which has a detection procedure for detecting a type of the data to be processed and a control procedure for controlling each of the plurality of driving units according to the type of the data to be processed.
The above objects of the present invention are also achieved by a computer readable recording medium from which a program can be read by a computer that drives a plurality of driving units according to data to be processed. The computer readable recording medium includes the program which has a control procedure for controlling each of the plurality of driving units according to control data added to the data to be processed.
The above objects of the present invention are also achieved by a computer readable recording medium which includes data that has driving data to be supplied to driving units and control data used to control other driving units.
According to this invention, the types of the data are detected and if the data can not be processed by the driving units, the driving units can be stopped. Consequently, the driving units which are not used are automatically stopped, so that dissipation power can be reduced.
According to this invention, the types of the data are detected and if the data can not be processed by the driving units, the driving units are not supplied with the power. Consequently, the driving units which are not used are automatically stopped, so that the dissipation power can be reduced.
Further, according to this invention, the driving units are controlled by the control data which are added to the data. Consequently, the driving units which are not used are automatically stopped, so that the dissipation power can be reduced.
According to this invention, the driving units are selected according to the control data used to control the driving units. The driving units which are not used are not supplied with the power. Consequently, the driving units which are not used are automatically stopped, so that the dissipation power can be reduced.
FIG. 2 is a block diagram of a hard disc drive controller according to the first embodiment of the present invention;
FIG. 3 is a block diagram of a floppy disc drive controller according to the first embodiment of the present invention;
FIG. 4 is a block diagram of a sound board controller according to the first embodiment of the present invention;
FIG. 5 is a block diagram of a graphics board controller according to the first embodiment of the present invention;
FIG. 6 is a flowchart for registering a power save mode according to the first embodiment of the present invention;
FIG. 7 is a data structure of a power save mode table according to the first embodiment of the present invention;
FIG. 8 is a flowchart of a power save control in a CPU according to the first embodiment of the present invention;
FIG. 9 is another example of a data structure of a register for the power save mode table according to the first embodiment of the present invention; and
FIG. 10 is a flowchart of a power save control in the CPU according to a second embodiment of the present invention;
FIG. 11 is a structure of data processed by the CPU according to the second embodiment of the present invention.
FIG. 1 is a block diagram of a first embodiment of the present invention. An information processing apparatus 100 of this embodiment is mainly made up of a CPU 101, a memory 102, a ROM 103, a hard disc drive 104, a hard disc drive controller 105, a floppy disc drive 106, a floppy disc drive controller 107, a CD-ROM drive 108, a sound board 109, a speaker 110, a sound board controller 111, a graphics board 112, a display device 113, a graphics board controller 114 and a bus 115.
The CPU 101 processes data by desired programs. The memory 102 stores the program and the data. The ROM 103 stores an OS to boot up the information processing apparatus 100.
The hard disc drive 104 mainly include a main body of the hard disc drive 116 and a hard disc drive control board 117. The main body of the hard disc drive 116 has hard discs 118 in it and magnetically stores and retrieves the data on the hard discs. The hard disc drive control board 117 controls the main body of the hard disc drive 116 in response to commands from the bus 115.
The hard disc drive controller 105, which is connected between the hard disc drive 104 and the bus 115, controls the hard disc drive 104 in response to the data processed by the CPU 101.
The floppy disc drive 106 is mainly composed of a main body of the floppy disc drive 119 and a floppy disc drive control board 120. The main body of the floppy disc drive 119, into which a floppy disc 121 is inserted, magnetically stores and retrieves the data on the floppy discs. The floppy disc drive control board 120, which is connected between the main body of the floppy disc drive 119 and the floppy disc drive controller 107, controls the main body of the floppy disc drive 119 in response to the commands from the bus 115.
The floppy disc drive controller 107, which is connected between the floppy disc drive 106 and the bus 115, controls the floppy disc drive 106 in response to the data processed by the CPU 101.
The CD-ROM drive 108, into which a CD-ROM disc 122 is inserted, reads recorded data on the CD-ROM disc in response to the commands from the bus 115 and supplies the data to the bus 115.
The sound board 109 converts sound data into analog sound signals, amplifies them and supplies them to the speaker 110. The speaker 110 converts the analog sound signals into sounds.
The sound board controller 111, which is connected between the sound board 109 and the bus 115, controls the sound board 109 in response to the data processed by the CPU 101.
The graphics board 112 converts the data from the bus 115 into signals which can be displayed on the display device 113, e.g., RGB signals, and supplies them to the display device 113. The display device 113 displays pictures according to the signals from the graphics board 112.
The graphics board controller 114, which is connected between the graphics board 112 and the bus 115, controls the graphics board 112 in response to the data processed by the CPU 101.
The CPU 101, the memory 102, the ROM 103, the hard disc drive 104 through the hard disc drive controller 105, the floppy disc drive 106 through the floppy disc drive controller 107, the sound board 109 through the sound board controller 111 and the graphics board 112 through the graphics board controller 114 are attached to the bus 115. The commands and the data are exchanged among these components through the bus 115.
FIG. 2 shows a block diagram of the hard disc drive controller 105 according to the first embodiment of the present invention. The hard disc drive controller 105 mainly has a gate 123, an OR gate 124, switches 125, 126, and a register 127.
The gate 123 is connected to the bus 115, a voltage source 130 and the hard disc drive control board 117. The voltage source 130 converts an input power source Vin into a voltage source for the CPU 101, the memory 102, and so on.
The gate 123 controls the status of connection among the bus 115, the voltage source 130 and the hard disc drive control board 117 based on an output signal of the OR gate 124.
The OR gate 124 receives a power on/off flag 128 and a suspend/resume flag 129 from the register 127 and outputs a logical add value. The register 127 is connected to the CPU 101 and holds values in the power on/off flag 128 and the suspend/resume flag 129 in response to commands from the CPU 101.
The switch 125 is connected to the input power source Vin, a voltage source of the hard disc drive 131 and the switch 126. The voltage source of the hard disc drive 131 converts the input power source Vin into a voltage source for the hard disc drive 104. The switch 125 changes its state between on and off according to the power on/off flag 128 in the register 127 and controls supply of the input voltage Vin to both the voltage source of the hard disc drive 131 and the switch 126.
The switch 126 is connected to the switch 125 and the main body of the hard disc drive 116 and controls supply of the voltage Vin to motors in the main body of the hard disc drive 116. The switch 126 changes its state between on and off according to the suspend/resume flag 129 in the register 127 and controls supply of the input voltage Vin to the main body of the hard disc drive 116.
The CPU 101 detects a type of the data of a file with a method described later and writes the values to both the power on/off flag 128 and the suspend/resume flag 129 in the register 127 according to the detected type of the data of the file.
The hard disc drive controller 105 turns the switch 125 on when the power on/off flag 128 in the register 127 is “1” (one). When the switch 125 turns on, power is supplied to both the switch 126 and the voltage source of the hard disc drive 131. Then, if the switch 126 is on, power is supplied to the main body of the hard disc drive 116 and consequently a spindle motor is driven.
Then, if the switch 126 is on, the data can be stored on or retrieved from the hard discs 118. When the power on/off flag 128 in the register 127 is “1” (one), the gate 123 turns on and power is supplied to the hard disc control board 117. As a result, the hard disc control board 117 is connected to the bus 115, so that commands from the bus 115 may be for processed.
If the power on/off flag 128 in the register 127 is “0” (zero), the hard disc drive controller 105 turns the switch 125 off and stops supplying the power to both the switch 126 and the voltage source of the hard disc drive 131.
If the power on/off flag 128 in the register 127 is “0” (zero), the gate 123 turns off, so that the hard disc drive control board 117 is disconnected from both the power and the bus 115.
As explained above, if the power on/off flag 128 in the register 127 is “0” (zero), the hard disc drive 104 completely stops.
The hard disc drive controller 105 turns the switch 126 on when the suspend/resume flag 129 in the register 127 is “1” (one). If the switch 125 is on, the power is supplied to the main body of the hard disc drive 116 and therefore the spindle motor is driven.
When the suspend/resume flag 129 in the register 127 is “1” (one), the gate 123 turns on and the power is supplied to the hard disc control board 117. As a result, the hard disc control board 117 is connected to the bus 115, so that commands from the bus 115 may be processed.
If the suspend/resume flag 129 in the register 127 is “0” (zero), the hard disc drive controller 105 turns the switch 126 off and stops the spindle motor in the main body of the hard disc drive 116.
If the suspend/resume flag 129 in the register 127 is “0” (zero), the gate 123 turns off, so that the hard disc drive control board 117 is disconnected from the power and the bus 115.
As explained above, if the suspend/resume flag 129 in the register 127 is “0” (zero), while the power on/off flag 128 is “1” (one), the power is only supplied to the voltage source of the hard disc drive 131 in the hard disc drive 104. Therefore, only the circuits supplied with the power by the voltage source of the hard disc drive 131 are operational.
Next, the floppy disc drive controller 107 will be explained. FIG. 3 shows a block diagram of the floppy disc drive controller according to the first embodiment of the present invention. The floppy disc drive controller 107 is mainly made up of a gate 132, an OR gate 133, switches 134, 135, and a register 136.
The gate 132 is connected to the bus 115, the voltage source 130 and the floppy disc drive control board 120. The voltage source 130 converts the input power source Vin into a voltage source for the CPU 101, the memory 102, and so on.
The gate 132 controls the status of connection among the bus 115, the voltage source 130 and the floppy disc drive control board 120 based on an output signal of the OR gate 133.
The OR gate 133 receives a power on/off flag 137 and a suspend/resume flag 138 from the register 136 and outputs the logical add value. The register 136 is connected to the CPU 101 and holds values in the power on/off flag 137 and the suspend/resume flag 138 in response to commands from the CPU 101.
The switch 134 is connected to the input power source Vin, a voltage source of the floppy disc drive 139 and the switch 135. The voltage source of the floppy disc drive 139 converts the input power source Vin into a voltage source for the floppy disc drive 106. The switch 134 changes its state between on and off according to the power on/off flag 137 in the register 136 and controls supply of the input voltage Vin to both the voltage source of the floppy disc drive 139 and the switch 135.
The switch 135 is connected to the switch 134 and the main body of the floppy disc drive 119 and controls supply of the voltage Vin to motors in the main body of the floppy disc drive 119. The switch 135 changes its state between on and off according to the suspend/resume flag 138 in the register 136 and controls supply of the input voltage Vin to the main body of the floppy disc drive 119.
The CPU 101 detects the type of the data of the file with the method described later and writes the values to both the power on/off flag 137 and the suspend/resume flag 138 in the register 136 according to the type of the data of the file.
The floppy disc drive controller 107 turns the switch 134 on when the power on/off flag 137 in the register 136 is “1” (one). When the switch 134 turns on, the power is supplied to both the switch 135 and the voltage source of the floppy disc drive 139. Then, if the switch 135 is on, the power is supplied to the main body of the floppy disc drive 119 and a spindle motor is driven.
Then, if the switch 135 is on, the data can be stored on and retrieved from the floppy discs 121. When the power on/off flag 137 in the register 136 is “1” (one), the gate 132 turns on and the power is supplied to the floppy disc control board 120. As a result, the floppy disc control board 120 is connected to the bus 115, so that commands from the bus 115 may be processed.
If the power on/off flag 137 in the register 136 is “0” (zero), the floppy disc drive controller 107 turns the switch 134 off and stops supplying the power to both the switch 135 and the voltage source of the floppy disc drive 139.
If the power on/off flag 137 in the register 136 is “0” (zero), the gate 132 turns off, so that the floppy disc drive control board 120 is disconnected from both the power and the bus 115.
As explained above, if the power on/off flag 137 in the register 136 is “0” (zero), the floppy disc drive 106 completely stops.
The floppy disc drive controller 107 turns the switch 135 on when the suspend/resume flag 138 in the register 136 is “1” (one). If both the switches 134 and 135 are on, the power is supplied to the main body of the floppy disc drive 119 and therefore the spindle motor is driven.
When the suspend/resume flag 138 in the register 136 is “1” (one), the gate 132 turns on and the power is supplied to the floppy disc control board 120. As a result, the floppy disc control board 120 is connected to the bus 115, so that commands from the bus 115 may be processed.
If the suspend/resume flag 138 in the register 136 is “0” (zero), the floppy disc drive controller 107 turns the switch 135 off and stops the spindle motor in the main body of the floppy disc drive 119.
If the suspend/resume flag 138 in the register 136 is “0” (zero), the gate 132 turns off, so that the floppy disc drive control board 120 is disconnected from the power and the bus 115.
As explained above, if the suspend/resume flag 138 in the register 136 is “0” (zero) while the power on/off flag 137 is “1” (one), the power is only supplied to the voltage source of the floppy disc drive 139 in the floppy disc drive 106. Therefore, only the circuits supplied with the power by the voltage source of the floppy disc drive 139 are operational.
Next, the sound board controller 111 will be explained. FIG. 4 shows a block diagram of the sound board controller according to the first embodiment of the present invention. The sound board controller 111 mainly includes a gate 140, an OR gate 141 and a register 142. The gate 140 is connected to the bus 115, the voltage source 130 and the sound board 109. The gate 140 controls the status of connection among the bus 115, the voltage source 130 and the sound board 109 based on an output signal of the OR gate 141.
The OR gate 141 receives a power on/off flag 143 and a suspend/resume flag 144 from the register 142 and outputs the logical add value. The register 142 is connected to the CPU 101 and holds values in the power on/off flag 143 and the suspend/resume flag 144 in response to commands from the CPU 101.
The CPU 101 detects the type of the data of the file with the method described later and writes the values to the power on/off flag 143 and the suspend/resume flag 144 in the register 142 according to the type of the data of the file.
The sound board controller 111 turns the gate 140 on when the power on/off flag 143 in the register 142 is “1” (one). If the gate 140 turns on, the sound board 109 is connected to both the voltage source 130 and the bus 115. The sound board 109 converts sound data into the analog sound signals and supplies them to the speaker 110. The speaker 110 converts analog sound signals into sounds.
If the power on/off flag 143 in the register 142 is “0” (zero), the gate 140 turns off, so that the sound board 109 is disconnected from both the voltage source 130 and the bus 115. Therefore, the sound board 109 completely stops.
If the suspend/resume flag 144 in the register 142 is “1” (one), the sound board controller 111 turns on the gate 140, so that the sound board 109 is connected to both the voltage source 130 and the bus 115. Therefore, the sound board 109 is operational and drives the speaker 110 according to the data from the bus 115. The speaker 110 converts the analog sound signals into sounds.
If the suspend/resume flag 144 in the register 142 is “0” (zero), the gate 140 turns off, so that the sound board 109 is disconnected from both the voltage source 130 and the bus 115. Therefore, the sound board 109 completely stops.
Next, the graphics board controller 114 will be explained. FIG. 5 shows a block diagram of the graphics board controller according to the first embodiment of the present invention.
The graphics board controller 114 includes a gate 145, an OR gate 146, a switch 147 and a register 148. The gate 145 is connected to the bus 115, the voltage source 130 and the graphics board 112. The gate 145 controls the status of connection among the bus 115, the voltage source 130 and the graphics board 112 based on an output signal of the OR gate 146.
The OR gate 146 receives a power on/off flag 149 and a suspend/resume flag 150 from the register 148 and outputs the logical add value of the power on/off flag 149 and the suspend/resume flag 150 from the register 148.
The switch 147 is connected to the input power source Vin and a voltage source of the display device 151. The switch 147 controls supply of the input voltage Vin to the voltage source of the display device 151 according to the power on/off flag 149 in the register 148.
The voltage source of the display device 151 converts the input power source Vin, which is supplied through the switch 147, into a voltage for the display device 113 and supplies the voltage to the display device 113.
The register 148 is connected to the CPU 101. Values are written in the power on/off flag 149 and the suspend/resume flag 150 in the register 148 in response to commands from the CPU 101.
The CPU 101 detects the type of the data of the file with the method described later and writes the values to the power on/off flag 149 and the suspend/resume flag 150 in the register 148 according to the type of the data of the file.
The graphics board controller 114 turns the switch 147 on when the power on/off flag 149 in the register 148 is “1” (one). If the switch 147 turns on, the input power source Vin is supplied to the voltage source of the display device 151. Then, the voltage source of the display device 151 supplies power to the display device 113, so that the display device 113 can display pictures.
When the power on/off flag 149 in the register 148 is “1” (one), the gate 145 turns on, so that the graphics board 112 is connected to both the voltage source 130 and the bus 115. The graphics board 112 drives the display device 113 to display the pictures on the display device 113 according to the display data from the bus 115.
The switch 147 turns off if the power on/off flag 149 in the register 148 is “0” (zero). If the switch 147 turns off, the input power source Vin does not supply the power to the voltage source of the display device 151, so that the power for the display device 113 is not generated and the display device 113 turns off.
If the power on/off flag 149 in the register 148 is “0” (zero), the gate 145 turns off, so that the graphics board 112 is disconnected from both the voltage source 130 and the bus 115. As a result, the graphics board 112 stops.
The graphics controller 114 turns the gate 145 on when the suspend/resume flag 150 in the register 148 is “1” (one). If the gate 145 turns on, the graphics board 112 is connected to both the voltage source 130 and the bus 115. Therefore, the graphics board becomes operational. The graphics board 112 drives the display device 113 to display the pictures on the display device 113 according to the display data from the bus 115.
If the suspend/resume flag 150 in the register 148 is “0” (zero), the gate 145 turns off, so that the graphics board 112 is disconnected from the voltage source 130 and the bus 115. Therefore, the graphics board 112 stops.
Next, the operation of the CPU 101 will be explained. FIG. 6 shows a flowchart to register a power save mode according to the first embodiment of the present invention. At the first step S1-1, a procedure to register the power save mode is selected in the CPU 101. Then, at the second step S1-2, types of data are defined. Next, for each predefined type of data, information on devices in which to shut the power down or to enter into the suspend mode when the predefined type of data is detected is registered. The information which is to be registered include names of the devices, the type of power save mode, such as power on/off or suspend/resume, and so on.
Next, the registered information in the step S1-2 is written in a power save mode table. The power save mode table is assigned in the memory 102.
FIG. 7 shows the data structure of the power save mode table according to the first embodiment of the present invention. The names of the devices and their power save information, which shows what kind of power save control is to be performed, such as power on/off or suspend/resume, in each type of data such as MPEG, MIDI and so on, are registered in the power save mode table.
The CPU 101 detects the type of data and determines the kind of power save control to be done by referring to the power save mode table. Then, the CPU 101 executes the power save control by controlling each of the board controllers according to the determined power save control mode described above.
FIG. 8 shows a flowchart of the power save control in the CPU 101 according to the first embodiment of the present invention.
The CPU 101 reads data from the CD-ROM 122 which is inserted in the CD-ROM drive 108 according to the desired application program. At the same time, the CPU 101 executes the power save control in parallel with the execution of the application program.
The CPU 101 starts the execution of the power save control when the data is read from the CD-ROM 122 according to the application program (S2-1). Next, the CPU 101 detects the type of the data (S2-2). Then, the CPU 101 reads the power save information from the predetermined power save mode table according to the type of the data detected in step S2-2, the power save information including such as the names of the devices and the power save mode to be applied to the devices, i.e., the power on/off mode or the suspend/resume mode (S2-3).
The power save information which is read in step S2-3 is written to each of the registers 127, 136, 142, 148 in each of the board controllers 105, 107, 111, 114 according to the names of the devices which are also read from the power save mode table. Each of the board controllers 105, 107, 111, 114 executes the power save control, such as the power on/off mode or the suspend/resume mode, based on the power save information stored in each of the registers 127, 136, 142, 148 (S2-4).
Steps from S2-1 to S2-4 described above are repeated until the CPU 101 halts the execution of the application program when the end of the application program is detected.
It is possible that users can freely select the boards for which the power save control will be applied by writing the information in the power save mode table shown in FIG. 7 according to the types of the data with the procedure shown in FIG. 6.
It is possible to collect all the separate registers 127, 136, 142, 148, which are associated with each of the board controllers 105, 107, 111, 114 in the first embodiment, into one register.
FIG. 9 is another example of the data structure of the register for the power save mode table according to the first embodiment of the present invention. FIG. 9(A) shows the construction of the register and FIG. 9(B) shows the data structure of the power save information in each element of the register.
A register 160 has of memory areas from 161-1 to 161-n which store the power save information for each device. Each of the memory areas 161-1 to 161-n stores the device name or identification number information 162 a and the power save information 162 b applied to the corresponding device. Each of the board controllers 105, 107, 111, 114 is controlled during its power save operation with the corresponding power save information held in the register 160.
In this embodiment, the power save control is executed according to the power save mode table. However, the power save control may be executed according to predetermined power save information associated with the data which is used in the application program.
FIG. 10 shows a flowchart of the power save control in the CPU according to a second embodiment of the present invention. Explanation of the structure is omitted because it is the same structure as shown in FIG. 1 to FIG. 6.
The CPU 101 reads the data from the CD-ROM 122 which is inserted in the CD-ROM drive 108 according to the application program. At the same time, the CPU 101 executes the power save control in parallel with the execution of the application program.
The CPU 101 starts the execution of the power save control when the data is read from the CD-ROM 122 according to the application program (S3-1). Next, the CPU 101 detects the power save information prerecorded on the CD-ROM 122 just before the data which is used in the application program (S3-2).
The power save information prerecorded just before the data is explained below.
FIG. 11 shows the structure of the data processed by the CPU according to the second embodiment of the present invention. FIG. 11(A) shows the structure of the data 170 which is recorded in the CD-ROM 122 and FIG. 11(B) shows the structure of the power save information 172. In this embodiment, the power save information 172 is prerecorded just before the main data 171 in the data 170. The power save information 172 shows the devices which do not use the main data 171.
The power save information 172 includes a flag 173, information to designate the devices 174 and the power save control information 175. If the flag 173 is off, the power save control is executed for the devices which are designated by the information to designate the devices 174 according to the power save control information 175. On the other hand, if the flag 173 is on, the power save control is executed for other devices which are not designated by the information to designate the devices 174 according to the power save control information 175. Thus, the information to designate the devices 174 designates the devices to execute the power save control according to the power save control information 175 when the flag 173 is off. The power save control information 175 shows the kinds of the power save control operations which are to be executed, such as power on/off control or suspend/resume control.
Next, the explanation of the flowchart of FIG. 10 will be continued.
When the power save information 172 is detected in step S3-2, the CPU 101 writes the power save control information 175 in each of the registers 127, 136, 142, 148 in each of the board controllers 105, 107, 111, 114 according to the information to designate the devices 174 (S3-3). Then, each of the board controllers 105, 107, 111, 114 executes the power save operation according to the power save control information 175 written in each of the registers 127, 136, 142, 148 (S3-4).
Step from S3-1 to S3-4 described above are repeated until the CPU 101 halts the execution of the application program when the end of the application program is detected.
This embodiment enables automatic execution of the power save control for each board according to the power save information recorded on the recording media.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5167024 *Mar 5, 1992Nov 24, 1992Apple Computer, Inc.Power management for a laptop computer with slow and sleep modesUS5452401 *Mar 31, 1992Sep 19, 1995Seiko Epson CorporationSelective power-down for high performance CPU/systemUS5537650 *Dec 14, 1992Jul 16, 1996International Business Machines CorporationMethod and apparatus for power management in video subsystemsUS5659763 *Nov 18, 1996Aug 19, 1997Mitsubishi Denki Kabushiki KaishaApparatus and method for reducing power consumption by peripheral devices by controlling the interconnection of power suppliesUS5666537 *Aug 12, 1994Sep 9, 1997Intel CorporationPower down scheme for idle processor componentsUS5692204 *Jun 19, 1996Nov 25, 1997International Business Machines CorporationMethod and apparatus for computer system power managementUS5719800 *Jun 30, 1995Feb 17, 1998Intel CorporationPerformance throttling to reduce IC power consumptionUS5737616 *May 15, 1996Apr 7, 1998Nec CorporationPower supply circuit with power saving capabilityUS5752050 *Oct 4, 1994May 12, 1998Intel CorporationMethod and apparatus for managing power consumption of external devices for personal computers using a power management coordinatorUS5754869 *Jan 27, 1997May 19, 1998Intel CorporationMethod and apparatus for managing power consumption of the CPU and on-board system devices of personal computersUS5790877 *Jul 3, 1996Aug 4, 1998Hitachi, Ltd.Method for controlling a processor for power-saving in a computer for executing a program, compiler medium and processor systemUS5815724 *Mar 29, 1996Sep 29, 1998Intel CorporationMethod and apparatus for controlling power consumption in a microprocessorUS5828568 *Sep 18, 1997Oct 27, 1998Canon Kabushiki KaishaInformation processing apparatus, processing method thereof, and power supply control method thereforUS5832280 *Oct 5, 1995Nov 3, 1998International Business Machines CorporationMethod and system in a data processing system for interfacing an operating system with a power management controller.US5954820 *Sep 26, 1997Sep 21, 1999International Business Machines CorporationPortable computer with adaptive demand-driven power managementUS5996083 *Aug 11, 1995Nov 30, 1999Hewlett-Packard CompanyMicroprocessor having software controllable power consumptionUS6092209 *Jan 19, 1998Jul 18, 2000Intel CorporationMethod and apparatus for managing power consumption of peripheral devices of personal computersUS6098175 *Feb 24, 1998Aug 1, 2000Smartpower CorporationEnergy-conserving power-supply systemUS6115823 *Aug 18, 1999Sep 5, 2000Amphus, Inc.System and method for task performance based dynamic distributed power management in a computer system and design method thereforUS6219796 *Dec 15, 1998Apr 17, 2001Texas Instruments IncorporatedPower reduction for processors by software control of functional unitsUS6282667 *Oct 17, 1997Aug 28, 2001Kabushiki Kaisha ToshibaMethod and apparatus for selectively powering circuitry within a sound device to perform selected sound functionsUS6307281 *Aug 24, 1999Oct 23, 2001Texas Instruments IncorporatedSystem and method for reducing power dissipation in a circuitDE19530095A1Aug 16, 1995Feb 20, 1997Martin EngwichtAccess monitoring for software, data carriersJPH04364266A Title not availableJPH08307783A Title not availableJPH09163043A Title not availableJPH11167439A * Title not availableJPS599729A * Title not availableJPS6234218A Title not availableJPS57104992A Title not available* Cited by examinerNon-Patent CitationsReference1IBM Technical Disclosure Bulletin, vol. 33, No. 11, Apr. 1991, pp. 378 and 379.2Office Action cited by German Patent Office in German Patent Application No. 123PAT393-DE, mailed: Aug. 29, 2003.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS7146514 *Jul 23, 2003Dec 5, 2006Intel CorporationDetermining target operating frequencies for a multiprocessor systemUS7313713 *Aug 20, 2004Dec 25, 2007Agere Systems Inc.Sequential/combinational logic transistor segregation for standby power and performance optimizationUS7315965Feb 4, 2004Jan 1, 2008Network Appliance, Inc.Method and system for storing data using a continuous data protection systemUS7325159Feb 4, 2004Jan 29, 2008Network Appliance, Inc.Method and system for data recovery in a continuous data protection systemUS7401198Oct 6, 2005Jul 15, 2008NetappMaximizing storage system throughput by measuring system performance metricsUS7406488Feb 5, 2004Jul 29, 2008NetappMethod and system for maintaining data in a continuous data protection systemUS7426617Feb 5, 2004Sep 16, 2008Network Appliance, Inc.Method and system for synchronizing volumes in a continuous data protection systemUS7437387Aug 30, 2002Oct 14, 2008Netapp, Inc.Method and system for providing a file system overlayUS7437492May 14, 2003Oct 14, 2008Netapp, IncMethod and system for data compression and compression estimation in a virtual tape library environmentUS7454529 *Aug 2, 2002Nov 18, 2008Netapp, Inc.Protectable data storage system and a method of protecting and/or managing a data storage systemUS7487009Dec 6, 2005Feb 3, 2009Netapp, Inc.System and method for virtual vaultingUS7490103Feb 4, 2005Feb 10, 2009Netapp, Inc.Method and system for backing up dataUS7526620Sep 14, 2005Apr 28, 2009Netapp, Inc.Disk sanitization in an active file systemUS7558839Sep 14, 2005Jul 7, 2009Netapp, Inc.Read-after-write verification for improved write-once-read-many data storageUS7559088Feb 4, 2005Jul 7, 2009Netapp, Inc.Method and apparatus for deleting data upon expirationUS7567993Dec 9, 2002Jul 28, 2009Netapp, Inc.Method and system for creating and using removable disk based copies of backup dataUS7581118Dec 5, 2005Aug 25, 2009Netapp, Inc.Disk sanitization using encryptionUS7650533Apr 20, 2006Jan 19, 2010Netapp, Inc.Method and system for performing a restoration in a continuous data protection systemUS7720817Feb 4, 2005May 18, 2010Netapp, Inc.Method and system for browsing objects on a protected volume in a continuous data protection systemUS7752401Jan 25, 2006Jul 6, 2010Netapp, Inc.Method and apparatus to automatically commit files to WORM statusUS7774610Sep 14, 2005Aug 10, 2010Netapp, Inc.Method and apparatus for verifiably migrating WORM dataUS7779283 *Jul 11, 2005Aug 17, 2010Lenovo (Beijing) LimitedComputer and method for realizing household appliance application with low power consumptionUS7783606Apr 28, 2006Aug 24, 2010Netapp, Inc.Method and system for remote data recoveryUS7797582Aug 3, 2007Sep 14, 2010Netapp, Inc.Method and system for storing data using a continuous data protection systemUS7882081Aug 30, 2002Feb 1, 2011Netapp, Inc.Optimized disk repository for the storage and retrieval of mostly sequential dataUS7904679Feb 4, 2005Mar 8, 2011Netapp, Inc.Method and apparatus for managing backup dataUS7908424May 29, 2007Mar 15, 2011Renesas Electronics CorporationMemory card and data rewriting methodUS7979654Feb 29, 2008Jul 12, 2011Netapp, Inc.Method and system for restoring a volume in a continuous data protection systemUS8024172Dec 9, 2002Sep 20, 2011Netapp, Inc.Method and system for emulating tape librariesUS8028135Sep 1, 2004Sep 27, 2011Netapp, Inc.Method and apparatus for maintaining compliant storageUS8195868Dec 18, 2007Jun 5, 2012Renesas Electronics America Inc.Method and apparatus for smart memory pass-through communicationUS8645727 *Oct 14, 2011Feb 4, 2014Panasonic CorporationPower control device for processorUS8751840 *Oct 10, 2008Jun 10, 2014Lg Electronics Inc.Computer providing motion picture mode and method of setting up system-mode while playing motion picturesUS9250670Dec 23, 2013Feb 2, 2016Socionext Inc.Power control device for processorUS20040024919 *Aug 2, 2002Feb 5, 2004Alacritus, Inc.Protectable data storage system and a method of protecting and/or managing a data storage systemUS20040081045 *Apr 24, 2003Apr 29, 2004Youjip WonMethod and device for retrieving data in low-powerUS20040153739 *Dec 9, 2002Aug 5, 2004Alacritus, Inc.Method and system for creating and using removable disk based copies of backup dataUS20040230724 *May 14, 2003Nov 18, 2004Roger StagerMethod and system for data compression and compression estimation in a virtual tape library environmentUS20040236909 *May 10, 2002Nov 25, 2004Atsushi ShikataMemory card and data rewriting methodUS20050022038 *Jul 23, 2003Jan 27, 2005Kaushik Shivnandan D.Determining target operating frequencies for a multiprocessor systemUS20050144341 *Dec 31, 2003Jun 30, 2005Schmidt Daren J.Buffer management via non-data symbol processing for a point to point linkUS20050171979 *Feb 5, 2004Aug 4, 2005Alacritus, Inc.Method and system for maintaining data in a continuous data protection systemUS20050182953 *Feb 4, 2005Aug 18, 2005Alacritus, Inc.Method and system for browsing objects on a protected volume in a continuous data protection systemUS20050188256 *Feb 4, 2004Aug 25, 2005Alacritus, Inc.Method and system for data recovery in a continuous data protection systemUS20050193244 *Feb 5, 2004Sep 1, 2005Alacritus, Inc.Method and system for restoring a volume in a continuous data protection systemUS20050193272 *Feb 4, 2004Sep 1, 2005Alacritus, Inc.Method and system for storing data using a continuous data protection systemUS20050216536 *Feb 4, 2005Sep 29, 2005Alacritus, Inc.Method and system for backing up dataUS20050227569 *Jun 3, 2005Oct 13, 2005Matsushita Electric Industrial Co., Ltd.Light-emitting semiconductor device, light-emitting system and method for fabricating light-emitting semiconductor deviceUS20060041768 *Aug 20, 2004Feb 23, 2006Weber Eugene FSequential/combinational logic transistor segregation for standby power and performance optimizationUS20060074520 *Dec 6, 2005Apr 6, 2006Network Appliance, Inc.System and method for virtual vaultingUS20060294401 *Jun 24, 2005Dec 28, 2006Dell Products L.P.Power management of multiple processorsUS20070083727 *Oct 6, 2005Apr 12, 2007Network Appliance, Inc.Maximizing storage system throughput by measuring system performance metricsUS20070233956 *May 29, 2007Oct 4, 2007Renesas Technology Corp.Memory card and data rewriting methodUS20070300090 *Jul 11, 2005Dec 27, 2007Shuangxi HuangComputer and Method for Realizing Household Appliance Application With Low Power ConsumptionUS20080098409 *Dec 18, 2007Apr 24, 2008Renesas Technology America, Inc.Method and Apparatus for Smart Memory Pass-Through CommunicationUS20080181001 *Jan 24, 2008Jul 31, 2008Anobit TechnologiesMemory device with negative thresholdsUS20090100279 *Oct 10, 2008Apr 16, 2009Lg Electronics Inc.Computer providing motion picture mode and method of setting up system-mode while playing motion picturesUS20120036376 *Oct 14, 2011Feb 9, 2012Panasonic CorporationPower control device for processorUS20140164661 *Jan 21, 2014Jun 12, 2014Apple Inc.Methods and Systems for Time Keeping in a Data Processing System* Cited by examinerClassifications U.S. Classification713/323International ClassificationG06F1/26, G06F3/00, G06F1/32, G11B19/00Cooperative ClassificationY02B60/1242, Y02B60/32, Y02B60/125, Y02B60/1246, G06F1/3256, G06F1/3268, G06F1/3203, G06F1/325, G06F1/3265, G06F1/3287, Y02B60/1282European ClassificationG06F1/32P5P6, G06F1/32P5S, G06F1/32P5P2, G06F1/32P5P5, G06F1/32P5P, G06F1/32PLegal EventsDateCodeEventDescriptionApr 7, 1999ASAssignmentOwner name: FUJITSU LIMITED, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOGAWA, YOSHIFUSA;REEL/FRAME:009891/0072Effective date: 19990325Jul 18, 2006CCCertificate of correctionJan 15, 2009FPAYFee paymentYear of fee payment: 4Apr 1, 2013REMIMaintenance fee reminder mailedAug 16, 2013LAPSLapse for failure to pay maintenance feesOct 8, 2013FPExpired due to failure to pay maintenance feeEffective date: 20130816RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services