Source: http://www.google.fr/patents/US8050095?hl=fr
Timestamp: 2013-05-23 05:23:46
Document Index: 192660872

Matched Legal Cases: ['Application No. 200480033197', 'Application No. 07', 'Application No. 2006', 'Application No, 2006', 'Application No. 200910160836', 'Application No. 200910160836']

Brevet US8050095 - Flash memory data correction and scrub techniques - Google�BrevetsRecherche Images Maps Play YouTube Actualit�s Gmail Drive Plus » Recherche avanc�e dans les brevets | Historique Web | Connexion Recherche avanc�e dans les brevets BrevetsIn order to maintain the integrity of data stored in a flash memory that are susceptible to being disturbed by operations in adjacent regions of the memory, disturb events cause the data to be read, corrected and re-written before becoming so corrupted that valid data cannot be recovered. The sometimes...http://www.google.fr/patents/US8050095?utm_source=gb-gplus-shareBrevet US8050095 - Flash memory data correction and scrub techniques Num�ro de publicationUS8050095 B2Type de publicationOctroi Num�ro de demande12/945,000 Date de publication1 nov. 2011 Date de d�p�t12 nov. 2010 Date de priorit�3 oct. 2003Autre r�f�rence de publicationUS8004895US20090187785US20110055468 InventeursKevin M. ConleyCarlos J. Gonzalez Cessionnaire d'origineSandisk Technologies Inc. Classification aux �tats-Unis365/185.11365/230.3365/185.23 Classification internationaleG11C16/04G06F11/10 Classification coop�rativeG11C8/08G06F11/1068G06F11/106 Classification europ�enneG11C8/08G06F11/10M4SG06F11/10M8R�f�rencesCitations de brevets (106)Citations hors brevets (14)Liens externesUSPTO Cession USPTO EspacenetFlash memory data correction and scrub techniquesUS 8050095 B2 R�sum� In order to maintain the integrity of data stored in a flash memory that are susceptible to being disturbed by operations in adjacent regions of the memory, disturb events cause the data to be read, corrected and re-written before becoming so corrupted that valid data cannot be recovered. The sometimes conflicting needs to maintain data integrity and system performance are balanced by deferring execution of some of the corrective action when the memory system has other high priority operations to perform. In a memory system utilizing very large units of erase, the corrective process is executed in a manner that is consistent with efficiently rewriting an amount of data much less than the capacity of a unit of erase.
Citations de brevets Brevet cit� Date de d�p�t Date de publication D�posant TitreUS413991113 mars 197813 f�vr. 1979Westinghouse Electric Corp.High speed sense circuit for semiconductor memoriesUS42187643 oct. 197819 ao�t 1980Matsushita Electric Industrial Co., Ltd.Non-volatile memory refresh control circuitUS425305914 mai 197924 f�vr. 1981Fairchild Camera & Instrument Corp.EPROM Reliability test circuitUS446098220 mai 198217 juil. 1984Intel CorporationIntelligent electrically programmable and electrically erasable ROMUS461263027 juil. 198416 sept. 1986Harris CorporationEEPROM margin testing designUS469445429 juil. 198515 sept. 1987Hitachi, Ltd.Dynamic memory diagnosis and error correction apparatusUS47031968 ao�t 198527 oct. 1987Fujitsu LimitedHigh voltage precharging circuitUS470345315 f�vr. 198327 oct. 1987Hitachi, Ltd.Semiconductor memory with an improved dummy cell arrangement and with a built-in error correcting code circuitUS473339423 avr. 198622 mars 1988Deutsche Itt Industries GmbhElectrically programmable semiconductor memory showing redundanceUS476330527 nov. 19859 ao�t 1988Motorola, Inc.Intelligent write in an EEPROM with data and erase checkUS477927227 oct. 198618 oct. 1988Mitsubishi Denki Kabushiki KaishaTestable variable-threshold non-volatile semiconductor memoryUS47991954 mars 198817 janv. 1989Kabushiki Kaisha ToshibaSemiconductor memory device with a sense amplifierUS480923112 nov. 198728 f�vr. 1989Motorola, Inc.Method and apparatus for post-packaging testing of one-time programmable memoriesUS482745013 juil. 19882 mai 1989Sgs-Thomson Microelectronics S.A.Integrated circuit with memory comprising a fraud-prevention deviceUS493778727 juin 198826 juin 1990Nec CorporationProgrammable read only memory with means for discharging bit line before program verifying operationUS496232225 oct. 19899 oct. 1990Texas Instruments IncorporatedNonvolatible capacitor random access memoryUS496407924 avr. 198916 oct. 1990Sgs-Thomson MicroelectronicsElectrically programmable memory with several information bits per cellUS497588329 mars 19904 d�c. 1990Intel CorporationMethod and apparatus for preventing the erasure and programming of a nonvolatile memoryUS49808597 avr. 198925 d�c. 1990Xicor, Inc.NOVRAM cell using two differential decouplable nonvolatile memory elementsUS504394017 juil. 198927 ao�t 1991Harari; EliyahouFlash EEPROM memory systems having multistate storage cellsUS505200220 ao�t 199024 sept. 1991Oki Electric Industry Co., Ltd.Method of detecting and indicating errors in a memory deviceUS506536415 sept. 198912 nov. 1991Intel CorporationApparatus for providing block erasing in a flash EPROMUS507003215 mars 19893 d�c. 1991Sundisk CorporationMethod of making dense flash eeprom semiconductor memory structuresUS50953448 juin 198810 mars 1992Sandisk CorporationHighly compact eprom and flash eeprom devicesUS511933026 mars 19902 juin 1992Oki Electric Industry Co, Ltd.Nonvolatile memory system for multiple value storingUS512298516 avr. 199016 juin 1992Texas Instruments Incorporated, A De Corp.Circuit and method for erasing eeprom memory arrays to prevent over-erased cellsUS513292830 mars 199021 juil. 1992Mitsubishi Denki Kabushiki KaishaDivided word line type non-volatile semiconductor memory deviceUS513293516 avr. 199021 juil. 1992Texas Instruments Incorporated, A Delaware Corp.Erasure of eeprom memory arrays to prevent over-erased cellsUS51519062 mai 199029 sept. 1992Rohm Co., Ltd.Semiconductor memory device having self-correcting functionUS515762910 avr. 198920 oct. 1992Hitachi, Ltd.Selective application of voltages for testing storage cells in semiconductor memory arrangementsUS517233811 avr. 199015 d�c. 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS517233921 ao�t 199015 d�c. 1992Mitsubishi Denki Kabushiki KaishaSemiconductor memory device having error checking and correcting circuit and operating method thereforUS520092224 oct. 19906 avr. 1993Rao; Kameswara K.Redundancy circuit for high speed EPROM and flash memory devicesUS520095917 oct. 19896 avr. 1993Sundisk CorporationDevice and method for defect handling in semi-conductor memoryUS523950528 d�c. 199024 ao�t 1993Intel CorporationFloating gate non-volatile memory with blocks and memory refreshUS526298428 juil. 198916 nov. 1993Mitsubishi Denki Kabushiki KaishaNon-volatile memory device capable of storing multi-state dataUS526303227 juin 199116 nov. 1993Digital Equipment CorporationComputer system operation with corrected read data functionUS527055113 f�vr. 199114 d�c. 1993Hitachi, Ltd.Method of and apparatus for protecting electronic circuit against radiationUS527097915 mars 199114 d�c. 1993Sundisk CorporationMethod for optimum erasing of EEPROMUS527879414 oct. 199211 janv. 1994Kabushiki Kaisha ToshibaNAND-cell type electrically erasable and programmable read-only memory with redundancy circuitUS531342114 janv. 199217 mai 1994Sundisk CorporationEEPROM with split gate source side injectionUS531342720 sept. 199117 mai 1994Texas Instruments IncorporatedEEPROM array with narrow margin of voltage thresholds after eraseUS531554124 juil. 199224 mai 1994Sundisk CorporationSegmented column memory arrayUS532165524 ao�t 199314 juin 1994Kabushiki Kaisha ToshibaSemiconductor memory deviceUS532738321 avr. 19925 juil. 1994Intel CorporationMethod and circuitry for erasing a nonvolatile semiconductor memory incorporating row redundancyUS53351986 mai 19932 ao�t 1994Advanced Micro Devices, Inc.Flash EEPROM array with high enduranceUS53413341 sept. 199323 ao�t 1994Kabushiki Kaisha ToshibaLevel shifter circuit constituted of E and I type transistors and an EEPROM using the sameUS534306318 d�c. 199030 ao�t 1994Sundisk CorporationDense vertical programmable read only memory cell structure and processes for making themUS534748921 avr. 199213 sept. 1994Intel CorporationMethod and circuitry for preconditioning shorted rows in a nonvolatile semiconductor memory incorporating row redundancyUS536548616 d�c. 199215 nov. 1994Texas Instruments IncorporatedMethod and circuitry for refreshing a flash electrically erasable, programmable read only memoryUS537714711 ao�t 199327 d�c. 1994Intel CorporationMethod and circuitry for preconditioning shorted rows in a nonvolatile semiconductor memory incorporating row redundancyUS539435914 sept. 199228 f�vr. 1995Gemplus Card InternationalMOS integrated circuit with adjustable threshold voltageUS54044858 mars 19934 avr. 1995M-Systems Flash Disk Pioneers Ltd.Flash file systemUS54503632 juin 199412 sept. 1995Intel CorporationGray coding for a multilevel cell memory systemUS546523623 ao�t 19947 nov. 1995Kabushiki Kaisha ToshibaNonvolatile semiconductor memory system with a plurality of erase blocksUS547569327 d�c. 199412 d�c. 1995Intel CorporationError management processes for flash EEPROM memory arraysUS55047608 nov. 19932 avr. 1996Sandisk CorporationMixed data encoding EEPROM systemUS55239722 juin 19944 juin 1996Intel CorporationMethod and apparatus for verifying the programming of multi-level flash EEPROM memoryUS55307058 f�vr. 199525 juin 1996International Business Machines CorporationSoft error recovery system and methodUS553296221 mars 19952 juil. 1996Sandisk CorporationSoft errors handling in EEPROM devicesUS557031521 sept. 199429 oct. 1996Kabushiki Kaisha ToshibaMulti-state EEPROM having write-verify control circuitUS558381216 f�vr. 199510 d�c. 1996Harari; EliyahouFlash EEPROM system cell array with more than two storage states per memory cellUS562168228 d�c. 199415 avr. 1997Kabushiki Kaisha ToshibaMemory systemUS56489345 f�vr. 199615 juil. 1997Micron Technology, Inc.On-chip memory redundancy circuitry for programmable non-volatile memories, and methods for programming sameUS565272018 d�c. 199529 juil. 1997Sgs-Thomson Microelectronics S.A.Electrically programmable memory with improved retention of data and a method of writing data in said memoryUS565733220 mars 199512 ao�t 1997Sandisk CorporationSoft errors handling in EEPROM devicesUS566105325 mai 199426 ao�t 1997Sandisk CorporationMethod of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacersUS567553722 ao�t 19967 oct. 1997Advanced Micro Devices, Inc.Erase method for page mode multiple bits-per-cell flash EEPROMUS568946526 ao�t 199618 nov. 1997Texas Instruments IncorporatedSemiconductor memory device and defective memory cell correction circuitUS569929729 mai 199616 d�c. 1997Kabushiki Kaisha ToshibaMethod of rewriting data in a microprocessor additionally provided with a flash memoryUS570350626 d�c. 199530 d�c. 1997MotorolaSignal processing methodUS571281522 avr. 199627 janv. 1998Advanced Micro Devices, Inc.Multiple bits per-cell flash EEPROM capable of concurrently programming and verifying memory cells and reference cellsUS571519323 mai 19963 f�vr. 1998Micron Quantum Devices, Inc.Flash memory system and method for monitoring the disturb effect on memory cell blocks due to high voltage conditions of other memory cell blocksUS571763227 nov. 199610 f�vr. 1998Advanced Micro Devices, Inc.Apparatus and method for multiple-level storage in non-volatile memoriesUS575163919 janv. 199612 mai 1998Kabushiki Kaisha ToshibaDRAM having a power supply voltage lowering circuitUS57611259 ao�t 19952 juin 1998Kabushiki Kaisha ToshibaCell threshold value distribution detection circuit and method of detecting cell threshold valueUS577439710 sept. 199630 juin 1998Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and method of programming a non-volatile memory cell to a predetermined stateUS579896824 sept. 199625 ao�t 1998Sandisk CorporationPlane decode/virtual sector architectureUS583541320 d�c. 199610 nov. 1998Intel CorporationMethod for improved data retention in a nonvolatile writeable memory by sensing and reprogramming cell voltage levelsUS58896987 nov. 199530 mars 1999Hitachi, Ltd.Nonvolatile memory device and refreshing methodUS58901925 nov. 199630 mars 1999Sandisk CorporationConcurrent write of multiple chunks of data into multiple subarrays of flash EEPROMUS59056732 juin 199718 mai 1999Agate Semiconductor, Inc.Integrated circuit for storage and retrieval of multiple digital bits per nonvolatile memory cellUS59094498 sept. 19971 juin 1999Invox TechnologyMultibit-per-cell non-volatile memory with error detection and correctionUS593016730 juil. 199727 juil. 1999Sandisk CorporationMulti-state non-volatile flash memory capable of being its own two state write cacheUS593742516 oct. 199710 ao�t 1999M-Systems Flash Disk Pioneers Ltd.Flash file system optimized for page-mode flash technologiesUS596347312 d�c. 19975 oct. 1999Micron Technology, Inc.Flash memory system and method for monitoring the disturb effect on memory cell blocks due to high voltage conditions of other memory cell blocksUS604693527 janv. 19994 avr. 2000Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS61450518 mars 19997 nov. 2000Lexar Media, Inc.Moving sectors within a block of information in a flash memory mass storage architectureUS615124625 nov. 199821 nov. 2000Sandisk CorporationMulti-bit-per-cell flash EEPROM memory with refreshUS619913927 janv. 19996 mars 2001International Business Machines CorporationRefresh period control apparatus and method, and computerUS621569714 janv. 199910 avr. 2001Macronix International Co., Ltd.Multi-level memory cell device and method for self-converged programmingUS62227627 ao�t 199724 avr. 2001Sandisk CorporationMulti-state memoryUS622276826 avr. 200024 avr. 2001Advanced Micro Devices, Inc.Auto adjusting window placement scheme for an NROM virtual ground arrayUS634500114 sept. 20005 f�vr. 2002Sandisk CorporationCompressed event counting technique and application to a flash memory systemUS641535214 f�vr. 20002 juil. 2002Sanyo Electric Co., Ltd.One-chip microcomputer and method of refreshing its dataUS642689317 f�vr. 200030 juil. 2002Sandisk CorporationFlash eeprom system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocksUS645652817 sept. 200124 sept. 2002Sandisk CorporationSelective operation of a multi-state non-volatile memory system in a binary modeUS652258027 juin 200118 f�vr. 2003Sandisk CorporationOperating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data statesUS65601522 nov. 20016 mai 2003Sandisk CorporationNon-volatile memory with temperature-compensated data readUS70128353 oct. 200314 mars 2006Sandisk CorporationFlash memory data correction and scrub techniquesUS722460710 nov. 200529 mai 2007Sandisk CorporationFlash memory data correction and scrub techniquesUS751891914 mai 200714 avr. 2009Sandisk CorporationFlash memory data correction and scrub techniquesUS76312456 janv. 20068 d�c. 2009Sandisk Il Ltd.NAND flash memory controller exporting a NAND interfaceUS783520928 d�c. 200716 nov. 2010Samsung Electronics Co., Ltd.Method and apparatus for controlling reading level of memory cellUS78862122 nov. 20098 f�vr. 2011Sandisk Il Ltd.NAND flash memory controller exporting a NAND interfaceUS2009018778531 mars 200923 juil. 2009Conley Kevin MFlash Memory Data Correction And Scrub TechniquesCitations hors brevetsR�f�rence1China State Intellectual Property Office, "Office Action," corresponding Chinese Patent Applcation No. 200480033197.3, mailed on Jan. 9, 2009, 7 pages (including translation.).2China State Intellectual Property Office, "Office Action," corresponding Chinese Patent Application No. 200480033197.3, mailed on May 9, 2008, 8 pages (including translation.).3EPO, "Search Report and Examiner's Preliminary Opinion," corresponding in European Patent Application No. 07 015 342.4 on Sep. 18, 2007, 8 pages.4Final Office Action for U.S. Appl. No. 11/753,463 mailed Mar. 31, 2010, 20 pages.5Final Office Action for U.S. Appl. No. 11/753,491 mailed Mar. 30, 2010, 18 pages.6Gist of Office Action, Korean Patent Application No. 2006-7006479 dated Mar. 21, 2011, 1 page.7Lee, E.K.F., et al., "Error Correction Technique for Multivalued MOS Memory," Electronic Letters, vol. 27, No. 15 (Jul. 19, 1991) pp. 1321-1323.8Notification of Reasons for Refusal for Japanese Application No, 2006-534014 dated Nov. 24, 2010, 5 pages.9Office Action for Chinese Patent Application No. 200910160836.7 dated Apr. 20, 2010, 5 pages.10Office Action for Chinese Patent Application No. 200910160836.7 dated Mar. 28, 2011, 7 pages.11Office Action for U.S. Appl. No. 11/748,077 mailed May 28, 2008, 19 pages.12Office Action for U.S. Appl. No. 11/753,463 mailed Jul. 22, 2009, 24 pages.13Office Action for U.S. Appl. No. 11/753,491 mailed Jul. 30, 2009, 26 pages.14Office Action for U.S. Appl. No. 12/415,158 mailed Dec. 15, 2009.Faire pivoterImage d'origineAccueil Google - Plan du site - T�l�chargements par lot sur l'USPTO - R�gles de confidentialit� - Conditions d'utilisation - � propos de Google�Brevets - Envoyer des commentairesDonn�es fournies par IFI CLAIMS Patent Services©2012 Google