Source: http://www.google.com/patents/US8050095?dq=oakley+5,387,949
Timestamp: 2015-05-24 23:33:49
Document Index: 171938943

Matched Legal Cases: ['Application No. 200480033197', 'Application No. 07', 'Application No. 2006', 'Application No, 2006', 'Application No. 200910160836', 'Application No. 200910160836']

Patent US8050095 - Flash memory data correction and scrub techniques - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsIn order to maintain the integrity of data stored in a flash memory that are susceptible to being disturbed by operations in adjacent regions of the memory, disturb events cause the data to be read, corrected and re-written before becoming so corrupted that valid data cannot be recovered. The sometimes...http://www.google.com/patents/US8050095?utm_source=gb-gplus-sharePatent US8050095 - Flash memory data correction and scrub techniquesAdvanced Patent SearchPublication numberUS8050095 B2Publication typeGrantApplication numberUS 12/945,000Publication dateNov 1, 2011Filing dateNov 12, 2010Priority dateOct 3, 2003Fee statusPaidAlso published asCN1882918A, CN100541439C, CN101630279A, CN101630279B, DE602004011097D1, DE602004011097T2, DE602004021735D1, EP1687720A2, EP1687720B1, EP1847930A1, EP1847930B1, US7012835, US7224607, US7518919, US8004895, US20050073884, US20060062048, US20070211532, US20090187785, US20110055468, WO2005036401A2, WO2005036401A3Publication number12945000, 945000, US 8050095 B2, US 8050095B2, US-B2-8050095, US8050095 B2, US8050095B2InventorsCarlos J. Gonzalez, Kevin M. ConleyOriginal AssigneeSandisk Technologies Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (106), Non-Patent Citations (14), Referenced by (7), Classifications (11), Legal Events (9) External Links: USPTO, USPTO Assignment, EspacenetFlash memory data correction and scrub techniques
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4139911Mar 13, 1978Feb 13, 1979Westinghouse Electric Corp.High speed sense circuit for semiconductor memoriesUS4218764Oct 3, 1978Aug 19, 1980Matsushita Electric Industrial Co., Ltd.Non-volatile memory refresh control circuitUS4253059May 14, 1979Feb 24, 1981Fairchild Camera & Instrument Corp.EPROM Reliability test circuitUS4460982May 20, 1982Jul 17, 1984Intel CorporationIntelligent electrically programmable and electrically erasable ROMUS4612630Jul 27, 1984Sep 16, 1986Harris CorporationEEPROM margin testing designUS4694454Jul 29, 1985Sep 15, 1987Hitachi, Ltd.Dynamic memory diagnosis and error correction apparatusUS4703196Aug 8, 1985Oct 27, 1987Fujitsu LimitedHigh voltage precharging circuitUS4703453Feb 15, 1983Oct 27, 1987Hitachi, Ltd.Semiconductor memory with an improved dummy cell arrangement and with a built-in error correcting code circuitUS4733394Apr 23, 1986Mar 22, 1988Deutsche Itt Industries GmbhElectrically programmable semiconductor memory showing redundanceUS4763305Nov 27, 1985Aug 9, 1988Motorola, Inc.Intelligent write in an EEPROM with data and erase checkUS4779272Oct 27, 1986Oct 18, 1988Mitsubishi Denki Kabushiki KaishaTestable variable-threshold non-volatile semiconductor memoryUS4799195Mar 4, 1988Jan 17, 1989Kabushiki Kaisha ToshibaSemiconductor memory device with a sense amplifierUS4809231Nov 12, 1987Feb 28, 1989Motorola, Inc.Method and apparatus for post-packaging testing of one-time programmable memoriesUS4827450Jul 13, 1988May 2, 1989Sgs-Thomson Microelectronics S.A.Integrated circuit with memory comprising a fraud-prevention deviceUS4937787Jun 27, 1988Jun 26, 1990Nec CorporationProgrammable read only memory with means for discharging bit line before program verifying operationUS4962322Oct 25, 1989Oct 9, 1990Texas Instruments IncorporatedNonvolatible capacitor random access memoryUS4964079Apr 24, 1989Oct 16, 1990Sgs-Thomson MicroelectronicsElectrically programmable memory with several information bits per cellUS4975883Mar 29, 1990Dec 4, 1990Intel CorporationMethod and apparatus for preventing the erasure and programming of a nonvolatile memoryUS4980859Apr 7, 1989Dec 25, 1990Xicor, Inc.NOVRAM cell using two differential decouplable nonvolatile memory elementsUS5043940Jul 17, 1989Aug 27, 1991Eliyahou HarariFlash EEPROM memory systems having multistate storage cellsUS5052002Aug 20, 1990Sep 24, 1991Oki Electric Industry Co., Ltd.Method of detecting and indicating errors in a memory deviceUS5065364Sep 15, 1989Nov 12, 1991Intel CorporationApparatus for providing block erasing in a flash EPROMUS5070032Mar 15, 1989Dec 3, 1991Sundisk CorporationMethod of making dense flash eeprom semiconductor memory structuresUS5095344Jun 8, 1988Mar 10, 1992Eliyahou HarariHighly compact eprom and flash eeprom devicesUS5119330Mar 26, 1990Jun 2, 1992Oki Electric Industry Co, Ltd.Nonvolatile memory system for multiple value storingUS5122985Apr 16, 1990Jun 16, 1992Giovani SantinCircuit and method for erasing eeprom memory arrays to prevent over-erased cellsUS5132928Mar 30, 1990Jul 21, 1992Mitsubishi Denki Kabushiki KaishaDivided word line type non-volatile semiconductor memory deviceUS5132935Apr 16, 1990Jul 21, 1992Ashmore Jr Benjamin HErasure of eeprom memory arrays to prevent over-erased cellsUS5151906May 2, 1990Sep 29, 1992Rohm Co., Ltd.Semiconductor memory device having self-correcting functionUS5157629Apr 10, 1989Oct 20, 1992Hitachi, Ltd.Selective application of voltages for testing storage cells in semiconductor memory arrangementsUS5172338Apr 11, 1990Dec 15, 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS5172339Aug 21, 1990Dec 15, 1992Mitsubishi Denki Kabushiki KaishaSemiconductor memory device having error checking and correcting circuit and operating method thereforUS5200922Oct 24, 1990Apr 6, 1993Rao Kameswara KRedundancy circuit for high speed EPROM and flash memory devicesUS5200959Oct 17, 1989Apr 6, 1993Sundisk CorporationDevice and method for defect handling in semi-conductor memoryUS5239505Dec 28, 1990Aug 24, 1993Intel CorporationFloating gate non-volatile memory with blocks and memory refreshUS5262984Jul 28, 1989Nov 16, 1993Mitsubishi Denki Kabushiki KaishaNon-volatile memory device capable of storing multi-state dataUS5263032Jun 27, 1991Nov 16, 1993Digital Equipment CorporationComputer system operation with corrected read data functionUS5270551Feb 13, 1991Dec 14, 1993Hitachi, Ltd.Method of and apparatus for protecting electronic circuit against radiationUS5270979Mar 15, 1991Dec 14, 1993Sundisk CorporationMethod for optimum erasing of EEPROMUS5278794Oct 14, 1992Jan 11, 1994Kabushiki Kaisha ToshibaNAND-cell type electrically erasable and programmable read-only memory with redundancy circuitUS5313421Jan 14, 1992May 17, 1994Sundisk CorporationEEPROM with split gate source side injectionUS5313427Sep 20, 1991May 17, 1994Texas Instruments IncorporatedEEPROM array with narrow margin of voltage thresholds after eraseUS5315541Jul 24, 1992May 24, 1994Sundisk CorporationSegmented column memory arrayUS5321655Aug 24, 1993Jun 14, 1994Kabushiki Kaisha ToshibaSemiconductor memory deviceUS5327383Apr 21, 1992Jul 5, 1994Intel CorporationMethod and circuitry for erasing a nonvolatile semiconductor memory incorporating row redundancyUS5335198May 6, 1993Aug 2, 1994Advanced Micro Devices, Inc.Flash EEPROM array with high enduranceUS5341334Sep 1, 1993Aug 23, 1994Kabushiki Kaisha ToshibaLevel shifter circuit constituted of E and I type transistors and an EEPROM using the sameUS5343063Dec 18, 1990Aug 30, 1994Sundisk CorporationDense vertical programmable read only memory cell structure and processes for making themUS5347489Apr 21, 1992Sep 13, 1994Intel CorporationMethod and circuitry for preconditioning shorted rows in a nonvolatile semiconductor memory incorporating row redundancyUS5365486Dec 16, 1992Nov 15, 1994Texas Instruments IncorporatedMethod and circuitry for refreshing a flash electrically erasable, programmable read only memoryUS5377147Aug 11, 1993Dec 27, 1994Intel CorporationMethod and circuitry for preconditioning shorted rows in a nonvolatile semiconductor memory incorporating row redundancyUS5394359Sep 14, 1992Feb 28, 1995Gemplus Card InternationalMOS integrated circuit with adjustable threshold voltageUS5404485Mar 8, 1993Apr 4, 1995M-Systems Flash Disk Pioneers Ltd.Flash file systemUS5450363Jun 2, 1994Sep 12, 1995Intel CorporationGray coding for a multilevel cell memory systemUS5465236Aug 23, 1994Nov 7, 1995Kabushiki Kaisha ToshibaNonvolatile semiconductor memory system with a plurality of erase blocksUS5475693Dec 27, 1994Dec 12, 1995Intel CorporationError management processes for flash EEPROM memory arraysUS5504760Nov 8, 1993Apr 2, 1996Sandisk CorporationMixed data encoding EEPROM systemUS5523972Jun 2, 1994Jun 4, 1996Intel CorporationMethod and apparatus for verifying the programming of multi-level flash EEPROM memoryUS5530705Feb 8, 1995Jun 25, 1996International Business Machines CorporationSoft error recovery system and methodUS5532962Mar 21, 1995Jul 2, 1996Sandisk CorporationSoft errors handling in EEPROM devicesUS5570315Sep 21, 1994Oct 29, 1996Kabushiki Kaisha ToshibaMulti-state EEPROM having write-verify control circuitUS5583812Feb 16, 1995Dec 10, 1996Harari; EliyahouFlash EEPROM system cell array with more than two storage states per memory cellUS5621682Dec 28, 1994Apr 15, 1997Kabushiki Kaisha ToshibaMemory systemUS5648934Feb 5, 1996Jul 15, 1997Micron Technology, Inc.On-chip memory redundancy circuitry for programmable non-volatile memories, and methods for programming sameUS5652720Dec 18, 1995Jul 29, 1997Sgs-Thomson Microelectronics S.A.Electrically programmable memory with improved retention of data and a method of writing data in said memoryUS5657332Mar 20, 1995Aug 12, 1997Sandisk CorporationSoft errors handling in EEPROM devicesUS5661053May 25, 1994Aug 26, 1997Sandisk CorporationMethod of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacersUS5675537Aug 22, 1996Oct 7, 1997Advanced Micro Devices, Inc.Erase method for page mode multiple bits-per-cell flash EEPROMUS5689465Aug 26, 1996Nov 18, 1997Texas Instruments IncorporatedSemiconductor memory device and defective memory cell correction circuitUS5699297May 29, 1996Dec 16, 1997Kabushiki Kaisha ToshibaMethod of rewriting data in a microprocessor additionally provided with a flash memoryUS5703506Dec 26, 1995Dec 30, 1997MotorolaSignal processing methodUS5712815Apr 22, 1996Jan 27, 1998Advanced Micro Devices, Inc.Multiple bits per-cell flash EEPROM capable of concurrently programming and verifying memory cells and reference cellsUS5715193May 23, 1996Feb 3, 1998Micron Quantum Devices, Inc.Flash memory system and method for monitoring the disturb effect on memory cell blocks due to high voltage conditions of other memory cell blocksUS5717632Nov 27, 1996Feb 10, 1998Advanced Micro Devices, Inc.Apparatus and method for multiple-level storage in non-volatile memoriesUS5751639Jan 19, 1996May 12, 1998Kabushiki Kaisha ToshibaDRAM having a power supply voltage lowering circuitUS5761125Aug 9, 1995Jun 2, 1998Kabushiki Kaisha ToshibaCell threshold value distribution detection circuit and method of detecting cell threshold valueUS5774397Sep 10, 1996Jun 30, 1998Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and method of programming a non-volatile memory cell to a predetermined stateUS5798968Sep 24, 1996Aug 25, 1998Sandisk CorporationPlane decode/virtual sector architectureUS5835413Dec 20, 1996Nov 10, 1998Intel CorporationMethod for improved data retention in a nonvolatile writeable memory by sensing and reprogramming cell voltage levelsUS5889698Nov 7, 1995Mar 30, 1999Hitachi, Ltd.Nonvolatile memory device and refreshing methodUS5890192Nov 5, 1996Mar 30, 1999Sandisk CorporationConcurrent write of multiple chunks of data into multiple subarrays of flash EEPROMUS5905673Jun 2, 1997May 18, 1999Agate Semiconductor, Inc.Integrated circuit for storage and retrieval of multiple digital bits per nonvolatile memory cellUS5909449Sep 8, 1997Jun 1, 1999Invox TechnologyMultibit-per-cell non-volatile memory with error detection and correctionUS5930167Jul 30, 1997Jul 27, 1999Sandisk CorporationMulti-state non-volatile flash memory capable of being its own two state write cacheUS5937425Oct 16, 1997Aug 10, 1999M-Systems Flash Disk Pioneers Ltd.Flash file system optimized for page-mode flash technologiesUS5963473Dec 12, 1997Oct 5, 1999Micron Technology, Inc.Flash memory system and method for monitoring the disturb effect on memory cell blocks due to high voltage conditions of other memory cell blocksUS6046935Jan 27, 1999Apr 4, 2000Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS6145051Mar 8, 1999Nov 7, 2000Lexar Media, Inc.Moving sectors within a block of information in a flash memory mass storage architectureUS6151246Nov 25, 1998Nov 21, 2000Sandisk CorporationMulti-bit-per-cell flash EEPROM memory with refreshUS6199139Jan 27, 1999Mar 6, 2001International Business Machines CorporationRefresh period control apparatus and method, and computerUS6215697Jan 14, 1999Apr 10, 2001Macronix International Co., Ltd.Multi-level memory cell device and method for self-converged programmingUS6222762Aug 7, 1997Apr 24, 2001Sandisk CorporationMulti-state memoryUS6222768Apr 26, 2000Apr 24, 2001Advanced Micro Devices, Inc.Auto adjusting window placement scheme for an NROM virtual ground arrayUS6345001Sep 14, 2000Feb 5, 2002Sandisk CorporationCompressed event counting technique and application to a flash memory systemUS6415352Feb 14, 2000Jul 2, 2002Sanyo Electric Co., Ltd.One-chip microcomputer and method of refreshing its dataUS6426893Feb 17, 2000Jul 30, 2002Sandisk CorporationFlash eeprom system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocksUS6456528Sep 17, 2001Sep 24, 2002Sandisk CorporationSelective operation of a multi-state non-volatile memory system in a binary modeUS6522580Jun 27, 2001Feb 18, 2003Sandisk CorporationOperating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data statesUS6560152Nov 2, 2001May 6, 2003Sandisk CorporationNon-volatile memory with temperature-compensated data readUS7012835 *Oct 3, 2003Mar 14, 2006Sandisk CorporationFlash memory data correction and scrub techniquesUS7224607 *Nov 10, 2005May 29, 2007Sandisk CorporationFlash memory data correction and scrub techniquesUS7518919 *May 14, 2007Apr 14, 2009Sandisk CorporationFlash memory data correction and scrub techniquesUS7631245 *Jan 6, 2006Dec 8, 2009Sandisk Il Ltd.NAND flash memory controller exporting a NAND interfaceUS7835209 *Dec 28, 2007Nov 16, 2010Samsung Electronics Co., Ltd.Method and apparatus for controlling reading level of memory cellUS7886212 *Nov 2, 2009Feb 8, 2011Sandisk Il Ltd.NAND flash memory controller exporting a NAND interfaceUS20090187785 *Mar 31, 2009Jul 23, 2009Gonzalez Carlos JFlash Memory Data Correction And Scrub Techniques* Cited by examinerNon-Patent CitationsReference1China State Intellectual Property Office, "Office Action," corresponding Chinese Patent Applcation No. 200480033197.3, mailed on Jan. 9, 2009, 7 pages (including translation.).2China State Intellectual Property Office, "Office Action," corresponding Chinese Patent Application No. 200480033197.3, mailed on May 9, 2008, 8 pages (including translation.).3EPO, "Search Report and Examiner's Preliminary Opinion," corresponding in European Patent Application No. 07 015 342.4 on Sep. 18, 2007, 8 pages.4Final Office Action for U.S. Appl. No. 11/753,463 mailed Mar. 31, 2010, 20 pages.5Final Office Action for U.S. Appl. No. 11/753,491 mailed Mar. 30, 2010, 18 pages.6Gist of Office Action, Korean Patent Application No. 2006-7006479 dated Mar. 21, 2011, 1 page.7Lee, E.K.F., et al., "Error Correction Technique for Multivalued MOS Memory," Electronic Letters, vol. 27, No. 15 (Jul. 19, 1991) pp. 1321-1323.8Notification of Reasons for Refusal for Japanese Application No, 2006-534014 dated Nov. 24, 2010, 5 pages.9Office Action for Chinese Patent Application No. 200910160836.7 dated Apr. 20, 2010, 5 pages.10Office Action for Chinese Patent Application No. 200910160836.7 dated Mar. 28, 2011, 7 pages.11Office Action for U.S. Appl. No. 11/748,077 mailed May 28, 2008, 19 pages.12Office Action for U.S. Appl. No. 11/753,463 mailed Jul. 22, 2009, 24 pages.13Office Action for U.S. Appl. No. 11/753,491 mailed Jul. 30, 2009, 26 pages.14Office Action for U.S. Appl. No. 12/415,158 mailed Dec. 15, 2009.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8612836 *Feb 11, 2011Dec 17, 2013Samsung Electronics Co., Ltd.Non-volatile memory device with uncorrectable information region and operation method using the sameUS8681554 *Aug 29, 2011Mar 25, 2014Hitachi, Ltd.Semiconductor storage device comprising electrically rewritable nonvolatile semiconductor memoryUS8929143Mar 21, 2014Jan 6, 2015Hitachi, Ltd.Flash memory module for realizing high reliabilityUS20110202818 *Feb 11, 2011Aug 18, 2011Yoon Han BinNon-volatile memory device and operation method using the sameUS20130051144 *Aug 29, 2011Feb 28, 2013Hitachi, Ltd.Semiconductor storage device comprising electrically rewritable nonvolatile semiconductor memoryUS20140146609 *Mar 13, 2013May 29, 2014San Disk Technologies Inc.Weighted Read Scrub For Nonvolatile MemoryWO2013077962A1Oct 24, 2012May 30, 2013Sandisk Technologies Inc.Scrub techniques for use with dynamic read* Cited by examinerClassifications U.S. Classification365/185.11, 365/230.03, 365/185.23International ClassificationG11C16/04, G06F11/10Cooperative ClassificationG06F11/106, G11C8/08, G06F11/1068European ClassificationG11C8/08, G06F11/10M4S, G06F11/10M8Legal EventsDateCodeEventDescriptionApr 15, 2015FPAYFee paymentYear of fee payment: 4Dec 12, 2013ASAssignmentOwner name: LONGITUDE FLASH MEMORY SYSTEMS S.A.R.L., LUXEMBOURFree format text: CHANGE OF NAME;ASSIGNOR:PS2 LUXCO S.A.R.L.;REEL/FRAME:031814/0068Effective date: 20131112Dec 6, 2013ASAssignmentOwner name: PS2 LUXCO SARL, LUXEMBOURGFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PS3 LUXCO SARL;REEL/FRAME:031734/0555Effective date: 20130821Dec 5, 2013ASAssignmentOwner name: PS3 LUXCO SARL, LUXEMBOURGFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTELLIGENT INTELLECTUAL PROPERTY HOLDINGS LLC;REEL/FRAME:031723/0836Effective date: 20130821Aug 21, 2013ASAssignmentOwner name: SANDISK CORPORATION, CALIFORNIAFree format text: SECURITY AGREEMENT;ASSIGNOR:INTELLIGENT INTELLECTUAL PROPERTY HOLDINGS LLC;REEL/FRAME:031074/0651Effective date: 20130820Aug 8, 2013ASAssignmentOwner name: INTELLIGENT INTELLECTUAL PROPERTY HOLDINGS LLC., DFree format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ADDRESS OF THE ASSIGNOR IN THE ASSIGNMENT DOCUMENT PREVIOUSLY RECORDED ON REEL 030953 FRAME 0416. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANDISK TECHNOLOGIES, INC.;REEL/FRAME:030994/0046Effective date: 20130801Aug 6, 2013ASAssignmentOwner name: INTELLIGENT INTELLECTUAL PROPERTY HOLDINGS LLC., DFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK TECHNOLOGIES, INC.;REEL/FRAME:030953/0416Effective date: 20130801Dec 6, 2011CCCertificate of correctionMay 23, 2011ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026326/0411Effective date: 20110404RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services