Source: http://www.google.com/patents/US7552272?dq=7,619,961
Timestamp: 2014-03-13 08:10:08
Document Index: 651065770

Matched Legal Cases: ['Application No. 200380104715', 'Application No. 06016209', 'Application No. 06016209', 'Application No. 03774734', 'Application No. 06016209', 'Application No. 03']

Patent US7552272 - Automated wear leveling in non-volatile storage systems - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsMethods and apparatus for performing wear leveling in a non-volatile memory system are disclosed. Included is a method for performing wear leveling in a memory system that includes a first zone, which has a first memory element that includes contents, and a second zone includes identifying the first...http://www.google.com/patents/US7552272?utm_source=gb-gplus-sharePatent US7552272 - Automated wear leveling in non-volatile storage systemsAdvanced Patent SearchPublication numberUS7552272 B2Publication typeGrantApplication numberUS 11/539,972Publication dateJun 23, 2009Filing dateOct 10, 2006Priority dateOct 28, 2002Fee statusPaidAlso published asCN1720590A, CN100483552C, DE60316171D1, DE60316171T2, EP1556868A1, EP1556868B1, US7120729, US20040083335, US20070083698, WO2004040586A1Publication number11539972, 539972, US 7552272 B2, US 7552272B2, US-B2-7552272, US7552272 B2, US7552272B2InventorsCarlos J. Gonzalez, Kevin M. ConleyOriginal AssigneeSandisk CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (103), Non-Patent Citations (18), Referenced by (25), Classifications (18), Legal Events (9) External Links: USPTO, USPTO Assignment, EspacenetAutomated wear leveling in non-volatile storage systemsUS 7552272 B2Abstract Methods and apparatus for performing wear leveling in a non-volatile memory system are disclosed. Included is a method for performing wear leveling in a memory system that includes a first zone, which has a first memory element that includes contents, and a second zone includes identifying the first memory element and associating the contents of the first memory element with the second zone while disassociating the contents of the first memory element from the first zone. In one embodiment, associating the contents of the first memory element with the second involves moving contents of a second memory element into a third memory element, then copying the contents of the first memory element into the second memory element.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4093985Nov 5, 1976Jun 6, 1978North Electric CompanyMemory sparing arrangementUS4430727Nov 10, 1981Feb 7, 1984International Business Machines Corp.Storage element reconfigurationUS4528683May 25, 1982Jul 9, 1985Vdo Adolf Schindling AgCircuit for storing a multi-digit decimal numerical value of the distance traversed by a vehicleUS4530054Mar 3, 1982Jul 16, 1985Sperry CorporationProcessor-addressable timestamp for indicating oldest written-to cache entry not copied back to bulk memoryUS4562532May 24, 1982Dec 31, 1985Fujitsu LimitedMain storage configuration control systemUS4563752Jun 6, 1983Jan 7, 1986U.S. Philips CorporationSeries/parallel/series shift register memory comprising redundant parallel-connected storage registers, and display apparatus comprising a picture memory thus organizedUS4608671May 2, 1983Aug 26, 1986Hitachi, Ltd.Buffer storage including a swapping circuitUS4612640Feb 21, 1984Sep 16, 1986Seeq Technology, Inc.Error checking and correction circuitry for use with an electrically-programmable and electrically-erasable memory arrayUS4616311Apr 29, 1985Oct 7, 1986Tokyo Shibaura Denki Kabushiki KaishaData processing systemUS4638457May 28, 1982Jan 20, 1987Siemens AktiengesellschaftMethod and apparatus for the non-volatile storage of the count of an electronic counting circuitUS4663770Feb 24, 1986May 5, 1987Hughes Microlectronics LimitedNon-volatile counting circuit and method which provides for extended counter lifeUS4682287Aug 28, 1984Jul 21, 1987Nippondenso Co., Ltd.Electronic odometerUS4718041Jan 9, 1986Jan 5, 1988Texas Instruments IncorporatedEEPROM memory having extended lifeUS4803707Dec 21, 1987Feb 7, 1989Ncr CorporationNonvolatile electronic odometer with excess write cycle protectionUS4899272Oct 23, 1987Feb 6, 1990Chips & Technologies, Inc.Addressing multiple types of memory devicesUS4922456Apr 29, 1988May 1, 1990Scientific-Atlanta, Inc.Method of reducing wearout in a non-volatile memory with double bufferUS4924375Oct 23, 1987May 8, 1990Chips And Technologies, Inc.Page interleaved memory accessUS4943962Oct 28, 1988Jul 24, 1990Kabushiki Kaisha ToshibaNonvolatile semiconductor memory having page mode programming functionUS4947410Feb 23, 1989Aug 7, 1990Delco Electyronic Corp.Method and apparatus for counting with a nonvolatile memoryUS4953073Feb 6, 1986Aug 28, 1990Mips Computer Systems, Inc.Cup chip having tag comparator and address translation unit on chip and connected to off-chip cache and main memoriesUS5034926Aug 10, 1989Jul 23, 1991Kabushiki Kaisha ToshibaNon-volatile semiconductor memoryUS5043940Jul 17, 1989Aug 27, 1991Eliyahou HarariFlash EEPROM memory systems having multistate storage cellsUS5053990Feb 17, 1988Oct 1, 1991Intel CorporationProgram/erase selection for flash memoryUS5065364Sep 15, 1989Nov 12, 1991Intel CorporationApparatus for providing block erasing in a flash EPROMUS5095344Jun 8, 1988Mar 10, 1992Eliyahou HarariHighly compact eprom and flash eeprom devicesUS5103411Apr 5, 1990Apr 7, 1992Nippon Seiki Co., Ltd.Electronic odometer wherein medium order digit data addresses locations which store high and low order digit dataUS5134589Jul 23, 1990Jul 28, 1992Mitsubishi Denki Kabushiki KaishaSemiconductor memory device having a flash write functionUS5138580May 30, 1990Aug 11, 1992Gemplus Card InternationalMethod for the erasure of memory cells, device designed to implement it, and use of said method in a device with non-supplied memoryUS5155705Aug 13, 1991Oct 13, 1992Fujitsu LimitedSemiconductor memory device having flash write functionUS5163021Jul 22, 1991Nov 10, 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS5168465Jan 15, 1991Dec 1, 1992Eliyahou HarariHighly compact EPROM and flash EEPROM devicesUS5172338Apr 11, 1990Dec 15, 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS5193071Mar 3, 1992Mar 9, 1993Digital Equipment CorporationMemory apparatus for multiple processor systemsUS5210716Jul 23, 1990May 11, 1993Seiko Instruments Inc.Semiconductor nonvolatile memoryUS5222109Dec 28, 1990Jun 22, 1993Ibm CorporationEndurance management for solid state filesUS5245572Jul 30, 1991Sep 14, 1993Intel CorporationFloating gate nonvolatile memory with reading while writing capabilityUS5263003Nov 12, 1991Nov 16, 1993Allen-Bradley Company, Inc.Flash memory circuit and method of operationUS5267218Mar 31, 1992Nov 30, 1993Intel CorporationNonvolatile memory card with a single power supply inputUS5268870Aug 6, 1990Dec 7, 1993Eliyahou HarariFlash EEPROM system and intelligent programming and erasing methods thereforUS5270979Mar 15, 1991Dec 14, 1993Sundisk CorporationMethod for optimum erasing of EEPROMUS5272669Feb 20, 1991Dec 21, 1993Sundisk CorporationMethod and structure for programming floating gate memory cellsUS5280447Jun 19, 1992Jan 18, 1994Intel CorporationFloating gate nonvolatile memory with configurable erasure blocksUS5295255Feb 22, 1991Mar 15, 1994Electronic Professional Services, Inc.Method and apparatus for programming a solid state processor with overleaved array memory modulesUS5297148Oct 20, 1992Mar 22, 1994Sundisk CorporationFlash eeprom systemUS5303198Jul 5, 1991Apr 12, 1994Fuji Photo Film Co., Ltd.Method of recording data in memory card having EEPROM and memory card system using the sameUS5341489Apr 14, 1992Aug 23, 1994Eastman Kodak CompanyMemory card with programmable interleavingUS5357473Oct 6, 1993Oct 18, 1994Mitsubishi Denki Kabushiki KaishaSemiconductor storage system including defective bit replacementUS5371876Oct 14, 1993Dec 6, 1994Intel CorporationComputer system with a paged non-volatile memoryUS5388083Mar 26, 1993Feb 7, 1995Cirrus Logic, Inc.Flash memory mass storage architectureUS5430859Jul 26, 1991Jul 4, 1995Sundisk CorporationSolid state memory system including plural memory chips and a serialized busUS5544118Mar 7, 1995Aug 6, 1996Harari; EliyahouFlash EEPROM system cell array with defect management including an error correction schemeUS5548554Dec 28, 1994Aug 20, 1996Sgs-Thompson Microelectronics, S.R.L.Integrated programming circuitry for an electrically programmable semiconductor memory device with redundancyUS5572466Oct 6, 1993Nov 5, 1996Kabushiki Kaisha ToshibaFlash memory chipsUS5630093Apr 19, 1996May 13, 1997Intel CorporationDisk emulation for a non-volatile semiconductor memory utilizing a mapping tableUS5663901Sep 12, 1995Sep 2, 1997Sandisk CorporationComputer memory cards using flash EEPROM integrated circuit chips and memory-controller systemsUS5726937May 21, 1996Mar 10, 1998Norand CorporationFlash memory system having memory cacheUS5751997 *Jan 19, 1996May 12, 1998Apple Computer, Inc.Method and apparatus for transferring archival data among an arbitrarily large number of computer devices in a networked computer environmentUS5890192Nov 5, 1996Mar 30, 1999Sandisk CorporationConcurrent write of multiple chunks of data into multiple subarrays of flash EEPROMUS5912848Sep 26, 1997Jun 15, 1999Nokia Mobile Phones LimitedMethods and apparatus for efficiently managing flash memoryUS5930167Jul 30, 1997Jul 27, 1999Sandisk CorporationMulti-state non-volatile flash memory capable of being its own two state write cacheUS5963474Sep 25, 1998Oct 5, 1999Fujitsu LimitedSecondary storage device using nonvolatile semiconductor memoryUS6000006Aug 25, 1997Dec 7, 1999Bit Microsystems, Inc.Unified re-map and cache-index table with dual write-counters for wear-leveling of non-volatile flash RAM mass storageUS6034897Apr 1, 1999Mar 7, 2000Lexar Media, Inc.Space management for managing high capacity nonvolatile memoryUS6081447Mar 5, 1999Jun 27, 2000Sandisk CorporationWear leveling techniques for flash EEPROM systemsUS6085102 *Aug 29, 1997Jul 4, 2000Motorola, Inc.Method and apparatus for providing coverage in a selective messaging systemUS6141251Jan 28, 2000Oct 31, 2000Silicon Storage Technology, Inc.Non-volatile memory array having an index used in programming and erasingUS6149316Jan 29, 1997Nov 21, 2000Sandisk CorporationFlash EEprom systemUS6167483Aug 12, 1999Dec 26, 2000Mitsubishi Denki Kabushiki KaishaBlock erase type nonvolatile semiconductor memory deviceUS6189110 *Oct 27, 1997Feb 13, 2001International Business Machines CorporationDisk device and data reassignment methodUS6230233Sep 13, 1991May 8, 2001Sandisk CorporationWear leveling techniques for flash EEPROM systemsUS6381176May 15, 2001Apr 30, 2002Samsung Electronics Co., Ltd.Method of driving remapping in flash memory and flash memory architecture suitable thereforUS6535851 *Mar 24, 2000Mar 18, 2003Speechworks, International, Inc.Segmentation approach for speech recognition systemsUS6594183Jun 30, 1998Jul 15, 2003Sandisk CorporationWear leveling techniques for flash EEPROM systemsUS6675281Jan 22, 2002Jan 6, 2004Icreate Technologies CorporationDistributed mapping scheme for mass storage systemUS6763424Jan 19, 2001Jul 13, 2004Sandisk CorporationPartial block data programming and reading operations in a non-volatile memoryUS6831865Oct 28, 2002Dec 14, 2004Sandisk CorporationMaintaining erase counts in non-volatile storage systemsUS6973531Oct 28, 2002Dec 6, 2005Sandisk CorporationTracking the most frequently erased blocks in non-volatile memory systemsUS6985992Oct 28, 2002Jan 10, 2006Sandisk CorporationWear-leveling in non-volatile storage systemsUS7035967Oct 28, 2002Apr 25, 2006Sandisk CorporationMaintaining an average erase count in a non-volatile storage systemUS7039788Oct 28, 2002May 2, 2006Sandisk CorporationMethod and apparatus for splitting a logical blockUS7096313Oct 28, 2002Aug 22, 2006Sandisk CorporationTracking the least frequently erased blocks in non-volatile memory systemsUS7103732Oct 28, 2002Sep 5, 2006Sandisk CorporationMethod and apparatus for managing an erase count blockUS7234036Oct 28, 2002Jun 19, 2007Sandisk CorporationMethod and apparatus for resolving physical blocks associated with a common logical blockUS7254668Oct 28, 2002Aug 7, 2007Sandisk CorporationMethod and apparatus for grouping pages within a blockUS20020099904Jan 19, 2001Jul 25, 2002Conley Kevin M.Partial block data programming and reading operations in a non-volatile memoryDE2840305A1Sep 15, 1978Mar 27, 1980Siemens AgVerfahren zum programmieren von beschreibbaren festwertspeichernDE3200872A1Jan 14, 1982Jul 21, 1983Sartorius GmbhElectronic balanceDE19718479C1Apr 30, 1997Sep 24, 1998Siemens AgChip card with memory access maximization and protocolEP0349775A2Jun 6, 1989Jan 10, 1990Eliyahou HarariFlash eeprom memory systems and methods of using themEP0392895A2Mar 30, 1990Oct 17, 1990Sundisk CorporationFlash EEprom systemEP0398654A2May 15, 1990Nov 22, 1990Seiko Epson CorporationApparatus for writing data to an eepromEP0424191A2Sep 19, 1990Apr 24, 1991Sundisk CorporationDevice and method for defect handling in semi-conductor memoryEP0492106A1Nov 12, 1991Jul 1, 1992International Business Machines CorporationEndurance management for solid state filesEP0522780A2Jul 1, 1992Jan 13, 1993International Business Machines CorporationControl method for a computer memory deviceEP0544252A2Nov 25, 1992Jun 2, 1993Fujitsu LimitedData management system for programming-limited type semiconductor memory and IC memory card having the data management systemEP0569040A2May 10, 1993Nov 10, 1993Kabushiki Kaisha ToshibaMemory card deviceEP0615193A1Nov 30, 1992Sep 14, 1994Kabushiki Kaisha ToshibaMemory card deviceGB2251323A Title not availableGB2251324A Title not availableJPS5945695A Title not availableJPS58215794A Title not availableJPS58215795A Title not availableJPS60179857A Title not available* Cited by examinerNon-Patent CitationsReference1"Notification of Transmittal of the International Search Report or the Declaration", in corresponding PCT Application No. PCT/US03/32050, International Searching Authority, European Patent Office, Mar. 12, 2004, 7 pages.2Auclair, Daniel, "Optimal Solid State Disk Architecture for Portable Computers". SunDisk, Presented at the Silicon Valley PC Design Conference, Jul. 9, 1991, pp. 1-4.3Boxer, Aaron, "Where Buses Cannot Go," IEEE Spectrum, Feb. 1995, pp. 41-45.4CIPO Office Action mailed Jun. 17, 2008 in Chinese Application No. 200380104715.1.5Computer Technology Review, "Flash Memory for Top Speeds in Mobile Computing," vol. 12, No. 7, Jun. 1992, pp. 36-37.6EPO, "Communication Pursuant to Rule 44a EPC", Extended European Search Report in related European Application No. 06016209.6-2210 on Sep. 13, 2006, 5 pages.7EPO, "Communication Pursuant under Rule 71(3)", in related European Application No. 06016209.6-2210 on Mar. 31, 2008, 5 pages.8EPO, Communication under Rule 51(4) EPC mailed in related European Patent Application No. 03774734.2 on Mar. 22, 2006, 56 pages.9EPO/ISA, "Communication Pursuant to Article 96(2) EPC", Office Action Mailed in related European Application No. 06016209.6-2210 on Nov. 24, 2006, 1 pages.10EPO/ISA, "Communication Pursuant to Article 96(2) EPC", Office Action Mailed in related EuropeanApplication No. 03 774 734.2-2210 on Jul. 9, 2005, 3 pages.11Hwang et al., "Computer Architecture and Parallel Processing," McGraw Hill, 1984, p. 64.12Lahti et al., "Store Data in a Flash," BYTE, Nov. 1990, pp. 311-313, 315, 317-318.13Leibson, Steven H., "Nonvolatile, In-Circuit-Reprogrammable Memories" EDN Special Report, Jan. 3, 1991, pp. 89-97, 100, 102.14Nozaki et al., "A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application," IEEE Journal of Solid State Circuits, vol. 26, No. 4, Apr. 1991, pp. 497-501.15Torelli et al., "An Improved Method for Programming a Word-erasable EEPROM," Alta Fequenza, vol. 52, Nov. 1983, pp. 487-494.16USPTO, "Non-Final Office Action" issued in parent U.S. Appl. No. 10/686,399 Nov. 18, 2005, 26 pages.17USPTO, :"Notice of Allowance and Fee(s) Due" issued in parent U.S. Appl. No. 10/686,399 Jun. 2, 2006, 19 pages.18Williams, John G., "Asymmetric Memory Hierarchies," Communication for the Association for Computing Machinery, vol. 16, No. 4, Apr. 1973, pp. 213-322.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS7647470 *Aug 19, 2005Jan 12, 2010Sony CorporationMemory device and controlling method for elongating the life of nonvolatile memoryUS7685360Oct 19, 2006Mar 23, 2010Seagate Technology LlcMethods and structure for dynamic appended metadata in a dynamically mapped mass storage deviceUS7916421 *Oct 19, 2006Mar 29, 2011Seagate Technology LlcMethods and structure for recovery of write fault errors in a dynamically mapped mass storage deviceUS8036016 *Sep 1, 2009Oct 11, 2011Micron Technology, Inc.Maintenance process to enhance memory enduranceUS8169833Oct 1, 2009May 1, 2012Micron Technology, Inc.Partitioning process to improve memory cell retentionUS8250282 *May 14, 2009Aug 21, 2012Micron Technology, Inc.PCM memories for storage bus interfacesUS8274832Apr 18, 2011Sep 25, 2012Micron Technology, Inc.Dynamic polarization for reducing stress induced leakage currentUS8285946Dec 15, 2009Oct 9, 2012International Business Machines CorporationReducing access contention in flash-based memory systemsUS8300463 *Mar 18, 2010Oct 30, 2012Samsung Electronics Co., Ltd.Nonvolatile memory device and related programming methodUS8310347 *Feb 18, 2009Nov 13, 2012Texas Instruments Deutschland GmbhIncrementing counter with extended write enduranceUS8402202 *Jun 25, 2008Mar 19, 2013Samsung Electronics Co., Ltd.Input/output control method and apparatus optimized for flash memoryUS8446766Sep 27, 2012May 21, 2013Samsung Electronics Co., Ltd.Nonvolatile memory device and related programming methodUS8448046 *Oct 29, 2008May 21, 2013Silicon Motion, Inc.Memory access method capable of reducing usage rate of problematic memory blocksUS8495281Dec 4, 2009Jul 23, 2013International Business Machines CorporationIntra-block memory wear levelingUS8560770 *Nov 13, 2009Oct 15, 2013Seagate Technology LlcNon-volatile write cache for a data storage systemUS8564956May 5, 2011Oct 22, 2013Nexxus Lighting, IncorporatedApparatus and methods for thermal management of light emitting diodesUS8626991 *Jun 30, 2011Jan 7, 2014Emc CorporationMulti-LUN SSD optimization system and methodUS20080162796 *Dec 21, 2007Jul 3, 2008Genesys Logic, Inc.Method for performing static wear leveling on flash memoryUS20090037648 *Jun 25, 2008Feb 5, 2009Samsung Electronics Co., Ltd.Input/output control method and apparatus optimized for flash memoryUS20090206991 *Feb 18, 2009Aug 20, 2009Texas Instruments Deutschland GmbhIncrementing counter with extended write enduranceUS20100077132 *Oct 29, 2008Mar 25, 2010Silicon Motion, Inc.Memory devices and access methods thereofUS20100246266 *Mar 18, 2010Sep 30, 2010Samsung Electronics Co., Ltd.Nonvolatile memory device and related programming methodUS20110119442 *Nov 13, 2009May 19, 2011Seagate Technology LlcNon-volatile write cache for a data storage systemUS20120317347 *Aug 17, 2012Dec 13, 2012Emanuele ConfalonieriControl and operation of non-volatile memoryWO2010067361A1Dec 9, 2009Jun 17, 2010Amir BanMethod and device of managing a reduced wear memory* Cited by examinerClassifications U.S. Classification711/103, 711/165, 365/218, 711/202International ClassificationG06F12/02, G06F12/00, G06F13/00, G11C29/00, G11C16/34Cooperative ClassificationG06F12/0246, G11C16/3495, G11C16/349, G11C29/76, G06F2212/7211, G06F2212/1036European ClassificationG11C29/76, G11C16/34W2, G06F12/02D2E2Legal EventsDateCodeEventDescriptionDec 12, 2013ASAssignmentEffective date: 20131112Owner name: LONGITUDE FLASH MEMORY SYSTEMS S.A.R.L., LUXEMBOURFree format text: CHANGE OF NAME;ASSIGNOR:PS2 LUXCO S.A.R.L.;REEL/FRAME:031814/0068Dec 6, 2013ASAssignmentOwner name: PS2 LUXCO SARL, LUXEMBOURGFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PS3 LUXCO SARL;REEL/FRAME:031734/0555Effective date: 20130821Dec 5, 2013ASAssignmentOwner name: PS3 LUXCO SARL, LUXEMBOURGFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTELLIGENT INTELLECTUAL PROPERTY HOLDINGS LLC;REEL/FRAME:031723/0836Effective date: 20130821Aug 21, 2013ASAssignmentEffective date: 20130820Owner name: SANDISK CORPORATION, CALIFORNIAFree format text: SECURITY AGREEMENT;ASSIGNOR:INTELLIGENT INTELLECTUAL PROPERTY HOLDINGS LLC;REEL/FRAME:031074/0651Aug 8, 2013ASAssignmentOwner name: INTELLIGENT INTELLECTUAL PROPERTY HOLDINGS LLC., DFree format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ADDRESS OF THE ASSIGNOR IN THE ASSIGNMENT DOCUMENT PREVIOUSLY RECORDED ON REEL 030953 FRAME 0416. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANDISK TECHNOLOGIES, INC.;REEL/FRAME:030994/0046Effective date: 20130801Aug 6, 2013ASAssignmentEffective date: 20130801Owner name: INTELLIGENT INTELLECTUAL PROPERTY HOLDINGS LLC., DFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK TECHNOLOGIES, INC.;REEL/FRAME:030953/0416Oct 1, 2012FPAYFee paymentYear of fee payment: 4May 20, 2011ASAssignmentEffective date: 20110404Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026315/0218Owner name: SANDISK TECHNOLOGIES INC., TEXASMay 13, 2009ASAssignmentOwner name: SANDISK CORPORATION, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GONZALEZ, CARLOS J.;CONLEY, KEVIN M.;REEL/FRAME:022677/0961Effective date: 20031009RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google