Source: https://patents.google.com/patent/US8032711
Timestamp: 2018-04-24 08:43:52
Document Index: 401106108

Matched Legal Cases: ['Application No. 2007', 'Application No. 200710300796', 'Application No. 10', 'Application No. 10', 'Application No. 10', 'Application No. 10']

US8032711B2 - Prefetching from dynamic random access memory to a static random access memory - Google Patents
US8032711B2
US8032711B2 US11644358 US64435806A US8032711B2 US 8032711 B2 US8032711 B2 US 8032711B2 US 11644358 US11644358 US 11644358 US 64435806 A US64435806 A US 64435806A US 8032711 B2 US8032711 B2 US 8032711B2
US20080155196A1 (en )
US20080155196A1 true US20080155196A1 (en) 2008-06-26
US8032711B2 true US8032711B2 (en) 2011-10-04
WO2012172694A1 (en) * 2011-06-17 2012-12-20 富士通株式会社 Arithmetic processing unit, information processing device, and arithmetic processing unit control method
JPH11272552A (en) 1998-03-24 1999-10-08 Mitsubishi Electric Corp Bridge method, bus bridge and multiprocessor system
US20040133736A1 (en) 2003-01-03 2004-07-08 Samsung Electronics Co., Ltd. Memory module device for use in high-frequency operation
WO2004059720A1 (en) 2002-12-20 2004-07-15 International Business Machines Corporation Three-dimensional device fabrication method
US20060179236A1 (en) 2005-01-13 2006-08-10 Hazim Shafi System and method to improve hardware pre-fetching using translation hints
"Final Office Action for U.S. Appl. No. 11/286,585", (Aug. 4, 2008), Whole Document.
"Final Office Action for U.S. Appl. No. 11/374,936", (Jun. 29, 2009), Whole Document.
"First Office Action for Japanese Patent Application No. 2007-329083", (Mar. 4, 2010), Whole Document.
"Non-Final Office Action for U.S. Appl. No. 11/286,585", (Dec. 3, 2007), Whole Document.
"Non-Final Office Action for U.S. Appl. No. 11/374,936", (Nov. 12, 2008), Whole Document.
"Office Action for Chinese Patent Application No. 200710300796.2", (Nov. 13, 2009), with English Translation, Whole Document.
"Office Action for Korean Patent Application No. 10-2007-135086", (Feb. 26, 2010), Whole Document.
"Office Action for United Kingdom Application No. GB0724812.3 dated Jun. 5, 2009", Whole Document.
"Office Action with English Translation for German Application No. 10 2007 059 784.5-53 dated Jun. 9, 2009", Whole Document.
"Office Action with English Translation for German Patent Application No. 10 2007 059 784.5-53", (Feb. 14, 2011), Whole Document.
Beckerman, et al., "Early Load Address Resolution Via Register Tracking, ISCA, May 2000".
Black, et al., "3D Processing Technology and its Impact on iA32 Microprocessors", Proceedings of the IEEE Int'l Conference on Computer Design (ICCD'04), 3 pages.
Black, et al., "Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, Dec 13, 2006, pp. 469-479.", 69-479.
Collins, et al., "Dynamic Speculative Precomputation, ISM, Dec. 2001", Whole Document.
Collins, et al., "Speculative Precomputation: Long-Range Prefetching of Delinquent Loads, ISC", (2001), 14-25.
Genua, et al., "A Cache Primer", Freescale Semiconductor, Inc., 2004, AN2663, Rev. 1, Oct. 2004, pp. 1-15.
Gochman, et al., "Introduction to Intel Core Duo Processor Architecture", Intel Technology Journal vol. 10, Iss 02, May 15, 2006; ISSn 1535-864X, pp. 89-98.
Hassanein, et al., "Data Forwarding Through In-Memory Precomputation, ICS'04, Jun. 26-Jul. 1, 2004".
Kipo, "Non-Final Office Action for Korean Application No. 10-2007-0135086, and English Translation dated Sep. 16, 2009", Whole Document.
Kyle J. Nesbit and James E. Smith, "Data Cache Prefetching Using Global History Buffer," IEEE Computer Society, publication 0272-1732/05, Jan.-Feb. 2005, pp. 90-97. *
Mendelson, et al., "MP Implementation in Systems Based on the Intel Core Duo Processor", Intel Technology Journal ol. 10, Iss 02, May 15, 2006; ISSN 1535-864X, pp. 99-108.
Morrow, et al., "Three-Dimensional Wafer Stacking Via Cu-Cu bonding Integrated with 65-nm Strained-SiLow-k CMOS Technology", IEEE Electron Device Letters, vol. 27, No. 5, May 2006, pp. 335-337.
Nelson, et al., "A 3D Interconnect Methodology Applied to iA32-class Architectures for Performance Improvement through RC Mitigation", Intel Corp. 6 pages, (2004).
Pending U.S. Appl. No. 11/286,585, filed Nov. 22, 2005 (inventor: McCauley et al.).
Pending U.S. Appl. No. 11/374,936, filed Mar. 14, 2006 (Inventor Black et al.).
Puttaswamy, et al., "Implementing Caches in a 3D Technology for High Performance Processors", Georgia Institute of Technology; School of Electrical and computing engineering, College of Computing, 15 pages, (2005).
Puttaswamy, et al., "Implementing Cashes in a 3D Technology for High Performance Processors", Proceedings of 2005 IEEE International Confrence on Computer Design: VSLI in Computer and Processors (ICCD 2005), IEEE, 2005, 525-532.
Reed, et al., "Design Aspects of a Microprocessor Data Cache using 3D die Interconnect Technology", 2005 IEEE Int'l Conference on Integrated Circuit and Technology, pp. 15-18.
Rotenberg, et al., "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching, ISM, Dec. 2-4, 1996".
Search Report for counterpart foreign application P25147GB dated Mar. 20, 2008.
Y. K. Tsui et al., "Three-Dimensional Packaging for Multi-Chip Module with Through-the-Silicon Via Hole," Hong Kong University of Science and Technology, Kowloon, Hong Kong, China, 2003. *
Zilles, et al., "Understanding the Backward Slices of Performance Degrading Instructions, ISC, Jun. 12-14, 2000".
US8261004B2 (en) * 2008-06-23 2012-09-04 Samsung Electronics Co., Ltd. Stacked semiconductor memory device with compound read buffer
US20080155196A1 (en) 2008-06-26 application