Source: http://www.google.com/patents/US20040104485?dq=ininventor:oliver+ininventor:steele
Timestamp: 2016-07-27 02:31:37
Document Index: 798703777

Matched Legal Cases: ['art 1', 'art 2', 'art 3', 'art 1', 'art 2', 'art 3', 'art 1', 'art 2', 'art 3']

Patent US20040104485 - Semiconductor device having interconnection layer with multiply layered ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsThe semiconductor device comprises an interconnection layer 14 formed on a substrate 10, a cap insulation film 22 formed on the upper surface of the interconnection layer 14, and a sidewall insulation film which is formed on the side walls of the interconnection layer 14 and the cap insulation film 22...http://www.google.com/patents/US20040104485?utm_source=gb-gplus-sharePatent US20040104485 - Semiconductor device having interconnection layer with multiply layered sidewall insulation filmAdvanced Patent SearchPublication numberUS20040104485 A1Publication typeApplicationApplication numberUS 10/704,684Publication dateJun 3, 2004Filing dateNov 12, 2003Priority dateMar 30, 2001Also published asUS6703715, US6962863, US20020140100Publication number10704684, 704684, US 2004/0104485 A1, US 2004/104485 A1, US 20040104485 A1, US 20040104485A1, US 2004104485 A1, US 2004104485A1, US-A1-20040104485, US-A1-2004104485, US2004/0104485A1, US2004/104485A1, US20040104485 A1, US20040104485A1, US2004104485 A1, US2004104485A1InventorsYuji YokoyamaOriginal AssigneeFujitsu LimitedExport CitationBiBTeX, EndNote, RefManPatent Citations (14), Referenced by (12), Classifications (22), Legal Events (5) External Links: USPTO, USPTO Assignment, EspacenetSemiconductor device having interconnection layer with multiply layered sidewall insulation film
US 20040104485 A1Abstract
BACKGROUND OF THE INVENTION [0001] The present invention relates to a semiconductor device and a method for fabricating the semiconductor device, more specifically to a semiconductor device including sidewall insulation films for interconnection layers, which are suitable to open micronized contact holes between the interconnection layers. [0002] A DRAM (Dynamic Random Access Memory), which comprises memory cells each including one transfer transistor and one capacitor, may take a small area, and is a semiconductor memory suitable to be larger-scaled. As throughputs of electronic machines and instruments, etc. have been recently increased, DRAMs used in electronic machines and instruments have been rapidly micronized and larger-scaled. [0003] Steps of a conventional DRAM fabrication method up to the step of forming bit contacts will be explained with reference to FIGS. 12 to 14. FIGS. 12 to 14 are sectional views of the DRAM in the steps of the method, which show the method. The views of FIGS. 12 to 14 are sectional views in the direction of a bit line. [0004] First, a gate insulation film 102 of a silicon oxide film of, e.g., a 5 nm-thickness is formed on a silicon substrate 100 by, e.g., thermal oxidation. [0005] Next, an amorphous silicon film 104 of, e.g., a 70 nm-thickness, a tungsten film 106 of, e.g., a 45 nm thickness, and a silicon nitride film 108 of, e.g., a 200 nm-thickness are sequentially deposited on the entire surface by, e.g., CVD (Chemical Vapor Deposition). [0006] Next, these films are patterned in the same shape by lithography and etching. Thus, the gate electrode 112 having the upper surface covered by the silicon nitride film 108 and having the amorphous silicon film 104 and the tungsten film 106 laid one on the other is formed. [0007] Next, with the gate electrode 112 as a mask, ion implantation is performed to form a source/drain diffused layer 114 a, 114 b in the silicon substrate 100 on both side of the gate electrode 20 (FIG. 12A). [0008] Thus, a memory cell transistor including the gate electrode 112, the source/drain diffused layer 114 a, 114 b is formed on the silicon substrate 100. [0009] Next, a silicon nitride film 116 of, e.g., a 20 nm-thickness is formed on the entire surface by, e.g., CVD (FIG. 12B). [0010] Next, anisotropic etching is performed until the silicon substrate 100 is exposed to form a spacer insulation film 118 of the silicon nitride film on the side wall of the gate electrode 112 (FIG. 12C). [0011] Then, a barrier insulation film 120 of a silicon nitride film of, e.g., a 15 nm-thickness is formed on the entire surface by, e.g., CVD (FIG. 13A). [0012] Then, an inter-layer insulation film 122 of a BPSG (Boro-Phospho-Silicate Glass) of, e.g., an about 350 nm-thickness is formed on the entire surface by, e.g., CVD (FIG. 13B). [0013] Next, a step of the inter-layer insulation film 122 on the upper surface thereof is decreased by, e.g., reflow, and then the upper surface of the inter-layer insulation film 122 is polished until the silicon nitride film 108 is exposed, to be planarized (FIG. 13C). [0014] Next, a contact hole 124 is formed by lithography and etching down to the source/drain diffused layer 114 a in the inter-layer insulation film 122 and the gate insulation film 102 by self-alignment with the gate electrode 112 and the barrier insulation film 120 (FIG. 14A). [0015] Then, a plug of amorphous silicon is buried in the contact hole 124 opened in the inter-layer insulation film 122 (FIG. 14B). For example, an amorphous silicon film is deposited by, e.g., CVD and then etched back until the silicon nitride film 108 is exposed, to be thereby left selectively in the contact hole 124. Thus, the plug 126 is formed in the contact hole 124. [0016] Next, inter-layer insulation films 128 a, 128 b are sequentially formed of, e.g., silicon oxide film, etc. on the entire surface by, e.g., CVD. [0017] Next, a contact hole 130 is formed down to the plug 126 in the inter-layer insulation films 128 a, 128 b by lithography and etching. [0018] Then, a bit line 132 is formed on the inter-layer insulation film 128 b, connected to the plug 126 through the contact hole 130 (FIG. 14C). [0019] As described above, in the conventional DRAM fabrication method, the so-called self-alignment contact technique that the silicon nitride film 108 formed on the gate electrode 112, and the spacer insulation film 118 and the barrier insulation film 120 formed on the side wall of the gate electrode 112 are used as a stopper in opening the contact hole 120 has been widely used. Such self-alignment contact technique is widely used in fabricating not only DRAMs but also other memory devices, such as SRAMs, logistic devices, etc. [0020] However, the sidewall insulation film formed of the space insulation film 118 and the barrier insulation film 120 on the side wall of the gate electrode have been becoming thinner with recent more micronization of semiconductor devices for higher integration. Such thinning of the sidewall insulation film causes capacitance increase between interconnection layers and between interconnection layers and plugs. Even in a case that a metal material of low resistivity is used as a material forming the gate electrode, signal delay due to such parasitic capacitances have spoiled the merits of such metal material. [0021] It will be means for solving the above-described problem to make the sidewall insulation film as thick as possible in forming the sidewall insulation film. However, the sidewall insulation film is simply made thick, whereby a gap between adjacent sidewall insulation film is made small, which makes it difficult to form the contact hole between the layers. That is, when the sidewall insulation film is made thick, a gap 134 between the barrier insulation film 120 is made small as exemplified in FIG. 15. Such small gap 134 does not admit a reactive gas-for the etching to remove the barrier insulation film 120 at the bottom of the gap 134 so as to form the contact hole to arrive at the side wall of the gap 134. As a result, it is difficult to form the contact hole. [0022] When the gap 134 is small, a contact area where the plug 126 and the bit line 130 contact each other is made small, which results in contact resistance increase. [0023] Furthermore, at actual fabrication sites, it is necessary to ensure margins for fabrication deflections. Accordingly, the gap 134 will be made smaller. SUMMARY OF THE INVENTION [0024] An object of the present invention is to provide a semiconductor device whose parasitic resistance between interconnection layers is small and which includes a sidewall insulation film between the interconnection layers, which is easy for contact holes to be formed, and a method for fabricating the semiconductor device. [0025] The above-described object is achieved by a semiconductor device comprising: an interconnection layer formed above a substrate; a cap insulation film formed above the upper surface of the interconnection layer; and a sidewall insulation film which is formed on side walls of the interconnection layer and the cap insulation film, which includes at least 3 or more layers of insulation films, and which has a larger layer number at the side wall of the interconnection layer than at the side wall of the cap insulation film. [0026] The above-described object is also achieved by a semiconductor device comprising: an interconnection layer formed above a substrate; a cap insulation film formed above the upper surface of the interconnection layer; and a sidewall insulation film which is formed on side walls of the interconnection layer and the cap insulation film, which includes at least 3 or more layers of insulation films at least one of which has a dielectric constant different from those of the others, and which is thicker at the side wall of the interconnection layer than at the side wall of the cap insulation film. [0027] The above-described object is also achieved by a semiconductor device comprising: an interconnection layer formed above a substrate; a cap insulation film formed above the upper surface of the interconnection layer; and a sidewall insulation film which is formed on side walls of the interconnection layer and the cap insulation film, which includes a first insulation film having a height substantially equal to that of the cap insulation film and a second insulation film having a height equal to that of at least the interconnection layer, and which is thicker at the side wall of the interconnection layer than at the side wall of the cap insulation film. [0028] In the above-described semiconductor device it is possible that the sidewall insulation film includes a first insulation film provided on the side walls of the interconnection layer and the cap insulation film, a second insulation film provided on a lower region of the side wall of the first insulation film, and a third insulation film provided on an upper region of the side wall of the first insulation film and the side wall of the second insulation film. [0029] In the above-described semiconductor device it is possible that the sidewall insulation film includes a first insulation film provided on the side walls of the interconnection layer and the cap insulation film, a second insulation film provided on a side wall of the first insulation film and being thicker in a lower region than in an upper region, and a third insulation film provided on a side wall of the second insulation film. [0030] In the above-described semiconductor device it is possible that the first insulation film is provided on the side walls of the interconnection layer and the cap insulation film, and the second insulation film is provided on the lower region of the side wall of the first insulation film. [0031] In the above-described semiconductor device it is possible that the second insulation film is provided on the side wall of the interconnection layer, and the first insulation film is provided on the side wall of the second insulation film and the side wall of the cap insulation film. [0032] In the above-described semiconductor device it is possible that the second insulation film has an upper surface declined so as to be lower as spaced from the interconnection layer. [0033] In the above-described semiconductor device it is possible that the sidewall insulation film further includes a fourth insulation film formed on a part of the side wall of the interconnection layer. [0034] The above-described object is also achieved by a method for fabricating a semiconductor device comprising the steps of: forming above a substrate an interconnection layer having an upper surface covered by a cap insulation film; forming a first insulation film on the substrate with the cap insulation film and the interconnection layer formed on; forming a second insulation film whose etching rate is higher than that of the first insulation film on the first insulation film; anisotropically etching the second insulation film and the first insulation film to leave the first insulation film selectively on side walls of the interconnection layer and the cap insulation film and leave the second insulation film selectively on a lower region of a side wall of the first insulation film; and forming a third insulation film on an upper region of the side wall of the first insulation film and a side wall of the second insulation film. [0035] The above-described object is also achieved by a method for fabricating a semiconductor device comprising the steps of: forming above a substrate an interconnection layer having an upper surface covered by a cap insulation film; forming a first insulation film on the substrate with the cap insulation film and the interconnection layer formed on; forming a second insulation film whose etching rate is higher than that of the first insulation film on the first insulation film; anisotropically etching the second insulation film and the first insulation film to leave the first insulation film selectively on side walls of the interconnection layer and the cap insulation film and thin the second insulation film selectively in an upper region of a side wall of the first insulation film; and forming a third insulation film on an upper region of the side wall of the first insulation film and a side wall of the second insulation film. [0036] In the above-described method for fabricating a semiconductor device, it is possible that the method further comprises the steps of: forming a fourth insulation film; anisotropically etching the fourth insulation film and the third insulation film with the cap insulation film and the first to the third insulation films as a stopper to form a contact hole down to the substrate in the fourth insulation film and the third insulation film. [0037] In the above-described method for fabricating a semiconductor device, it is possible that the method further comprises the step of: removing the third insulation film in the contact hole after the step of forming a contact hole. [0038] The above-described object is also achieved by a method for fabricating a semiconductor device comprising the steps of: forming above a substrate an interconnection layer having an upper surface covered by a cap insulation film; forming a first insulation film on the substrate with the cap insulation film and the interconnection layer formed on; anisotropically etching the first insulation film to leave the first insulation film selectively on a side wall of the interconnection layer while exposing at least a part of a side wall of the cap insulation film; and forming a second insulation film on a side wall of the first insulation film and a side wall of the cap insulation film. [0039] In the specification, a “substrate” means a semiconductor substrate itself, such as a silicon substrate or others, and also a semiconductor substrate with transistors, interconnection layers, insulation films or others, formed on. [0040] As described above, according to the present invention, a sidewall insulation film is formed on the side walls of an interconnection layer and a cap insulation layer covering the upper surface of the interconnection layer, and the sidewall insulation film has a larger layer number of layers of insulation films at the side wall of the interconnection layer than at the side wall of the cap insulation film, so as to be thicker selectively at the side wall of the interconnection layer, whereby a parasitic capacitance between the interconnection layer and the electrode adjacent to the interconnection layer through the sidewall insulation film can be very small. The sidewall insulation film is thinner at the side wall of the cap insulation film than at the side wall of the interconnection layer, which facilitates etching for forming a contact hole in the interconnection layer. [0041] The sidewall insulation film is formed of two or more insulation films having dielectric constants different from each other. A first insulation film is of lower dielectric constant and functions to selectively thicken the sidewall insulation film at the side wall of the interconnection layer and to lower parasitic capacitance, whereby even in a case that another insulation film is a barrier insulation film of high dielectric constant, a parasitic capacitance between the interconnection layer and electrodes adjacent to the interconnection layer through the sidewall insulation film can be very low.
BRIEF DESCRIPTION OF THE DRAWINGS [0042] [0042]FIG. 1 is a diagrammatic sectional view of the semiconductor device according to a first embodiment of the present invention. [0043] FIGS. 2A-2C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which explain the method (Part 1). [0044] FIGS. 3A-3C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which explain the method (Part 2). [0045] FIGS. 4A-4C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which explain the method (Part 3). [0046] [0046]FIG. 5 is a diagrammatic sectional view of a modification of the semiconductor device according to the first embodiment of the present invention, which shows a configuration of the modification. [0047] [0047]FIG. 6 is a diagrammatic sectional view of the semiconductor device according to a second embodiment of the present invention, which shows a configuration of the semiconductor device. [0048] FIGS. 7A-7C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method (Part 1). [0049] FIGS. 8A-8C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method (Part 2). [0050] FIGS. 9A-9C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method (Part 3). [0051] [0051]FIG. 10 is a diagrammatic sectional view of the semiconductor device according to the present invention, which includes no barrier insulation film. [0052] [0052]FIG. 11 is a diagrammatic sectional view of the semiconductor device according to a modification of the embodiments of the present invention, which show a configuration thereof. [0053] FIGS. 12A-12C are sectional views of the conventional DRAM in the steps of a method for fabricating the DRAM up to forming a bit contact (Part 1). [0054] FIGS. 13A-13C are sectional views of the conventional DRAM in the steps of a method for fabricating the DRAM up to forming a bit contact (Part 2). [0055] FIGS. 14A-14C are sectional views of the conventional DRAM in the steps of a method for fabricating the DRAM up to forming a bit contact (Part 3). [0056] [0056]FIG. 15 is a diagrammatic sectional view of the conventional DRAM, which shows the thickening of the sidewall insulation film of the gate electrode interconnection.
[0093] The semiconductor device according to a second embodiment of the present invention and a method for fabricating the semiconductor device will be explained with reference to FIGS. 6, 7A-7C, 8A-8C, and 9A-9C. The same members of the present embodiment as those of the semiconductor device according to the first embodiment are represented by the same reference numbers not to repeat or to simplify their explanation. [0094] First, a configuration of the semiconductor device according to the present embodiment will be explained with reference to FIG. 6. [0095] The semiconductor device according to the present embodiment is characterized mainly in that the semiconductor device according to the first embodiment does not have the spacer insulation film and has the sidewall insulation film formed only of the lower spacer insulation film and the barrier insulation film. [0096] That is, as shown in FIG. 6, a lower spacer insulation film 44 of a silicon oxynitride film is formed on the side walls of a gate electrode 14 and a cap insulation film 22, covering selectively a lower region of the side wall. A barrier insulation film 28 of a silicon nitride film is formed on the side wall of the lower spacer insulation film 44 and the side wall of the cap insulation film 22 in a region where the cap insulation film 22 is not covered by the lower spacer insulation film 44. [0097] Thus, in the present embodiment as well, the sidewall insulation film can be made thickened selectively near the gate electrode. The lower spacer insulation film 44 is formed of silicon oxide film, whose dielectric constant is lower than that of silicon nitride film, whereby a parasitic capacitance can be further low. An etching gas can be easily admitted inbetween the gate electrodes 14, which facilitates the etching for forming a contact hole 42. The upper surface of the plug can have a large area, which allows for a margin for the connection to upper interconnections, such as a bit line 36, etc. [0098] It is preferable that the lower spacer insulation film 44 has a height substantially equal to that of at least the gate electrode 14, as has the lower spacer insulation film 28. [0099] Then, the method for fabricating the semiconductor device according to the present embodiment will be explained with reference to FIGS. 7A-7C, 8A-8C, and 9A-9C. The views of FIGS. 7A-7C, 8A-8C, and 9A-9C are sectional views of a DRAM along the bit line in the steps of the method for fabricating the DRAM. [0100] First, in the same way as in, e.g., the first embodiment, a memory cell transistor including the gate electrode 14 and a source/drain diffused layers 20 a, 20 b are formed on a silicon substrate 10 (FIG. 7A). [0101] Next, a silicon oxynitride film 46 of, e.g., 30 nm-thickness is formed on the entire surface by, e.g., CVD (FIG. 7B). The silicon oxynitride film 46 is to be the lower spacer insulation film 44. A material forming the lower spacer insulation film 44 may be an insulation film having a higher etching rate than the cap insulation film 22, and silicon oxide film, for example, can be used in place of silicon oxynitride film. [0102] Next, the silicon oxynitride film 46 is anisotropically etched by, e.g., RIE selectively with respect to the gate electrode 14 and the cap insulation film 22. Thus, the silicon oxynitride film 46 is left selectively on the side walls of the gate electrode 14 ad the cap insulation film 22 (FIG. 7C). [0103] The silicon oxynitride film 46 is anisotropically etched by RIE, whereby the upper surface of the silicon oxynitride film 46 is declined as spaced from the gate electrode 14. [0104] Next, the silicon oxynitride film 46 remaining on the side walls of the gate electrode 14 and the cap insulation film 22 is further anisotropically etched by, e.g., RIE. At this time, conditions for etching the silicon oxynitride film 46 are for higher selectivity for the cap insulation film 22, whereby the upper edge of the silicon oxynitride film 46 can be etched although the upper edge of the cap insulation film 22 is often slightly etched. Thus, the lower spacer insulation film 44 of the silicon oxynitride film 46 is formed on the side walls of the gate electrode 14 and the cap insulation film 22 (FIG. 8A). [0105] It is preferable that a height of the remaining lower spacer insulation film 44 is substantially equal to a height of at least the gate electrode 14, as is in the first embodiment. [0106] As described above, the lower spacer insulation film 44 covering the side wall near the gate electrode 14 is formed by utilizing an etching rate difference to thereby thicken the side wall insulation film, whereby the sidewall insulation film near the gate electrode 14 can be selectively thickened without decreasing a width of the upper part of the gap between adjacent sidewall insulation film. Accordingly, a parasitic capacitance generated between the gate electrode 14 and the plug 32 can be low without making the formation of the contact hole 42 difficult. A material of the lower spacer insulation 44 can have a lower dielectric constant than a material of the barrier insulation film 28, whereby a parasitic capacitance between the gate electrode 14 and the plug 32 can be further low. [0107] Next, the barrier insulation film 28 of a silicon nitride film of, e.g., a 15 nm-thickness is formed on the entire surface by, e.g., CVD (FIG. 8B). [0108] Then, the inter-layer insulation film 30 of a BPSG film of, e.g., an about 350 nm-thickness is formed on the entire surface by, e.g., CVD (FIG. 8C). Then, the surface step of the inter-layer insulation film 30 is mitigated by, e.g., reflow, and then the surface is polished by, e.g., CMP until the cap insulation film 22 is exposed to planarize the surface of the inter-layer insulation film 30. [0109] Next, the contact hole 42 is formed by lithography and etching in the inter-layer insulation film 30 down to the source/drain diffused layer 20 a by self-alignment with the gate electrode 14 and the barrier insulation film 28 (FIG. 9B). At this time, the gap is larger in the upper end of the sidewall insulation film than at the bottom, which easily admits an etching gas in the gap of the sidewall insulation film and facilitates opening the contact hole 42. [0110] Then, in the same way as in the first embodiment, the plug 32 of amorphous silicon is buried (FIG. 9C). Then, the inter-layer insulation films 34 a, 34 b and interconnection layers, such as a bit line 36, etc. electrically connected to the plug 32 are formed. Thus, the semiconductor device according to the present embodiment, which has the configuration shown in FIG. 6 is fabricated. [0111] As described above, according to the present embodiment, a film thickness of a lower region of the sidewall insulation film covering the side walls of the gate electrode 14 and the cap insulation film 22 is thickened by the lower spacer insulation film 44 selectively at a lower region, whereby a parasitic capacitance generated between the gate electrode 14 and the plug 32 can be low. The lower spacer insulation film 44 is formed of silicon oxynitride film, whose dielectric constant is lower than that of silicon nitride film, whereby the parasitic capacitance can be further low. [0112] The gap of the sidewall insulation film is larger on the side of the cap insulation film 22 than on the side of the gate electrode 14, which facilitates formation of the contact hole 42 for the plug 32 to be formed in. A margin for connecting the upper interconnection layers, such as the bit line, etc. can be large. The sidewall insulation film has a decreased thickness on the side of the cap insulation film 22, whereby a contact resistance can be low. A width of the gap between adjacent sidewall insulation film is larger on the side of the cap insulation film 22 than on the side of the gate electrode 14, which facilitates forming the contact hole 42 for the plug 32 to be buried in and allows for a large margin for the connection to the upper interconnection layers, such as the bit line, etc. The sidewall insulation film has a decreased thickness on the side of the cap insulation film 22, whereby a contact resistance can be low. [0113] (Modifications) [0114] The present invention is not limited to the above-described embodiments and can cover other various modifications. [0115] For example, in the above-described embodiments, the barrier insulation film 28 is formed after the lower spacer insulation film 26 or the lower spacer insulation film 44 has been formed, but the barrier insulation film 28 in the contact hole 42 may be selectively removed before the plug 32 is formed in the contact hole 42. The barrier insulation film 28 is used as a stopper in opening the contact hole 42, and, for the fabrication steps, may be removed after the contact hole 42 has been opened. [0116] The semiconductor device according to the first embodiment which has the barrier insulation film 28 in the contact hole 42 removed has the section configuration as exemplified in FIG. 10. As shown, the contact hole 42 can have a larger diameter by removing the barrier insulation film 28, whereby resistance value of the plug 32 itself, and contact resistance with respect to the bit line 36 and the source/drain diffused layer 20 a can be much decreased. [0117] In the above-described embodiments, the gate electrodes 14 have the so-called polymetal structure having the amorphous silicon film 16 and the tungsten film 18 laid one on the other. For removing damages caused by patterning the gate electrodes 14, often a selective oxide film is formed on the side wall of the amorphous silicon film 16. The present invention is applicable to semiconductor devices having the gate electrodes of such structure. [0118] For example, as shown in FIG. 11, it is possible that a gate electrode 14 is formed of a layer film of an amorphous silicon film 16, a tungsten nitride film 17 as a barrier metal layer, and a tungsten film 18, and has a silicon oxide film 48 selectively formed on the side wall of the amorphous silicon film 16, and the sidewall insulation film may be formed of a spacer insulation film 24, a lower spacer insulation film 26 and a barrier insulation film 28. The sidewall insulation film may have the configurations of the other embodiments. [0119] The present invention is applicable to not only semiconductor devices including gate electrodes of the polymetal structure, but also to semiconductor devices including gate electrodes of single layer structures of polycrystal silicon film and to semiconductor devices including gate electrodes of polycide structures of polycrystal silicon film and silicide film. [0120] In the above-described embodiments, configurations of the sidewall insulation film of the present invention, and methods for forming such sidewall insulation films have been described, but the present invention is applicable widely to opening by self-alignment contact holes with insulation films formed on upper surfaces and side walls of interconnection layers. Accordingly, in forming not only gate electrodes but also contact holes by self-alignment with bit lines other interconnection layers, the present invention is applicable to configurations of sidewall insulation films to be formed on the side walls of these interconnection layers, and methods for forming the configurations. Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4868617 *Apr 25, 1988Sep 19, 1989Elite Semiconductor & Sytems International, Inc.Gate controllable lightly doped drain mosfet devicesUS5182619 *Sep 3, 1991Jan 26, 1993Motorola, Inc.Semiconductor device having an MOS transistor with overlapped and elevated source and drainUS5221632 *Oct 25, 1991Jun 22, 1993Matsushita Electric Industrial Co., Ltd.Method of proudcing a MIS transistorUS5808347 *Feb 26, 1993Sep 15, 1998Matsushita Electric Industrial Co., Ltd.MIS transistor with gate sidewall insulating layerUS5814553 *May 9, 1996Sep 29, 1998United Microelectronics Corp.Method of fabricating self-align contact window with silicon nitride side wallUS5918125 *Sep 19, 1996Jun 29, 1999Macronix International Co., Ltd.Process for manufacturing a dual floating gate oxide flash memory cellUS6124621 *May 19, 1999Sep 26, 2000United Microelectronics Corp.Structure of a spacerUS6207519 *Sep 23, 1998Mar 27, 2001Samsung Electronics Co., LtdMethod of making semiconductor device having double spacerUS6291354 *May 21, 1999Sep 18, 2001United Microelectronics Corp.Method of fabricating a semiconductive deviceUS6323519 *Oct 23, 1998Nov 27, 2001Advanced Micro Devices, Inc.Ultrathin, nitrogen-containing MOSFET sidewall spacers using low-temperature semiconductor fabrication processUS6326270 *Oct 15, 1999Dec 4, 2001Samsung Electronics Co., Ltd.Methods of forming integrated circuit memory devices using masking layers to inhibit overetching of impurity regions and conductive linesUS6420250 *Mar 3, 2000Jul 16, 2002Micron Technology, Inc.Methods of forming portions of transistor structures, methods of forming array peripheral circuitry, and structures comprising transistor gatesUS6506655 *Mar 2, 2000Jan 14, 2003Stmicroelectronics S.A.Bipolar transistor manufacturing methodUS6740559 *Oct 31, 2001May 25, 2004Seiko Epson CorporationSemiconductor device comprising MIS field-effect transistor, and method of fabricating the same* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS7485967Feb 27, 2006Feb 3, 2009Sanyo Electric Co., Ltd.Semiconductor device with via hole for electric connectionUS7646100Jan 12, 2010Sanyo Electric Co., Ltd.Semiconductor device with penetrating electrodeUS7670955 *Jan 3, 2008Mar 2, 2010Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method of the sameUS7732925Feb 11, 2005Jun 8, 2010Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method thereofUS7750478Jun 12, 2007Jul 6, 2010Sanyo Electric Co., Ltd.Semiconductor device with via hole of uneven widthUS9165898Dec 30, 2008Oct 20, 2015Semiconductor Components Industries, LlcMethod of manufacturing semiconductor device with through holeUS20050189637 *Feb 11, 2005Sep 1, 2005Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method thereofUS20060087042 *Oct 25, 2005Apr 27, 2006Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method of the sameUS20060108691 *Oct 28, 2005May 25, 2006Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method of the sameUS20060202348 *Feb 27, 2006Sep 14, 2006Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method thereofUS20080132038 *Jan 3, 2008Jun 5, 2008Sanyo Electric Co., Ltd.Semiconductor device and manufacturing method of the sameUS20090124078 *Dec 30, 2008May 14, 2009Sanyo Electric Co., Ltd.Method of manufacturing semiconductor device with through hole* Cited by examinerClassifications U.S. Classification257/774, 257/776, 438/629, 257/E23.134, 257/E21.507, 438/619, 257/635International ClassificationH01L21/768, H01L21/28, H01L21/8242, H01L27/108, H01L23/522, H01L21/60, H01L23/31Cooperative ClassificationH01L2924/0002, H01L21/76897, H01L2924/19041, H01L23/3192, H01L29/6656European ClassificationH01L29/66M6T6F10, H01L21/768S, H01L23/31P12Legal EventsDateCodeEventDescriptionDec 9, 2008ASAssignmentOwner name: FUJITSU MICROELECTRONICS LIMITED, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021976/0089Effective date: 20081104Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021976/0089Effective date: 20081104Apr 8, 2009FPAYFee paymentYear of fee payment: 4Jul 9, 2010ASAssignmentOwner name: FUJITSU SEMICONDUCTOR LIMITED, JAPANFree format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024651/0744Effective date: 20100401Mar 7, 2013FPAYFee paymentYear of fee payment: 8Apr 27, 2015ASAssignmentOwner name: SOCIONEXT INC., JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:035507/0851Effective date: 20150302RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services