Source: https://patents.google.com/patent/US20070002251A1/en
Timestamp: 2019-03-26 17:52:32
Document Index: 596632785

Matched Legal Cases: ['Application No. 2005', 'arts 190', 'arts 190', 'art 190', 'arts 190', 'arts 190', 'arts 190', 'arts 190', 'arts 190', 'arts 190']

US20070002251A1 - Thin film transistor array panel and method for manufacturing the same - Google Patents
US20070002251A1
US20070002251A1 US11/480,680 US48068006A US2007002251A1 US 20070002251 A1 US20070002251 A1 US 20070002251A1 US 48068006 A US48068006 A US 48068006A US 2007002251 A1 US2007002251 A1 US 2007002251A1
US11/480,680
US8018411B2 (en
2005-07-04 Priority to KR10-2005-0059673 priority Critical
2005-07-04 Priority to KR20050059673A priority patent/KR101152128B1/en
2006-07-03 Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
2006-07-03 Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHANG, HAK-SUN, DO, HEE-WOOK, KIM, HYUN-WUK, UM, YOON-SUNG, YOO, SEUNG-HOO
2007-01-04 Publication of US20070002251A1 publication Critical patent/US20070002251A1/en
2011-09-13 Publication of US8018411B2 publication Critical patent/US8018411B2/en
A liquid crystal display device having a first substrate and a second substrate facing the first substrate, a liquid crystal layer interposed between the first substrate and the second substrate, a pixel electrode formed over the first substrate, a common electrode formed over the first substrate with insulating from the pixel electrode, wherein a portion of the common electrode overlaps with the pixel electrode, includes a gray voltage generator generating a plurality of gray voltages, an image signal modification assembly configured to receive a first image signal, a second image signal, and a third image signal for subsequent three frames and modify the second image signal based on the first image signal and the third image signal, and a data driver configured to provide a data voltage selected from the plurality of gray voltages to the pixel electrode corresponding to the modified signal in the image signal modification assembly. A longitudinal axis of the liquid crystal molecule is inclined at an angle with a longitudinal pixel electrode.
This application claims priority to Korean Patent Application No. 2005-0059673 filed on Jul. 4, 2005, the disclosure of which is hereby incorporated herein by reference in its entirety for all purposes.
The present invention relates generally to liquid crystal displays (LCDs) and a method of driving the same.
A liquid crystal display (LCD) is one of the most widely used flat panel displays. An LCD includes two panels provided with field-generating electrodes (i.e., a pixel electrode and a common electrode) and a liquid crystal (LC) layer interposed therebetween. The LCD displays images by applying voltages to the field-generating electrodes to generate an electric field in the LC layer, which determines orientations of LC molecules in the LC layer to adjust polarization of incident light.
For wide viewing angles, a vertical alignment (VA) mode LCD device having cutouts in the field-generating electrodes or protrusions on the field-generating electrodes, an in-plane switching (IPS) mode LCD device, and a fringe filed switching filed (FFS) mode LCD device have been developed.
IPS mode LCD devices and FFS mode LCD devices include the pixel electrode and the common electrode having an insulating layer therebetween on the same panel. The pixel electrode and the common electrode overlap to generate a storage capacitance, thereby reducing an aperture ratio (i.e., area which transmits light) of displaying image and decreasing luminance.
In the meantime, for decreasing a response time, LC molecules in IPS mode and FFS mode LCDs are aligned to have a pre-twist angle without applying voltage. However, this pre-twisting angle reduces the rotation angle range, thereby decreasing luminance.
Accordingly, there is need for decreasing a response time and increasing luminance at the same time.
The present invention provides a LCD device and a method for driving thereof, which may increase a response speed of LC molecules and reduce a loss of luminance of LCD device. In an exemplary LCD device according to the present invention, the LCD device includes a first substrate, a second substrate facing the first substrate, a liquid crystal layer interposed between the first substrate and the second substrate, a pixel electrode formed over the first substrate, a common electrode formed over the first substrate with insulating from the pixel electrode, where a portion of the common electrode overlaps with the pixel electrode, a gray voltage generator generating a plurality of gray voltages, an image signal modification assembly configured to receive a first image signal, a second image signal, and a third image signal for subsequent three frames and modify the second image signal based on the first image signal and the third image signal, and a data driver configured to provide a data voltage selected from the plurality of gray voltages to the pixel electrode corresponding to the modified signal in the image signal modification assembly. A longitudinal axis of the liquid crystal molecule can be inclined at an angle with respect to the length of the pixel electrode. The angle can be greater than 0 degree and less than or equal to 10 degrees.
The image signal modification assembly generates a first modified image signal based on the first image signal and the second image signal, and then generates a second modified image signal based on the first modified image signal and the third image signal.
In another exemplary LCD device according to the invention, the LCD display device includes a first substrate and a second substrate facing with the first substrate, a liquid crystal layer interposed between the first substrate and the second substrate, a pixel electrode formed over the first substrate, a common electrode formed over the second substrate that is insulated from the pixel electrode, where a portion of the common electrode overlaps with the pixel electrode, a gray voltage generator generating a plurality of gray voltages, an image signal modification assembly configured to receive a first image signal, a second image signal, and a third image signal for subsequent three frames, and generate a first modified signal based on the first image signal and the second image signal and a second modified signal based on the first modified signal and the third image signal, a data driver configured to provide a data voltage selected from the plurality of gray voltages to the pixel electrode corresponding to the second modified signal in the image signal modification assembly. A longitudinal axis of the liquid crystal molecule can be inclined at an angle with respect to a longitudinal axis of the pixel electrode.
The angle can be less than 0 degrees and greater than or equal to 10 degrees. The pixel electrode can have a bent portion.
The second modified signal is equal to a first correction constant when the first modified signal is less than a first value and the third image signal is larger than a second value. The second modified signal is equal to the sum of the first modified signal and a second correction constant when the first modified signal is less than a first value and the third image signal is larger than a second value. The second modified signal is equal to the first modified signal when the first modified signal is larger than the first value or the third image signal is less than the second value. The modified first signal is larger than the second image signal when the first signal is less than the second image signal.
The image signal modification assembly can include a first frame memory configured to output the second image signal and store the third image signal, a second frame memory configured to output the first image signal and the store the second image signal, a first modification unit configured to generate the first modified signal based on the second image signal from the first frame memory and the first image signal from the second frame memory, and a second modification unit configured to generate the second modified signal based on the first modified signal from the first modification unit and the third image signal.
In another exemplary of LCD device, the LCD device can include a first substrate and a second substrate facing with the first substrate, a common electrode formed over either the first substrate or the second substrate, a pixel electrode formed over the same substrate where the common electrode is formed, a liquid crystal layer interposed between the first substrate and the second substrate, a gray voltage generator generating a plurality of gray voltages, an image signal modification assembly configured to receive a first image signal, a second image signal, and a third image signal for subsequent three frames, and generate a first modified signal based on the first image signal and the second image signal and a second modified signal based on the first modified signal and the third image signal, and a data driver configured to provide a data voltage selected from the plurality of gray voltages to the pixel electrode corresponding to the second modified signal in the image signal modification assembly. A longitudinal axis of the liquid crystal molecule is inclined at an angle with respect to a longitudinal axis of the pixel electrode. The angle can be greater than zero and less than or equal to ten degrees.
The pixel electrode and the common electrode can have transverse parts and longitudinal parts, wherein the longitudinal part has a bent shape.
The longitudinal parts of the pixel electrode can be disposed alternately with and in parallel with the longitudinal parts of the common electrode.
In a exemplary method of driving a LCD device including a pixel electrode and a common electrode formed over a same substrate, a plurality of pixels defined by a gate line and a data line, a liquid crystal molecule aligned between the pixel electrode and the common electrode, where the liquid crystal molecule is inclined at a range of angle larger than zero and less than or equal to ten degrees with a longitudinal direction of the pixel electrode according to the invention, the method comprises generating a plurality of gray voltages, receiving a first image signal, a second image signal, and a third image signal for subsequent three frames, generating a first modified signal based on the first image signal and the second image signal, generating a second modified signal based on the first modified signal and the third image signal, selecting a data voltage from the plurality of gray voltages corresponding to the second modified signal, and providing the data voltage to the pixel.
Generating the second modified signal further includes comparing the first modified signal with a first value, comparing the third image signal with a second value, and generating the second modified signal based on the comparison results. The second modified signal has a first correction constant when the first modified signal is less than the first value and the third image signal is larger than the second value. The second modified signal is equal to the first modified signal when the first modified signal is equal or larger than the first value, or the third image signal is equal or less than the second value. The second modified signal is equal to the sum of the first modified signal and a second correction constant when the first modified signal is less than the first value, or the third image signal is larger than the second value.
The first modified signal is equal or larger than the second image signal when the first image signal is less than the second image signal.
FIG. 2 is an equivalent circuit of a pixel of the LCD device of FIG. 1 according to an embodiment of the present invention;
FIG. 3 is a plan view of a thin film transistor (TFT) array panel for an LCD device according to an embodiment of the present invention;
FIG. 4A is a cross-sectional view taken along the line IVA-IVA of the TFT array panel of FIG. 3;
FIG. 4B is a cross-sectional view taken along the line IVB-IVB′-IVB″ of the TFT array panel of FIG. 3;
FIG. 5 is a block diagram of an image signal modification assembly according to an embodiment of the present invention;
FIG. 6 is a flow chart illustrating an operation of the image signal modification assembly of FIG. 5;
FIG. 7 is a modified image signal according to an embodiment of the present invention;
FIG. 8 shows luminance corresponding to the modified image signal of FIG. 7;
FIG. 9 is a block diagram of an image signal modification part according to another embodiment;
FIG. 10 is a flow chart illustrating an operation of the image signal modification part of FIG. 9;
FIG. 11 shows a modified image signal according to another embodiment of the present invention;
FIG. 12 is a plan view of a TFT array panel for a LCD device according to another embodiment of the present invention;
FIG. 13 is a cross-sectional view taken along the line XXI-XXI′-XXI″ of the TFT array panel of FIG. 12;
FIG. 14 is a plan view of a TFT array panel for a LCD device according to another embodiment of the present invention;
FIG. 15A is a cross-sectional view taken along the line XXIIIA-XXIIIA′ of the TFT array panel of FIG. 14; and
FIG. 15B is a cross-sectional view taken along the line XXIIIB-XXIIIB′-XXIIIB″ of the TFT array panel of FIG. 14.
FIG. 1 is a block diagram of an LCD device according to an embodiment of the present invention, and FIG. 2 is an equivalent circuit of a pixel which is formed in a liquid crystal panel assembly 300 of the LCD device shown in FIG. 1.
Referring to FIG. 1, a LCD device includes a liquid crystal panel assembly 300, a gate driver 400, a data driver 500, a gray voltage generator 800 connected to data driver 800, and a signal controller 600. Liquid crystal panel assembly 300 includes gate lines G1-Gn, data lines D1-Dm, and a plurality of pixel arranged in a matrix. As shown in FIG. 2, liquid crystal panel assembly 300 includes a first substrate 100, a second substrate 200, a liquid crystal layer 3 therebetween.
Gate lines G1-Gn carry gate signals and extend substantial parallel to one another, in a horizontal direction along rows of pixels. Data lines D1-Dm carry data signals and extend substantial parallel to one another, in a vertical direction along columns of pixels.
Each pixel includes a switch device Q, a liquid crystal capacitor CLC, and a storage capacitor CST.
Switch device Q is a TFT formed on first substrate 100. A control terminal of the TFT and an input terminal is connected to an associated gate line Gi and an an associated data line Dj respectively. An output terminal of the TFT is connected to liquid crystal capacitor CLC and storage capacitor CST.
A pixel electrode 191 and a common electrode 131 formed on first substrate 100, and liquid crystal layer 3 between pixel electrode 191 and common electrode 131 form liquid crystal capacitor CLC. Pixel electrode is connected to switch device Q and common electrode formed on whole first substrate 100 is provided with a common voltage Vcom.
Pixel electrode 191 and common electrode 131 overlap to forms a storage capacitor CST with an insulating layer therebetween as a dielectric layer.
Each pixel displays one of a set of primary color (space divided type), or displays alternately a set of primary color (time divided type) to realize desired images with mixing primary colors. An exemplary set of primary colors includes three primary colors: red, green, and blue. The display of images is obtained by the combination of the three primary colors.
As an example of space divided type, a color filter 230 representing one of primary color is formed on second substrate 200 corresponding to pixel electrode 191. In one embodiment, color filter 230 can be formed under or over pixel electrode 191 formed on first substrate 100.
At least one of polarizer (not shown) is provided on the outer surface of liquid crystal panel assembly 300.
Referring to FIG. 1, gray voltage generator 800 generates two set of gray voltages corresponding to luminance. One set has positive values to common voltage Vcom, and another set has negative values to common voltage Vcom. Gray voltages are provided to data driver as standard data voltages.
Gate driver 400 provides gate signals to gate lines G1-Gn, where the gate signals are either Voff (a voltage sufficient to turn off the associated transistor) or Von (a voltage sufficient to turn on the associated transistor).
Data driver 500 provides to data lines D1-Dm data voltages, which are selected from the gray voltages generated by gray voltage generator 800. Data voltages are provided to pixel electrode 191 of FIG. 2 through switch device Q. The voltage difference of data voltage and common voltage Vcom is a pixel voltage (i.e. voltage charging liquid crystal capacitor CLC).
The LC molecules between pixel electrode 191 and common electrode 131 are aligned variously depending on the pixel voltage to adjust polarization of incident light. The light polarization alteration changes light transmittance through the liquid crystal panel assembly with at least one of polarizer, thereby changing luminance of the liquid crystal panel assembly.
A pixel voltage (i.e. black voltage Vb) for displaying black color having lowest gray level and a pixel voltage (i.e. white voltage Vw) for displaying white color having highest gray level determine the lower and the upper limit of the data voltages. For a normally black LCD device, black voltage Vb is a minimum pixel voltage, and white voltage Vw is a maximum pixel voltage. If desired, maximum pixel voltage is larger than 6V.
In one embodiment of a normally black LCD device, when pixel voltages have a range of 0V to 7.3V for desired luminance, and common voltage Vcom is 0V, positive gray voltages have a range of 0V to 7.3V, and negative gray voltages have a range of −7.3V to 0V. For example, 8 bit image signal displays “0” gray level to “255” gray level. “0” gray level corresponds to 0V, and “255” gray level corresponds to 7.3V or −7.3V.
The range of pixel voltages and gray voltages can be adjusted depending on the characteristic of LCD device.
The following description is generalized for a normally black LCD device.
In some embodiments, gate driver 400 and/or data driver 500 are included in chips mounted directly on liquid crystal panel assembly 300, or on flexible printed circuit films. In some embodiments, gate driver 400 and/or data driver 500 can be integrated on liquid crystal panel assembly 300.
Signal controller 600 controls gate driver 400 and data driver 500.
Input image signals (e.g., R, G, and B signals), and input control signals, such as a vertical synchronization signal Vsync to activate a frame, a horizontal synchronization signal Hsync to activate a line, a main clock MCLK and a data enable signal DEfrom an external graphic controller (not shown), are provided to signal controller 600. Signal controller 600 generates gate control signals CONT1 and data control signals CONT2 by processing input control signals. Signal controller 600 also converts input image signals R, G, and B to image signal DAT suitable for display panel 300.
Gate control signals CONT1 include a scanning start signal to initiate scanning a gate-on voltage Von and at least one clock signal for controlling the output time of the gate-on voltage Von. The gate control signals CONT1 may include a plurality of output enable signals for defining the duration of the gate-on voltage Von.
The data control signals CONT2 include a horizontal synchronization start signal for initiating data transmission for a group of pixels Px, a load signal instructing data driver 500 to apply the data voltages to the data lines D1-Dm, a inversion signal instructing a polarity of data voltage against the common voltage and a data clock signal.
Data driver 500 is provided with a set of image signals DAT for a row of pixels responsive to the data control signal CONT2. Data driver 500 converts the image signals DAT to data voltages by selecting gray voltages corresponding to the image signals DAT from gray voltage generator 800. Data voltages are applied to the associated data lines D1-Dm.
Gate driver 400 provides the gate-on voltage Von to the associated gate lines G1-Gn responsive to the gate control signal CON1 from signal controller 600 to turn on the associated switch device Q connected to the gate lines G1-Gn. Data voltages from data lines D1-Dm are provided to the associated pixel electrode through the switch device Q.
The orientation of LC molecules in the LC layer between the pixel electrode and the common electrode is adjusted depending on the voltage difference (i.e. pixel voltage) between the data voltage applied to the pixel electrode and the common voltage applied to the common electrode, thereby adjusting polarization of incident light. The polarized light changes the light transmittance through the polarizer on the surface of liquid crystal panel assembly 300, thereby the pixel displays the luminance (i.e. gray) corresponding to the image signals DAT.
By repeating this procedure for each row of pixels during horizontal periods 1H which means a period of a horizontal synchronization signal, all gate lines G1-Gn are sequentially supplied with the gate-on voltage Von during a frame to apply the data voltages to all of pixels.
During next frame, the polarity of the pixel is inversed to that of the previous frame.
A liquid crystal panel assembly according to an embodiment of the present invention will be described in detail with reference to FIGS. 3 to 4B.
FIG. 3 is a plan view of a TFT array panel for an LCD device. FIG. 4A is a cross-sectional view taken along the line IVA-IVA-IVA of FIG. 3. FIG. 4B is a cross-sectional view taken along the line IVB-IVB′-IVB″ of FIG. 3.
A plurality of gate lines 121 and common electrodes 131 are formed on an insulating substrate 110, such as a transparent glass or a plastic.
Gate lines 121 carry gate signals and extend in a transverse direction. Gate electrodes 124 protrude from gate lines 121. Each gate line 121 includes an end portion 129 having a relatively large area for contact with an external device or an output of gate driving circuit (e.g., formed on substrate 110 or external).
Common electrode 131 is supplied with a common voltage. Common electrode 131 extends in a transverse direction and is disposed between gate lines 121. Common electrode 131 has longitudinal cutouts 132.
Gate line 121 can be formed of a metal such as Al, Ag, Cu, Mo, Cr, Ta, Ti, or alloys thereof. Gate lines 121 may have a multi-layered structure including two layers having different physical characteristics. Lower film may be made of low resistivity metal such as Al, Cu, Ag or alloys thereof for reducing signal delay or voltage drop in gate lines 121. Upper film may be made of a material such as Mo, Mo alloy (MoW alloy) or Cr, which have good physical, chemical, and electrical contact characteristics with other materials such as indium tin oxide (ITO) and indium zinc oxide (IZO). An exemplary combination of the lower film material and the upper film material is Cr and Al alloy, or Al alloy and Mo alloy, respectively. Gate lines 121 can be made of various metal or conductive materials.
Common electrode 131 can be formed of a transparent conductive material such as indium tin oxide (ITO) or indium zinc oxide (IZO).
The later sides of gate lines 121 and common electrodes 131 are inclined at angles in the range about 30 to about 80 degrees relative to the surface of substrate 110. A gate insulating layer 140 such as silicon nitride SiNx or silicon oxide SiOx is formed on gate lines 121 and common electrodes 131. Gate insulating layer 140 prevents a short circuit between gate lines 121 and common electrodes 131, and insulates gate lines 121 and common electrodes 131 from a upper conductive layer.
Semiconductors 151 such as hydrogenated amorphous silicon or polysilicon is formed on gate insulating layer 140. Each semiconductor 151 extends in a longitudinal direction and has a plurality of projections 154 protruding toward gate electrode 124.
A plurality of ohmic contact stripes 161 and ohmic contact islands 165 (e.g., made of silicide or n+ hydrogenated amorphous silicon highly doped with n type impurities such as phosphorous) are formed on semiconductors 151. Each ohmic contact stripe 161 has a plurality of protrusions 163. Protrusions 163 and ohmic contact islands 165 are disposed on projections 154 of semiconductor 151 and are spaced apart from each other with respect to gate electrodes 124. The lateral sides of semiconductors 151 and ohmic contacts 161 and 165 form a taper structure and are inclined at angles in the range about 30 to about 80 degrees relative to the surface of substrate 110.
A plurality of data lines 171 and drain electrodes 175 are formed on ohmic contacts 161 and 165. The data lines 171 transmit data signals and extend in a substantially longitudinal direction across gate line 121. Each data line 171 has a source electrode 173 branching toward drain electrode 175, with each data line 171 having an end portion 179 having a relatively large area for contact with other layers or external devices to receive a data signal from an external circuit.
Each pair of source electrodes 173 and drain electrodes 175 is separated from each other and facing each other with respect to a gate electrode 124 therebetween. Agate electrode 124, a source electrode 173, and a drain electrode 175, along with the semiconductor projection 154 form a TFT. A channel of the TFT is formed on the projection 154 between the source electrode 173 and the drain electrode 175.
Data lines 171 and drain electrodes 175 may be formed of a refractory metal such as Mo, Cr, Ta, Ti, and alloys thereof, and may have a single or a multi layered structure as described similarly for the gate line 121. In an exemplary embodiment, the data line 171 can have a multi layered structure including a lower layer of Cr, Mo, or alloys thereof and an upper layer of Al alloy, or a lower layer of Mo, an intermediate layer of Al, and an upper layer of Mo.
Semiconductor 151 has the same shape as the data line 171, the drain electrode 175, and the underlying ohmic contacts 161 and 165. However, the semiconductor 151 of semiconductor stripe 151 include some exposed portions, which are not covered with data lines 171 and drain electrodes 175, such as the portions located between source electrodes 173 and drain electrodes 175.
A passivation layer 180 is formed on the data lines 171 and the drain electrodes 175, exposed portion of semiconductor 151 and the gate insulating layer 140. Passivation layer 180 is made of an inorganic material such as silicon nitride and silicon oxide. In one embodiment, passivation layer 180 has a double-layered structure of a lower inorganic layer and an upper organic layer.
Passivation layer 180 has a plurality of contact holes 185 and 182 to expose at least a portion of the drain electrodes 175 and the end portions 179 of the data lines 171 respectively. Also, a plurality of contact holes 181 for exposing the end portion 129 of the gate line 121 are formed through the passivation layer 180 and the gate insulating layer 140.
A plurality of pixel electrodes 190 and the contact assistants 81 and 82, which may be made of IZO or ITO, are formed on passivation layer 180.
Pixel electrodes 190 includes branch electrodes 191 a and connection electrode 191 b. Branch electrodes 191 extending in a longitudinal direction have a bent shape and connection electrode 191 b connects branch electrodes 191 a. Branch electrodes 191 a are inclined at an angle of φS with respect to data lines 171. Branch electrodes 191 have bent portions at the center, resulting in upper branches and lower branches relative to center portion between gate lines 121. Upper branches extend obliquely from an upper right side to a lower left side. Lower branches extend obliquely from an upper left side to a lower right side. Pixel electrode 191 overlaps with the associated common electrode 131.
The overlapping area between common electrode 131 and data lines 171 forms a parasitic capacitor to delay a data signal. To reduce this problem, a portion of overlapping area is removed and remaining portions connect neighboring common electrodes.
Pixel electrode 191 is connected physically and electrically to the drain electrode 175 through the contact hole 185 to receive a data voltage (i.e. data signal). Referring to FIG. 4A, pixel electrode 191 provided with the data voltage and common electrode 131 provided with a common voltage generate an electric field having a horizontal component and a vertical component relative to substrate 110 in LC layer(not shown) disposed between the pixel electrode 190 and the common electrode 131, thereby rotating and tilting LC molecules. The orientation of LC molecules adjusts a polarization of incident light. The pixel electrode 191 and the common electrode 131 form a liquid crystal capacitor CLC, which stores applied voltages after turn-off of the TFT. A storage capacitor may be formed in parallel to the LC capacitor to enhance the capability of storing electrical charges. The storage capacitors are also implemented by overlapping pixel electrodes 191 and common electrode 131 along with passivation 180 and gate insulating layer 140 interposed between them.
The contact assistants 81 and 82 are connected to the end portions 129 and 179 of the gate lines 121 and the data lines 171, respectively, through the contact holes 181 and 182, respectively. The contact assistants 81 and 82 protect the end portions 129 and 179, and enhance adhesion of the end portions 129 and 179 with external devices. The contact assistants 81 and 82 are optional elements and can be connected to external devices through an anisotropic conductive film (not shown) or, if integrated at the TFT array panel 100, to the wire lines of a corresponding integrated gate driving circuit or a corresponding integrated data driving circuit.
The inner surfaces on the substrates 100 and 200 of FIG. 2 are coated with alignment films (not shown) which help LC molecules maintain an initial horizontal orientation. The coated alignment films are treated by rubbing process or UV irradiation to align LC molecules in a direction.
Referring to FIG. 3, according to an embodiment of the present invention, after alignment treatment such as rubbing process, longitudinal axis of LC molecule 31 a disposed over the area corresponding to the upper branches of branch electrodes 191 a is inclined at initial twist angle φS in a count-clockwise direction. Longitudinal axis of LC molecule 31 b disposed over the area corresponding to the lower branches of branch electrodes 191 b is inclined at initial twist angle φS in a clockwise direction. LC molecule 31 a rotates in a count-clockwise direction, and LC molecule 31 b rotates in a clockwise direction due to the initial twist angle φS. Accordingly, two domains are caused to widen viewing angle.
The initial twist angle φS is an angle between the longitudinal axis of LC molecule and the branch electrode of the pixel electrode without applying the pixel voltage. In one embodiment, the initial twist angle φS is larger than 0 degree and less than or equal to 10 degree.
The initial angle affects an initial rotation force as the following equation (1).
N=2ΔεEsin(2φS) (1)
where Δε is a dielectric anisotropy of LC molecule, E is an electric field applied to LC molecule, and φS is an initial twist angle.
When the initial angle φS is 0 degree to reduce the initial rotation force, the response speed of LC molecules decreases. When the initial angle φS is larger than 10 degree, response speed of LC molecule increases, but effective retardation of light decreases to reduce the luminance of a LCD device.
Accordingly, an embodiment of the present invention reduces the maximum initial twist angle φS as like the above description to improve the luminance of LCD device and provides a driving method to increase a response speed of LC molecules.
Referring to FIGS. 5 and 6 a driving method according to an embodiment of the present invention will be described in detail.
FIG. 5 is a block diagram of an image signal modification assembly for a LCD device according to an embodiment of the present invention.
An image signal modification assembly 610 includes a signal receiver 611, a first frame memory 613, a second frame memory 615, a first modification unit 617, and a second modification unit 619. Image signal modification assembly 610 is formed in signal controller 600 or a portion of image signal modification assembly 610 is formed in signal controller 600.
Signal receiver 611 receives an input image signal IN+1 for next frame from an external graphic controller such as input image signal R, G, and B of FIG. 1. Signal receiver 611 converts the input image signal IN+1 into an image signal gN+1 which has a processable form in image signal modification assembly. The image signal gN+1 is provided to first frame memory 613 and second modification unit 619.
First frame memory 613 is connected to signal receiver 611. First frame memory 613 outputs a stored present image signal gN (i.e. image signal for nth frame) to second frame memory 615, and receives a next image signal gN+1 (i.e. image signal for (n+1)th frame) from signal receiver 611. The next image signal gN+1 is stored in first frame memory 613.
Second frame memory 615 is connected to first frame memory 613. Second frame memory 615 outputs a stored previous image signal 9 N−1 (i.e. image signal for (n−1)th frame) to first modification unit 617, and receives the present image signal gN from first frame memory 613. The present image signal gN is stored in second frame memory 615.
In another embodiment, one frame memory can output a stored previous image signal gN−1 and a present image signal gN to first modification unit 617, and receives and stores a next image signal gN+1 from signal receiver 611.
First modification unit 615 is connected to first frame memory 613 and second frame memory 615. First modification 615 receives the present image signal gN from first frame memory 613 and the previous image signal gN−1 from second frame memory 615. First modification 615 modifies the present image signal gN based on the previous image signal gN-1 and outputs a first modified signal gN′ to second modification unit 619.
Second modification unit 619 is connected to signal receiver 611 and first modification unit 619. Second modification unit 619 receives the next image signal gN+1 from signal receiver and first modified signal gN′ from first modification unit 617. Second modification unit 619 modifies first modified signal gN′ based on the next image signal gN+1 to generate and output a second modified signal gN″ to data driver 500 of FIG. 1.
FIG. 6 is a flow chart for illustrating an operation of first modification unit 617 and second modification unit 619 of FIG. 5.
At S10, first modification unit 617 starts to operate.
At S20, first modification unit 617 reads the previous image signal gN−1 and the present image signal gN. Second modification unit 619 reads the next image signal gN+1.
At S30, first modification unit 617 recognizes and classifies a pair of the previous image signal gN−1 and the present image signal gN, and extracts a standard data for modification from a look-up-table (not shown) corresponding to the pair. First modification unit 617 processes the extracted standard data to generate first modification signal gN′. The standard data for modification can be adjusted through an experiment. According to an embodiment of the present invention, when the previous image signal gN−1 is less than the present image signal gN, first modified signal gN′ is determined to have a larger value than the present image signal gN. When the difference between the previous image signal gN−1 and the present image signal gN is within a determined range, first modified signal gN′ has a equal value to the present image signal gN. However, when the present image signal gN has a maximum gray level (i.e. white gray), for example, when the present image signal gN with 8 bit signal is “255” gray level (i.e. maximum gray for 8 bit image signal), the standard data for modification is determined so that first modified signal gN′ has a “255” gray level.
At S40, Second modification unit 619 compares first modified signal gN′ with a first value (value 1), and then compares next image signal gN+1 with a second value (value2). The value 1 and the value 2 are constant as a standard value.
At S50, as a result of comparison at S40, when first modified signal gN′ is less than the value 1 and next image signal gN+1 is larger than the value 2, first modified signal gN′ is added with a correction value a to generate second modified signal gN″. Otherwise, second modified signal gN″ has a constant β irrespective of first modified value gN′. The correction value α can be determined depending to first modified signal gN′ and next image signal gN+1.
Meanwhile, at S60, as a result comparison at S40, when first modified signal gN′ is larger than the value 1, or next image signal gN+1 is less than the value 2, second modified signal gN″ has an equal value to first modified signal gN′ (S60).
After outputting second modified signal gN″ at S70, the above procedures are repeated for a next frame.
FIG. 7 is a modified signal generated according to an embodiment of the present invention, and FIG. 8 shows luminance corresponding to the modified signal.
Referring to FIG. 7, an image signal for (n−1)th frame and an image signal for nth frame has “0” gray level. An image signal for (n+1)th and (n+2)th frame has “255” gray level which is a maximum gray (white gray). A data voltage corresponding to gray level is represented in an absolute value.
The first modified signal for nth frame has a “0” gray level because there is no difference between gray levels of (n−1)th frame and nth frame.
The first modified signal for (n+2)th frame has a “255” gray level because the gray levels of (n+1)th frame is maximum gray. The first modified signal for (n+1)th frame has “255” gray level because the gray for (n+1)th frame has a maximum gray level.
In this embodiment, the value 1 is set up as “40” gray level, and the value 2 is set up as “210” gray level. At S50, the second modified signal is constant value β and β is equal to “91” gray level. The second modified signal for nth frame has a “91”, and the second modified signal for (n+1)th frame is equal to the level of the first modified signal. If a range of gray voltage is from 0.0 V to 7.3 V, a data voltage adapted to be applied to a associated pixel electrode for (n−1)th frame is a minimum voltage 0.0 V (i.e. black voltage Vb). A data voltage for nth frame is 2.6V (Vp) and a data voltage for (n+1)th frame is a maximum voltage 7.3V (i.e. white voltage Vw). Even though a gray level for nth frame is “0”, the data voltage 2.6V for nth frame is applied to the pixel electrode through the operation of the image signal modification assembly, thereby pre-rotating LC molecules in nth frame for (n+1)th frame with a white gray to improve the response speed of LC molecules in (n+1)th frame. Accordingly, a target luminance (i.e. white gray) is achieved rapidly in (n+1)th frame as shown in FIG. 8.
According to the embodiment of the present invention, a pre-tilting voltage in nth frame is provided to a pixel electrode to increase a response speed for (n+1)th frame without increasing initial twist angle φS of FIG. 3. Also, limitation of initial twist angle φS of FIG. 3 reduce a loss of luminance of LCD device.
FIG. 9 is a block diagram of an image signal modification assembly according to another embodiment of the present invention.
An image signal modification assembly 630 includes a signal receiver 631, a frame memory 633 connected to signal receiver 631, and a modification unit 635 connected to signal receiver 631 and frame memory 633. Signal controller 600 of FIG. 1 can include a whole of image signal modification assembly 630 or a portion of image signal modification assembly 630.
Signal receiver 631 receives an input image signal IN for a present frame from an external graphic controller, and converts the input image signal IN into a present image signal gN (i.e. image signal for nth frame) which can be processed in image signal modification assembly. The image signal gN is provided to frame memory 633 and modification unit 635.
Frame memory 633 outputs a stored previous image signal gN−1 (i.e. image signal for (n−1)th frame) to modification unit 635. Frame memory 633 receives the present image signal gN from signal receiver 631 and stores the present image signal gN.
Modification unit 635 receives the present image signal gN from signal receiver 631 and the previous image signal gN−1 from frame memory 633. Modification unit 635 modifies the present image signal gN based on the previous image signal gN−1 to generate a modified image signal gN′. Modified image signal gN′ outputs to data driver 500 of FIG. 1.
FIG. 10 is a flow chart for illustrating an operation of modification unit 635 of FIG. 9.
At S100, modification unit 635 starts to operate. At S110, modification unit 635 receives and reads the previous image signal gN−1 from frame memory 633 and the present image signal gN from signal receiver 631. At S120, modification unit 635 compares the previous image signal gN−1 with a third value (value 3) and the present image signal gN with a fourth value (value 4). The value 3 and the value 4 are constant as a standard value.
At S130, as a result of comparison at S120, when the previous image signal gN−1 is less than the value 3, and the present image signal gN is larger than the value 4, a modified image signal gN′ with a constant γ is generated.
Meanwhile, at S140, as a result comparison at S120, when the previous image signal gN−1 is larger than the value 3, or the present image signal gN is less than the value 4, a modified image signal gN′ is generated depending on the previous image signal gN−1 and the present image signal gN according to the same method of generating the first modified image signal of FIG. 7.
At S150, after outputting modified signal gN′, the above procedures are repeated for a next frame. FIG. 11 shows a modified signal generated according to an embodiment of the present invention.
Referring to FIG. 11, an image signal for (n−1)th frame has “0” gray (i.e. black gray), an image signal for nth frame has “255” gray (i.e. white gray) and an image signal for nth frame has “255” gray. A data voltage corresponding to gray level is represented in an absolute value in this embodiment.
In this embodiment, the value 3 is set up as “40” gray level, and the value 4 is set up as “210” gray level. At S130, the constant value γ as modified image signal gN′ has “91” gray level. The modified signal for nth frame has “91” gray level, and the modified signal for (n+1)th frame has “255” gray level. If a range of gray voltage is from 0.0V to 7.3 V, a data voltage adapted to be applied to a associated pixel electrode for (n−1)th frame is a minimum voltage 0.0V (i.e. black voltage Vb). A data voltage for nth frame is 2.6V (Vp) and a data voltage for (n+1)th frame is a maximum voltage 7.3V (i.e. white voltage Vw).
According to this embodiment of the present invention, when a black gray in nth frame changes into a white gray in (n+1)th frame, the data voltage 2.6V for nth frame is applied to the pixel electrode to pre-rotate LC molecules in nth frame to improve the response speed of LC molecules in (n+1)th frame without an overshoot voltage for (n+1)th frame. Also, a maximum gray voltage is used as a white gray voltage to reduce a loss of gray.
Also, using a frame memory instead of two frame memories results in reduce a manufacturing cost according to this embodiment of the present invention.
FIG. 12 is a plan view of a TFT array panel for an LCD device according to another embodiment of the present invention. FIG. 13 is a cross-sectional view taken along the line XXI-XXI′-XXI″ of FIG. 12.
Referring to FIGS. 12 and 13, a plurality of gate lines 121 and common electrode lines 131 a and 131 b are formed on an insulating substrate 110, such as a transparent glass or a plastic.
Gate line 121 carries gate signal and extends in a transverse direction. Gate electrode 124 protrudes from gate line 121. Gate line 121 can include an end portion (not shown) having a relatively large area for contact with an external device or an output of gate driving circuit (e.g., formed on substrate 110 or external).
Common electrode lines 131 a and 131 b is supplied with a common voltage. Common electrode lines 131 a and 131 b are located between gate lines 121. Common electrode lines 131 a and 131 b are adjacent gate lines 121 and extend in parallel with gate lines 121. Common electrode lines 131 a and 131 b includes a plurality of common electrodes 131 c. Common electrodes 131 c extend obliquely from common electrode lines 131 a and 131 b to connect common electrode lines 131 a and 131 b.
Common electrodes 131 c are inclined at an angle of φS with respect to data lines 171. Common electrodes 131 c have upper branches and lower branches relative to center portion between gate lines 121. Upper branches extend obliquely from an upper right side to a lower left side. Lower branches extend obliquely from an upper left side to a lower right side.
Gate lines 121, common electrode lines 131 a and 131 b, and common electrodes 131 c are formed in a same layer. Gate lines 121, common electrode lines 131 a and 131 b, and common electrodes 131 c are formed of Al or Al alloys. Gate lines 121, common electrode lines 131 a and 131 b, and common electrodes 131 c may have a multi-layered structure including Cr, Ti, Ta, Mo, or alloys thereof as an upper layer on a lower layer of Al or Al alloys. For example, the double-layered structure has an upper Cr and a lower AlNd. For a three-layered structure, a conductive layer containing Al is uses as an intermediate layer.
The lateral sides of gate lines 121, common electrode lines 131 a and 131 b, and common electrode 131 c are tapered so that subsequent layers to be deposited will conform, without a break, to the underlying structure.
A gate insulating layer 140 such as silicon nitride SiNx or silicon oxide SiOx is formed on gate lines 121, common electrodes lines 131 a and 131 b, and common electrodes 131 c.
Semiconductors 151 such as hydrogenated amorphous silicon or polysilicon is formed on gate insulating layer 140. Semiconductor 151 extends in a longitudinal direction and has a plurality of projections 154 protruding toward gate electrode 124.
A plurality of ohmic contact stripes 161 and ohmic contact islands 165 (e.g., made of silicide or n+ hydrogenated amorphous silicon highly doped with n type impurities such as phosphorous) are formed on semiconductor 151. Each ohmic contact stripe 161 has a plurality of protrusions 163. Protrusions 163 and ohmic contact islands 165 are disposed on projections 154 of semiconductor 151 and are spaced apart from each other with respect to gate electrodes 124. The lateral sides of semiconductors 151 and ohmic contacts 161 and 165 form a taper structure relative to the surface of substrate 110.
A plurality of data lines 171 and a plurality of pixel electrodes 190 a and 190 b are formed on ohmic contacts 161 and 165.
The data lines 171 carry data signals and extend in a substantially longitudinal direction across gate lines 121 and common electrode lines 131 a and 131 b. Each data line 171 has a “U” shape of source electrode 173 branching toward gate electrode 124, with each data line 171 having an end portion (not shown) having a relatively large area for contact with other layers or external devices to receive a data signal from an external circuit.
Pixel electrodes 190 a and 190 b are formed in a pixel area defined by gate lines 121 and data lines 171 and ohmic contact island 165. Pixel electrodes 190 a and 190 b includes transverse parts 190 a and longitudinal parts 190 b. Transverse part 190 a extends in parallel with an adjacent gate line 121, and longitudinal parts 190 b extend at an angle φS relative to data lines 171. A portion of transverse parts 190 a can overlap gate lines 121. Longitudinal parts 190 b connect transverse parts 190 a, and are disposed alternately and in parallel with common electrodes 131 c. Longitudinal parts 190 b have upper longitudinal parts and lower longitudinal parts relative to center portion between gate lines 121. Upper longitudinal parts extend obliquely from an upper right side to a lower left side. Lower longitudinal parts extend obliquely from an upper left side to a lower right side.
A portion of transverse parts 190 b extends toward semiconductor projections 154 to form a drain electrode 175. Each pair of source electrodes 173 and drain electrodes 175 is separated from each other and facing each other with respect to a gate electrode 124 therebetween. Agate electrode 124, a source electrode 173, and a drain electrode 175, along with the semiconductor projection 154 form a TFT. A channel of the TFT is formed on the projection 154 between the source electrode 173 and the drain electrode 175.
Semiconductor 151 has the same shape as the data line 171, the drain electrode 175, and the underlying ohmic contacts 161 and 165. However, the projections 154 of semiconductor 151 include some exposed portions, which are not covered with data lines 171 and drain electrodes 175, such as the portions located between source electrodes 173 and drain electrodes 175. Thus, while the ohmic contacts 161 and 165 have the same shape as the data line 171 and the drain electrode 175, the semiconductor 151 is exposed between the source electrode 173 and the drain electrode 175.
Data line 171 and source electrode 173 may be formed of indium zinc oxynitride (IZON), indium tine oxynitride (ITON), a double-layered structure having a lower film such as ITO and IZO and a upper film such as IZON and ITON.
Pixel electrodes 190 a and 190 b can be formed of the same layer as data lines 171 and source electrodes 173.
A passivation layer 180 is formed on the data lines 171, the pixel electrodes 190 a and 190 b, and gate insulating layer 140. Passivation layer 180 is made of an inorganic material such as silicon nitride and silicon oxide. In one embodiment, passivation layer 180 may be formed of a photosensitive material having sufficient flatness characteristics or a low dielectric material such as a-Si:C:O and a-Si:O:F.
The passivation layer 180 has a plurality of contact holes 182 to expose at the end portions of the data lines 171. Also, a plurality of contact holes (not shown) for exposing the end portion of the gate line 121 are formed through the passivation layer 180 and the gate insulating layer 140.
Referring to FIG. 12, longitudinal axis of LC molecule 31 a disposed over the area corresponding to the upper longitudinal part of pixel electrodes 190 a is inclined at initial twist angle φS in a count-clockwise direction. Longitudinal axis of LC molecule 31 b disposed over the area corresponding to the lower longitudinal part of pixel electrodes 190 b is inclined at initial twist angle φS in a clockwise direction. LC molecule 31 a rotates in a count-clockwise direction, and LC molecule 31 b rotates in a clockwise direction due to the initial twist angle φS. Accordingly, two domains are caused to widen viewing angel.
Also, the initial twist angle φS is an angle between a rubbing direction R and a longitudinal axis S of the upper longitudinal part or the lower longitudinal part of the pixel electrodes 190 a and 190 b without applying a pixel voltage. In one embodiment, the initial twist angle φS is larger than 0 degree and 10 degree or less.
Accordingly, an embodiment of the present invention reduces the maximum initial twist angle φS to improve the luminance of LCD device and provides the driving method as the above to increase a response speed of LC molecules.
FIG. 14 is a plan view of a TFT array panel for a LCD device according to another embodiment of the present invention. FIGS. 15A to 15B are cross-sectional views taken along the line XXIIIA-XXIIIA and XXIIIB-XXIIIB′ respectively.
The TFT array panel according to this embodiment is similar to the TFT array panel as shown in FIGS. 3 to 4B except a shape of a semiconductor 151 and a shape of a pixel electrode 191. Accordingly, duplicated explanation is not required.
Semiconductor 151 has substantially the same shape as a data line 171. A portion of semiconductor 151 is exposed between a source electrode 173 and a drain electrode to form a channel.
Branch electrodes 191 a of pixel electrode 191 extends in parallel with data lines 171. A rubbing direction R is inclined at an angle φS with a longitudinal axis S of branch electrodes 191 a. LC molecules 31 a and 31 b is aligned along the rubbing direction R to form an initial twist angle φS with the longitudinal direction S of branch electrodes 191 a. In one embodiment, the initial twist angle φS is larger than 0 degree and 10 degree or less.
Accordingly, the embodiments of the present invention improve luminance and a response speed of a LCD device using IPS mode or FFS mode.
a common electrode formed over the first substrate with insulating from the pixel electrode, wherein a portion of the common electrode overlaps with the pixel electrode;
an image signal modification assembly configured to receive a first image signal, a second image signal, and a third image signal for subsequent three frames and modify the second image signal based on the first image signal and the third image signal; and,
a data driver configured to provide a data voltage selected from the plurality of gray voltages to the pixel electrode corresponding to the modified signal in the image signal modification assembly;
wherein a longitudinal axis of the liquid crystal molecule is inclined at an angle with respect to a longitudinal axis of the pixel electrode.
2. The liquid crystal display device of claim 1, wherein the image signal modification assembly generates an initial modified image signal based on the first image signal and the second image signal, and then modifies the second image signal base on the initial modified image signal and the third image signal.
3. The liquid crystal display device of claim 1, wherein the angle is larger than 0 degree and less than or equal to 10 degrees.
a first substrate and a second substrate facing with the first substrate;
a common electrode formed over the second substrate with insulating from the pixel electrode, wherein a portion of the common electrode overlaps with the pixel electrode;
an image signal modification assembly configured to receive a first image signal, a second image signal, and a third image signal for subsequent three frames, and generate a first modified signal based on the first image signal and the second image signal and a second modified signal based on the first modified signal and the third image signal; and
a data driver configured to provide a data voltage selected from the plurality of gray voltages to the pixel electrode corresponding to the second modified signal in the image signal modification assembly,
5. The liquid crystal display device of claim 4, wherein the angle is larger than 0 degree and less than or equal to 10 degrees.
6. The liquid crystal display device of claim 4, wherein the pixel electrode has a bent portion.
7. The liquid crystal display device of claim 4, wherein the second modified signal is equal to a first correction constant when the first modified signal is less than a first value, and the third image signal is larger than a second value.
8. The liquid crystal display device of claim 4, wherein the second modified signal is equal to the sum of the first modified signal and a second correction constant when the first modified signal is less than a first value, and the third image signal is larger than a second value.
9. The liquid crystal display device of claim 7 or claim 8, wherein the second modified signal is equal to the first modified signal when the first modified signal is larger than the first value or the third image signal is less than the second value.
10. The liquid crystal display device of claim 9, wherein the modified first signal is larger than the second image signal when the first signal is less than the second image signal.
11. The liquid crystal display device of claim 4, wherein the image signal modification assembly comprises:
a first frame memory configured to output the second image signal and store the third image signal;
a second frame memory configured to output the first image signal and the store the second image signal;
a first modification unit configured to generate the first modified signal based on the second image signal from the first frame memory and the first image signal from the second frame memory; and,
a second modification unit configured to generate the second modified signal based on the first modified signal from the first modification unit and the third image signal.
12. The liquid crystal display device of the claim 4, wherein a portion of the pixel electrode and a portion of the common electrode overlap to form a storage capacitor.
a first substrate and a second substrate facing with the first substrare;
a common electrode formed over either the first substrate or the second substrate;
a pixel electrode formed over the same substrate where the common electrode is formed;
an image signal modification assembly configured to receive a first image signal, a second image signal, and a third image signal for subsequent three frames, and generate a first modified signal based on the first image signal and the second image signal and a second modified signal based on the first modified signal and the third image signal; and,
wherein a longitudinal axis of the liquid crystal molecule is inclined at an angle with a longitudinal axis of the pixel electrode.
14. The liquid crystal display device of claim 13, wherein the angle is larger than 0 degree and less than or equal to 10 degrees.
15. The liquid crystal display device of claim 13, wherein the pixel electrode and the common electrode have transverse parts and longitudinal parts, wherein the longitudinal part has a bent shape.
16. The liquid crystal display device of claim 13, wherein the longitudinal parts of the pixel electrode are disposed alternately with and in parallel with the longitudinal parts of the common electrode.
17. A method for driving a liquid crystal display device including a pixel electrode and a common electrode formed over a same substrate, a plurality of pixel defined by a gate line and a data line, a liquid crystal molecule aligned between the pixel electrode and the common electrode, wherein the liquid crystal molecule is inclined at a range of angle larger than 0 degree and less than or equal to 10 degrees with a longitudinal direction of the pixel electrode comprising:
receiving a first image signal, a second image signal, and a third image signal for subsequent three frames;
generating a first modified signal based on the first image signal and the second image signal;
generating a second modified signal based on the first modified signal and the third image signal;
selecting a data voltage from the plurality of gray voltages corresponding to the second modified signal; and,
providing the data voltage to the pixel.
18. The method of claim 17, wherein generating the second modified signal further comprises:
comparing the first modified signal with a first value;
comparing the third image signal with a second value; and,
generating the second modified signal based on the comparison results.
19. The method of claim 18, wherein the second modified signal has a first correction constant when the first modified signal is less than the first value and the third image signal is larger than the second value.
20. The method of claim 19, wherein the second modified signal is equal to the first modified signal when the first modified signal is equal or larger than the first value, or the third image signal is equal or less than the second value.
21. The method of claim 18, wherein the second modified signal is equal to the sum of the first modified signal and a second correction constant when the first modified signal is less than the first value, or the third image signal is larger than the second value.
22. The method of claim 21 or claim 21, wherein the first modified signal is equal or larger than the second image signal when the first image signal is less than the second image signal.
US11/480,680 2005-07-04 2006-07-03 Thin film transistor array panel and method for manufacturing the same Active 2029-10-06 US8018411B2 (en)
KR10-2005-0059673 2005-07-04
KR20050059673A KR101152128B1 (en) 2005-07-04 2005-07-04 Thin film transistor array panel and driving method thereof
US20070002251A1 true US20070002251A1 (en) 2007-01-04
US8018411B2 US8018411B2 (en) 2011-09-13
ID=37589033
US11/480,680 Active 2029-10-06 US8018411B2 (en) 2005-07-04 2006-07-03 Thin film transistor array panel and method for manufacturing the same
US (1) US8018411B2 (en)
KR (1) KR101152128B1 (en)
US20090086146A1 (en) * 2007-09-28 2009-04-02 Seiko Epson Corporation Liquid crystal device and electronic apparatus
US20090122247A1 (en) * 2007-11-14 2009-05-14 Jong-Woong Chang Array substrate and display panel having the same
US20090195491A1 (en) * 2008-02-01 2009-08-06 Nec Electronics Corporation Multi-domain display device
US20090207366A1 (en) * 2008-02-18 2009-08-20 Dong-Gyu Kim Liquid crystal display
JP2010002448A (en) * 2008-06-18 2010-01-07 Epson Imaging Devices Corp Liquid crystal display panel
US20120193630A1 (en) * 2008-07-08 2012-08-02 Samsung Electronics Co., Ltd. Array substrate and liquid crystal display apparatus having the same
US20140313447A1 (en) * 2009-12-18 2014-10-23 Samsung Display Co., Ltd. Liquid crystal display device
US20150235585A1 (en) * 2014-02-18 2015-08-20 Samsung Display Co., Ltd. Display device and manufacturing method thereof
JP2001228480A (en) 2000-02-16 2001-08-24 Matsushita Electric Ind Co Ltd Liquid crystal display panel
JP2001249349A (en) 2000-03-02 2001-09-14 Mitsubishi Electric Corp Liquid crystal display device
JP2002333626A (en) 2001-05-09 2002-11-22 Matsushita Electric Ind Co Ltd Manufacturing method for liquid crystal display element
KR20040061946A (en) 2002-12-31 2004-07-07 비오이 하이디스 테크놀로지 주식회사 Lateral electric field Liquid Crystal Display Device
JP4051001B2 (en) 2003-05-26 2008-02-20 株式会社日立製作所 The liquid crystal display device
JP4201183B2 (en) 2003-06-18 2008-12-24 大日本印刷株式会社 Alignment film and a method of manufacturing the same
TWI327586B (en) 2003-07-14 2010-07-21 Chisso Corp
KR100973813B1 (en) 2003-08-06 2010-08-03 삼성전자주식회사 Liquid crystal display and method of modifying gray signals
JP4686148B2 (en) 2003-08-11 2011-05-18 三星電子株式会社Ｓａｍｓｕｎｇ Ｅｌｅｃｔｒｏｎｉｃｓ Ｃｏ．，Ｌｔｄ． Liquid crystal display and a video signal correction method
KR100717185B1 (en) 2003-08-21 2007-05-11 비오이 하이디스 테크놀로지 주식회사 Method for fabricating liquid crystal display of FFS mode
KR100929680B1 (en) * 2003-10-31 2009-12-03 삼성전자주식회사 A liquid crystal display device and image signal correction method
2005-07-04 KR KR20050059673A patent/KR101152128B1/en active IP Right Grant
2006-07-03 US US11/480,680 patent/US8018411B2/en active Active
US7956974B2 (en) * 2007-09-28 2011-06-07 Sony Corporation Liquid crystal device and electronic apparatus
US8169579B2 (en) * 2008-02-18 2012-05-01 Samsung Electronics Co., Ltd. Liquid crystal display
US9281320B2 (en) 2008-07-08 2016-03-08 Samsung Display Co., Ltd. Array substrate and liquid crystal display apparatus having the same
US8643815B2 (en) * 2008-07-08 2014-02-04 Samsung Display Co., Ltd. Array substrate and liquid crystal display apparatus having the same
US8164090B2 (en) * 2008-10-08 2012-04-24 Canon Kabushiki Kaisha Field effect transistor and process for production thereof
KR101224943B1 (en) * 2008-10-08 2013-01-22 캐논 가부시끼가이샤 Field effect transistor and process for production thereof
US9664968B2 (en) * 2009-12-18 2017-05-30 Samsung Display Co., Ltd. Liquid crystal display device
US9646523B2 (en) * 2014-02-18 2017-05-09 Samsung Display Co., Ltd. Display device having pixel electrode and common electrode on one display panel and manufacturing method thereof
KR101152128B1 (en) 2012-07-02
US8018411B2 (en) 2011-09-13
KR20070004237A (en) 2007-01-09
JP5735731B2 (en) 2015-06-17 The liquid crystal display device
JP5441301B2 (en) 2014-03-12 The liquid crystal display device
JP5111808B2 (en) 2013-01-09 The thin film transistor array panel
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHANG, HAK-SUN;UM, YOON-SUNG;YOO, SEUNG-HOO;AND OTHERS;REEL/FRAME:018044/0335