Source: http://www.google.ca/patents/US7593277
Timestamp: 2013-05-23 14:26:45
Document Index: 800639279

Matched Legal Cases: ['Application No. 05', 'Application No. 03', 'Application No. 04', 'Application No. 2007', 'Application No. 2004', 'Application No. 92126361']

Patent US7593277 - Method for compensated sensing in non-volatile memory - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Advanced Patent Search | Web History | Sign inAdvanced Patent SearchPatentsOne or more sense amplifiers for sensing the conduction current of non-volatile memory is controlled by signals that are timed by a reference sense amplifier having similar characteristics and operating conditions. In one aspect, a sensing period is determined by when the reference sense amplifier sensing...http://www.google.ca/patents/US7593277?utm_source=gb-gplus-sharePatent US7593277 - Method for compensated sensing in non-volatile memoryPublication numberUS7593277 B2Publication typeGrantApplication number12/020,449Publication date22 Sep 2009Filing date25 Jan 2008Priority date24 Sep 2002Also published asCN101346773ACN101346773BUS7324393US7852678US8300473US20060158935US20080117701InventorsSiu Lung ChanRaul-Adrian CerneaOriginal AssigneeSandisk CorporationSandisk Technologies Inc.U.S. Classification365/210.11365/185.21365/205365/207365/189.7365/189.11International ClassificationG11C7/00G11C16/26G11C16/28G11C7/06G11C11/56G11C7/02Cooperative ClassificationG11C2211/5621G11C16/28G11C11/5628G11C7/22G11C7/227G11C11/5642G11C2216/22G11C7/08G11C16/10G11C2216/14G11C7/062G11C7/067G11C16/26European ClassificationG11C16/28G11C7/06CG11C11/56D4G11C7/06SG11C7/22DG11C7/08G11C16/26G11C7/22ReferencesPatent Citations (89)Non-Patent Citations (32)External LinksUSPTOUSPTO AssignmentEspacenetMethod for compensated sensing in non-volatile memoryUS 7593277 B2Abstract One or more sense amplifiers for sensing the conduction current of non-volatile memory is controlled by signals that are timed by a reference sense amplifier having similar characteristics and operating conditions. In one aspect, a sensing period is determined by when the reference sense amplifier sensing a reference current detects an expected state. In another aspect, an integration period for an amplified output is determined by when the reference sense amplifier outputs an expected state. When these determined timings are used to control the one or more sense amplifiers, environment and systemic variations are tracked.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS435768514 Jul 19802 Nov 1982Sgs-Ates Componenti Elettronici S.P.A.Method of programming an electrically alterable nonvolatile memoryUS478542728 Jan 198715 Nov 1988Cypress Semiconductor CorporationDifferential bit line clampUS501244728 Nov 198830 Apr 1991Mitsubishi Denki Kabushiki KaishaBit line structure for a dynamic type semiconductor memory deviceUS50219999 Dec 19884 Jun 1991Mitsubishi Denki Kabushiki KaishaNon-volatile semiconductor memory device with facility of storing tri-level dataUS507003215 Mar 19893 Dec 1991Sundisk CorporationMethod of making dense flash eeprom semiconductor memory structuresUS509380613 Jun 19893 Mar 1992Texas Instruments IncorporatedSensing and decoding scheme for a bicmos read/write memoryUS50953448 Jun 198810 Mar 1992Sandisk CorporationHighly compact eprom and flash eeprom devicesUS517233811 Apr 199015 Dec 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS524149426 Sep 199031 Aug 1993Information Storage DevicesIntegrated circuit system for analog signal recording and playbackUS524557127 Nov 199114 Sep 1993Nec CorporationSense amplifier circuit implemented by bipolar transistor and improved in current consumptionUS531342114 Jan 199217 May 1994Sundisk CorporationEEPROM with split gate source side injectionUS531554124 Jul 199224 May 1994Sundisk CorporationSegmented column memory arrayUS534306318 Dec 199030 Aug 1994Sundisk CorporationDense vertical programmable read only memory cell structure and processes for making themUS541875220 Oct 199223 May 1995Sundisk CorporationFlash EEPROM system with erase sector selectUS54446562 Jun 199422 Aug 1995Intel CorporationApparatus for fast internal reference cell trimmingUS55373565 Jun 199516 Jul 1996Fujitsu LimitedNonvolatile semiconductor memoryUS555520313 Dec 199410 Sep 1996Kabushiki Kaisha ToshibaDynamic semiconductor memory deviceUS557031521 Sep 199429 Oct 1996Kabushiki Kaisha ToshibaMulti-state EEPROM having write-verify control circuitUS559592419 Dec 199421 Jan 1997Sandisk CorporationTechnique of forming over an irregular surface a polysilicon layer with a smooth surfaceUS565097026 Sep 199522 Jul 1997Kabushiki Kaisha Toshibasemiconductor memory device having a flash write functionUS566105325 May 199426 Aug 1997Sandisk CorporationMethod of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacersUS576819223 Jul 199616 Jun 1998Saifun Semiconductors, Ltd.Non-volatile semiconductor memory cell utilizing asymmetrical charge trappingUS577439710 Sep 199630 Jun 1998Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and method of programming a non-volatile memory cell to a predetermined stateUS580608213 Aug 19968 Sep 1998Intel CorporationWrap-around mechanism for memory split-wordline readUS586008228 Mar 199612 Jan 1999Datalight, Inc.Method and apparatus for allocating storage in a flash memoryUS587273917 Apr 199716 Feb 1999Radiant TechnologiesSense amplifier for low read-voltage memory cellsUS58869197 Jan 199823 Mar 1999Oki Electric Industry Co., Ltd.Multi-port semiconductor memory device with reduced coupling noiseUS590349517 Mar 199711 May 1999Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS591490330 Jan 199822 Jun 1999Fujitsu LimitedSemiconductor memory deviceUS592050221 Nov 19976 Jul 1999Sony CorporationNonvolatile semiconductor memory with fast data programming and erasing function using ECCUS594972030 Oct 19987 Sep 1999Stmicroelectronics, Inc.Voltage clamping method and apparatus for dynamic random access memory devicesUS597827113 Mar 19982 Nov 1999Hitachi, Ltd.Semiconductor nonvolatile memory device in which high capacitance bit lines are isolated from sense amplifier input/output nodes during amplifying operation of sense amplifierUS601128727 Feb 19984 Jan 2000Kabushiki Kaisha ToshibaNon-volatile semiconductor memory deviceUS60117254 Feb 19994 Jan 2000Saifun Semiconductors, Ltd.Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingUS604693527 Jan 19994 Apr 2000Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS604694021 Apr 19994 Apr 2000Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS606127028 Dec 19989 May 2000Samsung Electronics Co., Ltd.Method for programming a non-volatile memory device with program disturb controlUS606227010 Jul 199816 May 2000Lindab AbDouble-walled structure in a ventilation duct systemUS609763811 Feb 19981 Aug 2000Kabushiki Kaisha ToshibaSemiconductor memory deviceUS619197725 Mar 199920 Feb 2001Hyundai Electronics Industries Co., Ltd.Sense circuit for a multi-level flash memory cellUS62227627 Aug 199724 Apr 2001Sandisk CorporationMulti-state memoryUS625279825 Jun 199826 Jun 2001Kabushiki Kaisha ToshibaNonvolatile semiconductor memory device capable of controlling mutual timing of write voltage pulse and transfer voltage pulseUS626010430 Jun 199810 Jul 2001Micron Technology, Inc.Multiplexing of trim outputs on a trim bus to reduce die sizeUS630115323 Feb 20009 Oct 2001Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS630778326 Feb 200123 Oct 2001Advanced Micro Devices, Inc.Descending staircase read technique for a multilevel cell NAND flash memory deviceUS637374622 Sep 200016 Apr 2002Kabushiki Kaisha ToshibaNonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cellsUS638511016 Aug 20007 May 2002Nec CorporationMultilevel non-volatile semiconductor memory deviceUS64079532 Feb 200118 Jun 2002Matrix Semiconductor, Inc.Memory array organization and related test method particularly well suited for integrated circuits having write-once memory arraysUS643803826 Dec 200020 Aug 2002Kabushiki Kaisha ToshibaRead circuit of nonvolatile semiconductor memoryUS649019930 May 20013 Dec 2002Samsung Electronics Co., Ltd.Sense amplifier circuit for a flash memory deviceUS65047573 Aug 20017 Jan 2003Advanced Micro Devices, Inc.Double boosting scheme for NAND to improve program inhibit characteristicsUS651918013 Aug 200111 Feb 2003Silicon Storage Technology, Inc.Array architecture and operating methods for digital multilevel nonvolatile memory integrated circuit systemUS652259219 Apr 200118 Feb 2003Micron Technology, Inc.Sense amplifier for reduction of access device leakageUS65354345 Apr 200118 Mar 2003Saifun Semiconductors Ltd.Architecture and scheme for a non-strobed read sequenceUS654591710 Dec 20018 Apr 2003Hynix Semiconductor, Inc.Circuit for clamping word-line voltageUS655650825 Jul 200229 Apr 2003Integrated Memory Technologies, Inc.Integrated circuit memory device having interleaved read and program capabilities and methods of operating sameUS665057017 Sep 200118 Nov 2003Kabushiki Kaisha ToshibaNon-volatile semiconductor memoryUS671785110 Jan 20016 Apr 2004Sandisk CorporationMethod of reducing disturbs in non-volatile memoryUS67315394 Apr 20034 May 2004Samsung Electronics Co., Ltd.Memory with offset bank select cells at opposite ends of buried diffusion linesUS673828926 Feb 200118 May 2004Sandisk CorporationNon-volatile memory with improved programming and method thereforUS674466727 Sep 20021 Jun 2004Sharp Kabushiki KaishaBit line control decoder circuit, virtual ground type nonvolatile semiconductor storage device provided with the decoder circuit, and data read method of virtual ground type nonvolatile semiconductor storage deviceUS675112921 May 200215 Jun 2004Sandisk CorporationEfficient read, write methods for multi-state memoryUS68291857 Nov 20027 Dec 2004Infineon Technologies AgMethod for precharging memory cells of a dynamic semiconductor memory during power-up and semiconductor memoryUS68593946 Mar 200222 Feb 2005Kabushiki Kaisha ToshibaNAND type non-volatile semiconductor memory deviceUS695677017 Sep 200318 Oct 2005Sandisk CorporationNon-volatile memory and method with bit line compensation dependent on neighboring operating modesUS698342824 Sep 20023 Jan 2006Sandisk CorporationHighly compact non-volatile memory and method thereofUS698769324 Sep 200217 Jan 2006Sandisk CorporationNon-volatile memory and method with reduced neighboring field errorsUS702373617 Sep 20034 Apr 2006Sandisk CorporationNon-volatile memory and method with improved sensingUS704656816 Dec 200416 May 2006Sandisk CorporationMemory sensing circuit and method for low voltage operationUS706498017 Sep 200320 Jun 2006Sandisk CorporationNon-volatile memory and method with bit line coupled compensationUS719693124 Sep 200227 Mar 2007Sandisk CorporationNon-volatile memory and method with reduced source line bias errorsUS72124452 Oct 20031 May 2007Sandisk CorporationNon-volatile memory and method with improved sensingUS721557413 Oct 20058 May 2007Sandisk CorporationNon-volatile memory and method with bit line compensation dependent on neighboring operating modesUS2004005731824 Sep 200225 Mar 2004Sandisk CorporationNon-volatile memory and method with reduced bit line crosstalk errorsUS2006015893528 Dec 200520 Jul 2006Sandisk Technologies Inc.Method for compensated sensing in non-volatile memoryUS2006015894728 Dec 200520 Jul 2006Sandisk Technologies Inc.Reference sense amplifier for non-volatile memoryEP1134746A28 Mar 200119 Sep 2001Kabushiki Kaisha ToshibaNon-volatile semiconductor memoryEP1164595A19 Feb 200019 Dec 2001Hitachi, Ltd.Semiconductor deviceEP1248260A13 Apr 20029 Oct 2002Saifun Semiconductors LtdArchitecture and scheme for a non-strobed read sequenceEP1288964A28 Mar 20015 Mar 2003Kabushiki Kaisha ToshibaNon-volatile semiconductor memoryEP1467377A110 Apr 200313 Oct 2004SGS-THOMSON MICROELECTRONICS S.r.l.Method for reading a nonvolatile memory device and corresponding deviceGB2332766A Title not availableJP11096783A Title not availableJP11167800A Title not availableJP2001325796A Title not availableWO2002069340A115 Feb 20026 Sep 2002Gudesen, Hans, GudeNon-destructive readoutWO2004029984A223 Sep 20038 Apr 2004Sandisk CorporationNon-volatile memory and its sensing methodWO2005029502A18 Sep 200431 Mar 2005Cernea, Raul-AdrianNon-volatile memory and method with bit line to bit line coupled compensationWO2006065501A128 Nov 200522 Jun 2006Cernea, Raul-AdrianMemory sensing circuit and method for low voltage operationNon-Patent CitationsReference1Eitan et al., "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.2EPO, "European Search Report," corresponding European Patent Application No. 05 07 7014, mailed on Jun. 27, 2008, 4 pages.3EPO/ISA, "Communication Relating to the Results of the Partial International Search," mailed in related International application No. PCT/US03/29603 on Jul. 30, 2004, 2 pages.4EPO/ISA, "Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration", mailed in corresponding PCT/US2006/062429 on Aug. 7, 2007, 14 pages.5EPO/ISA, "Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration," mailed in related PCT/US2005/042854 on Apr. 20, 2006, 9 pages.6EPO/ISA, "Notification of Transmittal of the International Search Report and the Written Opinion of the ISA, or the Declaration," mailed in related International application No. PCT/US2004/029426 on Jan. 20, 2005, 12 pages.7EPO/ISA, "Notification of Transmittal of the International Search Report or the Declaration," mailed in International application No. PCT/US03/29045 on Jul. 28, 2004, 6 pages.8EPO/ISA, "Notification of Transmittal of the International Search Report or the Declaration," mailed in related International application No. PCT/US03/29603 on Nov. 5, 2004, 7 pages.9EPO/ISA,."International Search Report," mailed in International application No. PCT/US03/30133 on Sep. 18, 2003, 4 pages.10European Patent Office, "Office Action," mailed in European Patent Application No. 03 754 785.8 on Jul. 2, 2007, 4 pages.11European Patent Office, "Office Action," mailed in European Patent Application No. 04 783 607.7 on Oct. 10, 2006, 1 page.12European Patent Office/International Searching Authority, "Notification of Transmittal of the International Preliminary Examination Report," mailed in related International Application No. PCT/US2004/029426 on Jun. 2, 2006, 8 pages.13Japanese Patent Office, ."Office Action," corresponding Japanese Patent Application No. 2007-546699, maile don Dec. 2, 2008, 5 pages (including translation.).14JPO, "Notification of Reasons for Refusal," corresponding in related Japanese Application No. 2004-540129, mailed on Apr. 8, 2008, 7 pages.15Taiwanese Patent Office, "Office Action and Taiwan IPO Search Report," corresponding Taiwanese Patent Application No. 92126361, mailed on Jan. 13, 2009, 4 pages (translation only.).16USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,681 on Jun. 29, 2007, 18 pages.17USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,681 on Nov. 21, 2007, 7 pages.18USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,681 on Sep. 6, 2007, 11 pages.19USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,953 on Jun. 14, 2007, 15 pages.20USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,953 on Nov. 21, 2007, 8 pages.21USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,953 on Sep. 6, 2007, 10 pages.22USPTO, "Notice of Allowance", mailed in related U.S. Appl. No. 10/667,222, on Dec. 30, 2005, 8 pages.23USPTO, "Notice of Allowance", mailed in related U.S. Appl. No. 11/015,199 on Dec. 20, 2005, 11 pages.24USPTO, "Notice of Allowance," mailed in U.S. Appl. No. 10/254,830 on Nov. 9, 2006, 6 pages.25USPTO, "Office Aciton," mailed in related U.S. Appl. No. 11/620,946 on Mar. 17, 2008, 19 pages.26USPTO, "Office Action," mailed in related U.S. Appl. No. 10/254,830 on Jul. 12, 2006, 12 pages.27USPTO, "Office Action," mailed in related U.S. Appl. No. 10/254,898 on Apr. 14, 2006, 13 pages.28USPTO, "Office Action," mailed in related U.S. Appl. No. 10/678,918 on Jan. 11, 2006, 10 pages.29USPTO, "Office Action," mailed in related U.S. Appl. No. 11/235,985 on May 9, 2006, 10 pages.30USPTO, "Office Action," mailed in related U.S. Appl. No. 11/383,247 on Aug. 27, 2007, 14 pages.31USPTO, "Office Action," mailed in related U.S. Appl. No. 11/621,750 on Mar. 8, 2007, 10 pages.32USPTO, "Office Action," mailed in related U.S. Appl. No. 11/621,750 on Sep. 11, 2007, 7 pages.RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google