Source: https://patents.google.com/patent/US9460758B2/en
Timestamp: 2019-01-21 04:37:47
Document Index: 575537147

Matched Legal Cases: ['Application No. 61', 'Application No. 101125197', 'Application No. 101136592', 'Application No. 102130518', 'Application No. 101125193', 'Application No. 101136575', 'Application No. 101136577', 'Application No. 101136578', 'Application No. 101136585', 'Application No. 101136594', 'Application No. 101136595', 'Application No. 101136606', 'Application No. 102130519']

US9460758B2 - Single package dual channel memory with co-support - Google Patents
Single package dual channel memory with co-support Download PDF
US9460758B2
US9460758B2 US14753607 US201514753607A US9460758B2 US 9460758 B2 US9460758 B2 US 9460758B2 US 14753607 US14753607 US 14753607 US 201514753607 A US201514753607 A US 201514753607A US 9460758 B2 US9460758 B2 US 9460758B2
US14753607
US20150302901A1 (en )
A microelectronic package can include a support element having first and second surfaces and substrate contacts at the first or second surface, zeroth and first stacked microelectronic elements electrically coupled with the substrate contacts, and terminals at the second surface electrically coupled with the microelectronic elements. The second surface can have a southwest region encompassing entire lengths of south and west edges of the second surface and extending in orthogonal directions from the south and west edges one-third of each distance toward north and east edges of the second surface, respectively. The terminals can include first terminals at a southwest region of the second surface, the first terminals configured to carry address information usable by circuitry within the microelectronic package to determine an addressable memory location from among all the available addressable memory locations of the memory storage arrays of at least one of the zeroth or first microelectronic elements.
The present application is a continuation of U.S. patent application Ser. No. 14/075,020, filed Nov. 8, 2013, now U.S. Pat. No. 9,070,423, which claims the benefit of the filing date of U.S. Provisional Patent Application No. 61/833,900 filed Jun. 11, 2013, the disclosures of which are hereby incorporated herein by reference.
The subject matter of the present application relates to microelectronic packaging, and more specifically to multi-chip microelectronic memory packages, such as those that include multiple dynamic random access memory (“DRAM”) chips in the same package.
Microelectronic elements generally comprise a thin slab of a semiconductor material, such as silicon or gallium arsenide, commonly called a die or a semiconductor chip. Semiconductor chips are commonly provided as individual, packaged units in form of microelectronic packages. In some designs, the semiconductor chip is mounted to a substrate or chip carrier, which is in turn mounted on a circuit panel, such as a printed circuit board.
The active circuitry is fabricated in a first face of the semiconductor chip (e.g., a front face or surface). To facilitate electrical connection to the active circuitry, the chip is provided with bond pads on the same face. The bond pads are typically placed in a regular array either around the edges of the die or, for many memory chips, in the die center. The bond pads are generally made of a conductive metal, such as copper, or aluminum, around 0.5 micron (μm) thick. The bond pads could include a single layer or multiple layers of metal. The size of the bond pads will vary with the specific type of chip but will typically measure tens to hundreds of microns on a side.
Size is a significant consideration in any physical arrangement of chips. The demand for more compact physical arrangements of chips has become even more intense with the rapid progress of portable electronic devices. Merely by way of example, devices commonly referred to as “smart phones” and “tablet computers” integrate the functions of a cellular telephone with powerful data processors, memory and ancillary devices such as global positioning system receivers, electronic cameras, and local area network connections along with high-resolution displays and associated image processing chips. Such devices can provide capabilities such as full internet connectivity, entertainment including full-resolution video, navigation, electronic banking and more, all in a pocket-size device. Complex portable devices require packing numerous chips into a small space. Moreover, some of the chips have many input and output connections, commonly referred to as “I/Os.” These I/Os must be interconnected with the I/Os of other chips. The components which form the interconnections should not greatly increase the size of the assembly. Similar needs arise in other applications as, for example, in data servers such as those used in internet search engines. For example, structures which provide numerous short, interconnects between complex chips can increase the bandwidth of the search engine and reduce its power consumption.
In view of the foregoing, it can be advantageous to assemble multiple chips, particularly memory chips such as DRAMs in multi-chip memory packages. Further improvements can be made to the structure and function of multi-chip memory packages.
In accordance with an aspect of the invention, a microelectronic package can have a support element having first and second oppositely-facing surfaces and a plurality of substrate contacts at the first surface or the second surface, zeroth and first stacked microelectronic elements electrically coupled with the substrate contacts, and terminals at the second surface electrically coupled with the microelectronic elements via the substrate contacts.
The support element can have oppositely-facing north and south edges adjacent to oppositely-facing east and west edges each extending between the north and south edges. The second surface can have a southwest region encompassing entire lengths of the south and west edges and extending in orthogonal directions from each of the south and west edges one-third of each distance toward the north edge and toward the east edge, respectively.
Each microelectronic element can have a memory storage array and first and second columns of element contacts extending along a front face thereof adjacent and parallel to first and second opposite edges of the front face, respectively. The first and second edges of the zeroth microelectronic element can be disposed adjacent the south and north edges, respectively, and the first and second edges of the first microelectronic element can be disposed adjacent the west and east edges, respectively.
The terminals can include first terminals at the southwest region, the first terminals configured to carry address information usable by circuitry within the microelectronic package to determine an addressable memory location from among all the available addressable memory locations of the memory storage arrays of at least one of the zeroth or first microelectronic elements.
In one embodiment, the second surface can have a northeast region encompassing entire lengths of the north and east edges and extending in orthogonal directions from each of the north and east edges one-third of each distance toward the south edge and toward the west edge, respectively. The terminals can also include second terminals at the northeast region. The second terminals can be configured to carry second information other than the information carried by the first terminals. The second information can include data signals. In an exemplary embodiment, the second terminals can be configured to carry all data signals to and from the microelectronic package. All of the second terminals can be located in the northeast region.
In a particular example, the second terminals can be arranged at locations within a plurality of north rows of terminals extending parallel to the north edge, and within a plurality of east columns of terminals extending parallel to the east edge. The first terminals can be arranged at locations within a plurality of south rows of terminals extending parallel to the south edge, and within a plurality of west columns of terminals extending parallel to the west edge. In one example, the second terminals in the north rows of terminals and the first terminals in the south rows of terminals can be electrically coupled with the element contacts of the zeroth microelectronic element, and the second terminals in the east columns of terminals and the first terminals in the west columns of terminals can be electrically coupled with the element contacts of the first microelectronic element.
In a particular embodiment, the microelectronic package can also include second and third microelectronic elements stacked with the zeroth and first microelectronic elements, each of the second and third microelectronic elements having a memory storage array and first and second columns of element contacts extending along a front face thereof adjacent and parallel to first and second opposite edges of the front face, respectively, the first and second edges of the second microelectronic element adjacent the south and north edges, respectively, and the first and second edges of the third microelectronic element adjacent the west and east edges, respectively.
In an exemplary embodiment, the microelectronic package can also include fourth, fifth, sixth, and seventh microelectronic elements stacked with the zeroth, first, second, and third microelectronic elements, each of the fourth, fifth, sixth, and seventh microelectronic elements having a memory storage array and first and second columns of element contacts extending along a front face thereof adjacent and parallel to first and second opposite edges of the front face, respectively, the first and second edges of each of the fourth and sixth microelectronic elements adjacent the south and north edges, respectively, and the first and second edges of each of the fifth and seventh microelectronic elements adjacent the west and east edges, respectively.
In a particular example, the microelectronic package can also include an eighth microelectronic element stacked with the zeroth, first, second, third, fourth, fifth, sixth, and seventh microelectronic elements, the eighth microelectronic element having a memory storage array and first and second columns of element contacts extending along a front face thereof adjacent and parallel to first and second opposite edges of the front face, respectively, the first and second edges of each of the eighth microelectronic element adjacent the south and north edges, respectively.
In one embodiment, a zeroth subset of the second terminals that are electrically coupled to the zeroth and second microelectronic elements can comprise a zeroth memory channel, a first subset of the second terminals that are electrically coupled to the first and third microelectronic elements can comprise a first memory channel, and the zeroth and first memory channels can be configured to be operated independently from one another.
In accordance with another aspect of the invention, a microelectronic assembly can include an upper microelectronic package and a lower microelectronic package, each microelectronic package as described above. The terminals can be bottom terminals. The lower microelectronic package can also include an encapsulant at least partially covering the microelectronic elements and top terminals at a top surface of the encapsulant electrically coupled with the microelectronic elements of the lower microelectronic package via the substrate contacts, the bottom terminals of the upper microelectronic package joined to the top terminals of the lower microelectronic package.
In a particular embodiment, the bottom terminals of each of the microelectronic packages can include second terminals configured to carry second information other than the information carried by the first terminals, the second information including data signals. The microelectronic assembly can also include a support structure having a set of conductors configured to carry 64 bits of the second information between the microelectronic packages and a microprocessor, wherein the second terminals of the upper microelectronic package are configured to transfer 32 bits per clock cycle to the set of conductors, and the second terminals of the lower microelectronic package are configured to transfer 32 bits per clock cycle to the set of conductors.
In one embodiment, each of the second terminals of the upper microelectronic package can overlie and can be electrically connected with a corresponding one of the second terminals of the lower microelectronic package having the same signal assignment. Each of the second terminals of each of the upper and lower microelectronic packages can be electrically connected with each of the microelectronic elements in each of the upper and lower microelectronic packages. In a particular example, each of the second terminals of the upper microelectronic package can overlie and can be electrically connected with a corresponding no-connect terminal of the lower microelectronic package that is electrically insulated from the microelectronic elements within the lower microelectronic package. Each of the second terminals of the lower microelectronic package can underlie and can be electrically connected with a corresponding no-connect terminal of the upper microelectronic package that is electrically insulated from the microelectronic elements within the upper microelectronic package.
In accordance with yet another aspect of the invention, a microelectronic assembly can include a support structure and the microelectronic package as described above mounted to a major surface of the support structure. The microelectronic assembly can also include a microprocessor mounted to the major surface of the support structure and a set of conductors on the support structure configured to carry the address information between the microelectronic package and the microprocessor. In one embodiment, the south and west edges can face toward an edge of the microprocessor, and the north and east edges can face away from the edge of the microprocessor, so that the terminals in the southwest region are closer to the edge of the microprocessor than terminals in the northeast region.
In a particular embodiment, the microelectronic assembly can also include a plurality of co-support contacts at the major surface of the support structure, the co-support contacts coupled to the set of conductors and joined with corresponding ones of the terminals of the microelectronic package. The co-support contacts can have address information assignments arranged according to (a) a first predetermined arrangement for connection with a first type of the microelectronic package in which the microelectronic elements are configured to sample the address information coupled thereto through the co-support contacts at a first sampling rate, and according to (b) a second predetermined arrangement for connection with a second type of the microelectronic package in which the microelectronic elements are configured to sample the address information coupled thereto through the co-support contacts at a second sampling rate greater than the first sampling rate. In one example, the microelectronic elements in the first type of the microelectronic package can be of type DDRx, and the microelectronic elements in the second type of the microelectronic package can be of type LPDDRx.
In accordance with still another aspect of the invention, a microelectronic assembly can include an upper microelectronic package and a lower microelectronic package, the upper microelectronic package as described above. The terminals can be are bottom terminals. The lower microelectronic package can also include an encapsulant at least partially covering a processor therein and top terminals at a top surface of the encapsulant electrically coupled with the processor. The bottom terminals of the upper microelectronic package can be joined to the top terminals of the lower microelectronic package.
In a particular embodiment, the top terminals of the lower microelectronic package can have address information assignments arranged according to (a) a first predetermined arrangement for connection with a first type of the upper microelectronic package in which the microelectronic elements are configured to sample the address information coupled thereto through the top terminals at a first sampling rate, and according to (b) a second predetermined arrangement for connection with a second type of the upper microelectronic package in which the microelectronic elements are configured to sample the address information coupled thereto through the top terminals at a second sampling rate greater than the first sampling rate.
FIG. 1A is a diagrammatic top plan view of a microelectronic package according to an embodiment of the present invention.
FIG. 1B is a side elevational view of the microelectronic package of FIG. 1A, taken from the east edge of the package.
FIG. 1C is another side elevational view of the microelectronic package of FIG. 1A, taken from the south edge of the package.
FIG. 1D is an enlarged side elevational view of the microelectronic package of FIG. 1A shown with some of the wire bonds omitted, taken from the south edge of the package.
FIG. 2 is an enlarged side elevational view of a variation of the microelectronic package of FIG. 1A according to another embodiment.
FIG. 3A is a diagrammatic top plan view of the second surface of the support element of the microelectronic package of FIG. 1A.
FIG. 3B is a diagrammatic top plan view of the second surface of the support element of the microelectronic package of FIG. 1A, showing a possible configuration of terminals.
FIG. 4 is a block diagram of a dual rank configuration of microelectronic elements that is one potential configuration of the microelectronic package of FIG. 1A.
FIG. 5 is a block diagram of a single rank configuration of microelectronic elements that is one potential configuration of the microelectronic package of FIG. 2.
FIG. 6 is a block diagram of a single rank configuration of microelectronic elements that is another potential configuration of the microelectronic package of FIG. 1A.
FIG. 7 is a diagrammatic top plan view of a microelectronic element that can be included in the microelectronic package of FIG. 1A or the microelectronic package of FIG. 2.
FIG. 8 is a diagrammatic top plan view of another microelectronic element that can be included in the microelectronic package of FIG. 1A or the microelectronic package of FIG. 2.
FIG. 9 is a diagrammatic top plan view of yet another microelectronic element that can be included in the microelectronic package of FIG. 1A or the microelectronic package of FIG. 2.
FIG. 10A is a schematic diagram illustrating a possible interconnection arrangement of the microelectronic package of FIG. 1A in a system and its interconnections with a processor.
FIG. 10B is a schematic diagram illustrating a possible interconnection arrangement of the microelectronic package of FIG. 1A in a package-on-package system.
With reference to the various Figures as further described herein, a variety of multi-chip microelectronic package configurations are provided that can each have a common package terminal bailout on a surface of the package for interconnection of terminals to a common interface on a circuit panel or other component of a system. In such way, the common interface on the circuit panel or other component can be standardized for connection to all such microelectronic packages, even though the particular microelectronic package may vary significantly from another such co-supported package type in the number of semiconductor memory chips (hereinafter, “chips”) therein, the particular type of chip, and the particular standard by which input signals are provided thereto, e.g., address information, or command address bus signals, as well as number of ranks of memory supported by the package.
Thus, for example, microelectronic packages according to the invention can include a plurality of chips in accordance with the standard “LPDDR3” and its follow-on standards (hereinafter, such standards referred to collectively as “LPDDRx”); or a plurality of chips in accordance with the standard “DDR3”; or a plurality of chips in accordance with the standard “DDR4” (hereinafter, when appropriate such DDR3 and DDR4 standards referred to collectively as “DDRx”).
Certain embodiments of the invention provide a package or microelectronic assembly in which a microelectronic element, e.g., a semiconductor chip, or stacked arrangement of semiconductor chips, is configured to predominantly provide a memory storage array function. In such microelectronic element, the number of active devices, e.g., transistors, therein that are configured, i.e., constructed and interconnected with other devices, to provide memory storage array function, is greater than the number of active devices that are configured to provide any other function. Thus, in one example, a microelectronic element such as a DRAM chip may have memory storage array function as its primary or sole function. Alternatively, in another example, such microelectronic element may have mixed use and may incorporate active devices configured to provide memory storage array function, and may also incorporate other active devices configured to provide another function such as processor function, or signal processor or graphics processor function, among others. In this case, the microelectronic element may still have a greater number of active devices configured to provide the memory storage array function than any other function of the microelectronic element.
FIGS. 1A-1D illustrate an example implementation of a microelectronic package 100 according to several of the embodiments herein. As seen therein, microelectronic elements 0, 1, 2, 3, 4, 5, 6, and 7 are stacked face up above a support element 102 such as a supporting dielectric element, e.g., a tape used in tape automated bonding (“TAB”). In one example, the support element 102 can consist essentially of a dielectric element having a coefficient of thermal expansion in a plane of the support element of less than 10 parts per million per degree Centigrade in a plane of the support element (“ppm/° C.”).
Each of the microelectronic elements 0-7 can have a memory storage array. The support element 102 can have oppositely-facing north and south edges 130, 132 adjacent to oppositely-facing east and west edges 136, 134 each extending between the north and south edges. As used herein, the directions north, south, east and west are merely used for convenience in describing the orientations and directions in the frame of reference of a particular microelectronic package and do not correspond to geographic directions. The numbering of chips 0 through 7 remains the same throughout the Figures and the following description.
As shown in FIGS. 1A-1D, element contacts 104 at a front face 105 of each of the microelectronic elements 0-7 are wire bonded to corresponding substrate contacts 106 at a first surface 120 of the support element 102. The wire bonds 101 can extend above the front face 105 of each of the microelectronic elements 0-7, the wire bonds being electrically coupled to the element contacts 104 of each of the microelectronic elements and the substrate contacts 106.
The microelectronic elements 0-7 are placed in the stack in an interleaved configuration such that the even-numbered microelectronic elements (i.e., 0, 2, 4, 6, etc.) are spaced by or alternatingly interleaved in a single stacked arrangement with the odd-numbered microelectronic elements (i.e., 1, 3, 5, 7, etc.). The microelectronic elements 0-7 are placed in the stack in a configuration such that the odd-numbered microelectronic elements appear to be rotated 90 degrees in their horizontal planes relative to the even-numbered microelectronic elements.
A rear face 107 of the zeroth microelectronic element 0 opposite the front face 105 thereof can be disposed adjacent the first surface 120 of the support element 102. The rear face 107 of the first microelectronic element 1 can overlie the front face 105 of the zeroth microelectronic element 0. This pattern can continue for the remaining microelectronic elements 2-7, with the rear face 107 of each microelectronic element n overlying the front face 105 of the microelectronic element n−1.
As can be seen in FIG. 1D, one or more adhesive layers 103 can be disposed between a rear face 107 of the zeroth microelectronic element 0 opposite the front face 105 thereof and the first surface 120 of the support element 102, and one or more adhesive layers 103 can be disposed between confronting faces of adjacent ones of the microelectronic elements 0-7.
The even-numbered microelectronic elements 0, 2, 4, in the stack can each be electrically coupled with the substrate contacts 106 through element contacts 104 in first and second rows 110 and 112. The first and second rows 110, 112 of element contacts 104 of each of the even-numbered microelectronic elements 0, 2, 4, 6 can extend along the front face 105 of the respective microelectronic element adjacent and parallel to first and second opposite edges 111, 113 of the front face, respectively. The first and second edges 111, 113 of the front face 105 of each of the even-numbered microelectronic elements 0, 2, 4, 6 can be oriented towards the south and north edges 132, 130 of the support element 102, respectively.
The first and second rows 110, 112 of element contacts 104 of each of the even-numbered microelectronic elements 0, 2, 4, 6 can be wire bonded to corresponding ones of the substrate contacts 106 at the first surface 120 of the support element 102 that lie between the south and north edges 132, 130 of the support element and the corresponding edges 111, 113 of the front face 105 of the even-numbered microelectronic elements 0, 2, 4, 6. For example, as shown in FIG. 1B, a particular contact 104 a in the first row 110 of the sixth microelectronic element 6 is wire bonded to a corresponding substrate contact 106 a at the first surface 120 of the support element 102 that lies between the south edge 132 of the support element and the corresponding first edge 111 of the front face 105 of the sixth microelectronic element.
The first row 110 of element contacts 104 of each of the even-numbered microelectronic elements 0, 2, 4, 6 can be configured to carry all of the address information usable by circuitry within the respective microelectronic element to determine an addressable memory location from among all the available addressable memory locations of a memory storage array within the respective microelectronic element. The second row 112 of element contacts 104 of each of the even-numbered microelectronic elements 0, 2, 4, 6 can be configured to carry all of the data information usable by circuitry within the respective microelectronic element.
The odd-numbered microelectronic elements 1, 3, 5, 7 in the stack can each be electrically coupled with the substrate contacts 106 through element contacts 104 in first and second columns 114 and 116. The first and second columns 114, 116 of element contacts 104 of each of the odd-numbered microelectronic elements 1, 3, 5, 7 can extend along the front face 105 of the respective microelectronic element adjacent and parallel to first and second opposite edges 115, 117 of the front face, respectively. The first and second edges 115, 117 of the front face 105 of each of the odd-numbered microelectronic elements 1, 3, 5, 7 can be oriented towards the west and east edges 134, 136 of the support element 102, respectively.
The first and second columns 114, 116 of element contacts 104 of each of the odd-numbered microelectronic elements 1, 3, 5, 7 can be wire bonded to corresponding ones of the substrate contacts 106 at the first surface 120 of the support element 102 that lie between the west and east edges 134, 136 of the support element and the corresponding edges 115, 117 of the front face 105 of the odd-numbered microelectronic elements 1, 3, 5, 7. For example, as shown in FIG. 1C, a particular contact 104 b in the first column 110 of the seventh microelectronic element 7 is wire bonded to a corresponding substrate contact 106 b at the first surface 120 of the support element 102 that lies between the west edge 134 of the support element and the corresponding first edge 115 of the front face 105 of the seventh microelectronic element.
The first column 114 of element contacts 104 of each of the odd-numbered microelectronic elements 1, 3, 5, 7 can be configured to carry all of the address information usable by circuitry within the respective microelectronic element to determine an addressable memory location from among all the available addressable memory locations of a memory storage array within the respective microelectronic element. The second column 116 of element contacts 104 of each of the odd-numbered microelectronic elements 1, 3, 5, 7 can be configured to carry all of the data information usable by circuitry within the respective microelectronic element.
The microelectronic package 100 can have terminals 124 at the second surface 122 of the support element 102 electrically coupled with the microelectronic elements 0-7 via the substrate contacts 106. The terminals 124 can include first terminals 125 configured to carry address information usable by circuitry within the microelectronic package 100 to determine an addressable memory location from among all the available addressable memory locations of the memory storage arrays of the microelectronic elements 0-7. The terminals 124 can also include second terminals 126 configured to carry second information other than the information carried by the first terminals 125, the second information including data signals.
Referring to FIG. 3A, in the exemplary terminal bailout of terminals 124 provided in embodiments herein, address information, i.e., information that is sufficient to specify an addressable memory location of a memory storage array within each microelectronic element, is disposed in terminals adjacent to two adjoining edges of the support element 102 (e.g., the south and west edges 132, 134). In one example, the exemplary terminal bailout of terminals 124 can be arranged in an area array arranged in rows and columns at the second surface 122 of the support element 102.
Such address information, which may be grouped together with command information such as a clock used to sample the address information, write enable, column address strobe and row address strobe, collectively, “command address information”, can be received on first terminals 125 seen in FIG. 3A that appear, for example, in groups “CA CH 0 L” and “CA CH 0 H” adjacent the south edge 132 of the support element 102, and that appear, for example, in groups “CA CH 1 L” and “CA CH 1 H” adjacent the west edge 134 of the support element.
As seen in FIG. 3A, all of such address information can be input to the package at first terminals 125 that are disposed adjacent to west and south edges 134, 132 of the support element 102. Groups of terminals “CA CH 0 L” and “CA CH 0 H” can be separate or can be interspersed among one another, and the same is true for the groups “CA CH 1 L” and “CA CH 1 H”.
The terminals 124 can include first terminals 125 at a southwest region SW of the second surface 122 of the support element 102. The southwest region SW can encompass entire lengths of the south and west edges 132, 134 of the support element 102 and can extend in orthogonal directions from each of the south and west edges one-third of each distance D1, D2 toward the north edge 130 and toward the east edge 136, respectively. In one embodiment, the southwest region can extend in the orthogonal directions from each of the south and west edges 132, 134 no more than 2 mm toward the north edge 130 and toward the east edge 136, respectively.
In one example, all of the first terminals 125 of the microelectronic package 100 can be exposed at the southwest region SW of the second surface 122 of the support element 102, such that the first terminals can be configured to carry all of the address information usable by circuitry within the microelectronic package to determine an addressable memory location from among all the available addressable memory locations of the memory storage arrays of the microelectronic elements 0-7.
All of the first terminals 125 need not be limited to only carrying address information, although they can be so limited in some embodiments. In an exemplary embodiment, the first terminals 125 can be configured to carry clock signals and all of the command signals, address signals, and bank address signals transferred to the microelectronic package 100, the command signals being write enable, row address strobe, and column address strobe, and the clock signals being clocks used for sampling signals carrying the address information or time multiplexed versions thereof.
The first terminals 125 can be arranged at locations within a plurality of south rows of terminals 124 s extending in a first one of the orthogonal directions D3 parallel to the south edge 132, and within a plurality of west columns of terminals 124 w extending in a second one of the orthogonal directions D4 parallel to the west edge 134. In one embodiment, the plurality of south rows of terminals 124 s may include no more than four rows of terminals, and the plurality of west columns of terminals 124 w may include no more than four columns of terminals.
The first terminals 125 can be configured to operate the even-numbered microelectronic elements 0, 2, 4, 6 independently from the odd-numbered microelectronic elements 1, 3, 5, 7. In embodiments having four microelectronic elements, such as in FIG. 2, the first terminals 125 can be configured to operate the even-numbered microelectronic elements 0, 2 independently from the odd-numbered microelectronic elements 1, 3. In embodiments having two microelectronic elements, the first terminals 125 can be configured to operate the zeroth microelectronic element 0 independently from the first microelectronic element 1.
In one example, the first terminals 125 in the south rows of terminals 124 s in the southwest region SW can be configured to operate the even-numbered microelectronic elements 0, 2, 4, 6 independently from the first terminals in the west columns of terminals 124 w, also in the southwest region, that can be configured to operate the odd-numbered microelectronic elements 1, 3, 5, 7.
As further seen in FIG. 3A, data signals to and from the microelectronic package 100 can be carried, for example, by DQ signals and data strobe signals DQS corresponding to the respective memory channels. For example, second terminals 126 carrying all of the DQ signals and DQ strobe signals for the zeroth channel 131 (indicated as “DQs, DQS Channel 0” in FIG. 3A) can be provided adjacent to the north edge 130 of the microelectronic package 100, and all of the DQ signals and DQ strobe signals for the first channel 133 (indicated as “DQs, DQS Channel 1” in FIG. 3A) can be provided adjacent to the east edge 136 of the microelectronic package.
The terminals 124 can include second terminals 126 at a northeast region NE of the second surface 122 of the support element 102. The northeast region NE can encompass entire lengths of the north and east edges 130, 136 of the support element 102 and can extend in orthogonal directions from each of the north and east edges one-third of each distance D1, D2 toward the south edge 132 and toward the west edge 134, respectively. As can be seen in FIG. 3B, the northeast region NE and the southeast region SW can partially overlap, such that one or more of the terminals 124 can be located in both the northeast and southeast regions.
In one example, all of the second terminals 126 of the microelectronic package 100 can be exposed at the northeast region NE of the second surface 122 of the support element 102, such that the second terminals can be configured to carry all data signals to and from the microelectronic package.
The second terminals 126 can be arranged at locations within a plurality of north rows of terminals 124 n extending in the first one of the orthogonal directions D3 parallel to the north edge 130, and within a plurality of east columns of terminals 124 e extending in the second one of the orthogonal directions D4 parallel to the east edge 136. In one embodiment, the plurality of north rows of terminals 124 n may include no more than four rows of terminals, and the plurality of east columns of terminals 124 e may include no more than four columns of terminals.
In the microelectronic package 100, the even-numbered microelectronic elements 0, 2, 4, 6, which have their element contacts 104 oriented towards the south and north edges 132, 130 of the support element 102, can be electrically coupled with terminals 124 in the in the south rows of terminals 124 s and the north rows of terminals 124 n. More specifically, the first terminals 125 in the south rows of terminals 124 s and the second terminals 126 in the north rows of terminals 124 n can be electrically coupled with the element contacts 104 of the even-numbered microelectronic elements 0, 2, 4, 6.
The first terminals 125 in the south rows of terminals 124 s can be configured to carry control information for the even-numbered microelectronic elements 0, 2, 4, 6, and the second terminals 126 in the north rows of terminals 124 n can be configured to transfer data signals in accordance with the control information for the even-numbered microelectronic elements 0, 2, 4, 6. The first terminals 125 in the south rows of terminals 124 s can be configured to carry address information for the even-numbered microelectronic elements 0, 2, 4, 6, and the second terminals 126 in the north rows of terminals 124 n can be configured to transfer data signals to memory storage array locations for the even-numbered microelectronic elements 0, 2, 4, 6 specified by the address information.
The odd-numbered microelectronic elements 1, 3, 5, 7, which have their element contacts 104 oriented towards the west and east edges 134, 136 of the support element 102, can be electrically coupled with terminals 124 in the in the west columns of terminals 124 w and the east columns of terminals 124 e. More specifically, the first terminals 125 in the west columns of terminals 124 w and the second terminals 126 in the east columns of terminals 124 e can be electrically coupled with the element contacts 104 of the odd-numbered microelectronic elements 1, 3, 5, 7.
The first terminals 125 in the west columns of terminals 124 w can be configured to carry control information for the odd-numbered microelectronic elements 1, 3, 5, 7, and the second terminals 126 in the east columns of terminals 124 e can be configured to transfer data signals in accordance with the control information for the odd-numbered microelectronic elements 1, 3, 5, 7. The first terminals 125 in the west columns of terminals 124 w can be configured to carry address information for the odd-numbered microelectronic elements 1, 3, 5, 7, and the second terminals 126 in the east columns of terminals 124 e can be configured to transfer data signals to memory storage array locations for the odd-numbered microelectronic elements 1, 3, 5, 7 specified by the address information.
In this configuration, the microelectronic package 100 can permit the even-numbered microelectronic elements 0, 2, 4, 6 to be operated independently from the odd-numbered microelectronic elements 1, 3, 5, 7, such that data signals in accordance with the control information for the even-numbered microelectronic elements 0, 2, 4, 6 can be transferred at a time independent from the data signals in accordance with the control information for the odd-numbered microelectronic elements 1, 3, 5, 7.
In one example, the microelectronic package 100 can permit the even-numbered microelectronic elements 0, 2, 4, 6 to be operated independently from the odd-numbered microelectronic elements 1, 3, 5, 7, such that data signals to memory storage array locations for the even-numbered microelectronic elements 0, 2, 4, 6 can be transferred at a time independent from the data signals to memory storage array locations for the odd-numbered microelectronic elements 1, 3, 5, 7, the memory storage array locations for the even-numbered microelectronic elements 0, 2, 4, 6 being different than the memory storage array locations for the odd-numbered microelectronic elements 1, 3, 5, 7.
Each of the second terminals 126 in the north rows of terminals 124 n can be electrically insulated from each of the second terminals in the east columns of terminals 124 e within the microelectronic package 100. As can be seen in FIG. 3A, a zeroth subset of the second terminals 126 that are electrically coupled to the even-numbered microelectronic elements 0, 2, 4, 6 can comprise a zeroth memory channel 131, and a first subset of the second terminals that are electrically coupled to the odd-numbered microelectronic elements 1, 3, 5, 7 can comprise a first memory channel 133. The zeroth and first memory channels 131, 133 can be configured to be operated independently from one another.
In a particular embodiment where the microelectronic elements 0-7 are of type LPDDRx, the second terminals 126 can be configured to transfer: 32 bits per clock cycle to each of the zeroth and second microelectronic elements 0, 2 for a zeroth memory channel in a zeroth memory rank, 32 bits per clock cycle to each of the first and third microelectronic elements 1, 3 for a first memory channel in the zeroth memory rank, 32 bits per clock cycle to each of the fourth and sixth microelectronic elements 4, 6 for a zeroth memory channel in a first memory rank, and 32 bits per clock cycle to each of the fifth and seventh 5, 7 microelectronic elements for a first memory channel in the first memory rank.
A possible advantage of the arrangement of first terminals 125 and second terminals 126 seen in FIG. 3A will now be described. Per the above description, the terminals 124 of each such microelectronic package 100 constructed in accordance with the embodiments shown herein can be connected to a common connection interface provided on a circuit panel or other such component (e.g., FIG. 10A). In example embodiments, the other such component can be another package or a memory module substrate, among others (e.g., FIG. 10B).
The particular terminal bailout seen in FIG. 3A can be utilized to provide relatively short length connections within the microelectronic package 100 between the first terminals 125 of the microelectronic package and the respective sets of microelectronic elements in the microelectronic package that support the same memory channel.
Specifically, by placing all of the first terminals 125 for the zeroth channel 131 adjacent to the south edge 132 of the support element 102, this facilitates short length electrical connections between those first terminals and the corresponding first row 110 of element contacts 104 on the even-numbered microelectronic elements 0, 2, 4, and 6. In similar fashion, by placing all of the first terminals 125 for the first channel 133 adjacent to the west edge 134 of the support element 102, this facilitates short length electrical connections between those first terminals and the corresponding first column 114 of element contacts 104 on the odd-numbered microelectronic elements 1, 3, 5 and 7.
In LPDDRx-type microelectronic elements, address information is received on both rising and falling edges of the clock that is used for sampling such information. Thus, in LPDDRx-type microelectronic elements, the speed of address signaling on a command address bus is twice that of DDRx-type microelectronic elements, where the address information is received only at one edge of the clock. With the present arrangement, the shorter electrical connections within the microelectronic package 100 can reduce signal propagation time, inductance, and loading from the microelectronic package back onto a command address bus on the circuit panel (e.g., FIG. 10A). By reducing these parameters on the command address bus, signals can be received at the microelectronic package 100 at higher speeds than otherwise possible. Accordingly, the package arrangement shown provides a particular performance advantage when used with LPDDRx-type microelectronic elements.
In a variation of the microelectronic package 100 shown in FIGS. 1A-1D, a nine-chip package can be provided in which five even-numbered microelectronic elements 0, 2, 4, 6, and 8 are oriented in the same north-south orientation as the even-numbered microelectronic elements 0, 2, 4, 6 of FIGS. 1A-1D, and in which four odd-numbered microelectronic elements 1, 3, 5, and 7 are oriented in the same east-west orientation as the odd-numbered microelectronic elements 1, 3, 5, 7 of FIGS. 1A-1D.
In another example illustrated in FIG. 2, a four chip package 100 a is provided in which the even-numbered microelectronic elements 0 and 2 are oriented and wire-bonded as they are in FIG. 1A, and in which the odd-numbered microelectronic elements 1 and 3 are oriented and wire-bonded as they are in FIG. 1A.
In a face-down embodiment (not shown) that is a variation of the embodiment shown in FIG. 1A, the element contacts 104 at the front face 105 of each of the microelectronic elements 0 and 1 may be wire bonded to corresponding substrate contacts at a second surface 122 (oppositely-facing relative to the first surface 120) of the support element 102, the wire bonds extending through apertures of the support element 102. In such an embodiment, the front face 105 of the zeroth microelectronic element 0 can be disposed adjacent first surface 120 of the support element 102, the front face 105 of the first microelectronic element 1 can overlie a rear face of the zeroth microelectronic element, and the element contacts 104 can be electrically coupled with terminals 124 at the second surface 122 of the support element through conductive structure (e.g., wire bonds, lead bonds, etc.) aligned with at least one aperture extending between the first and second surfaces of the support element.
Further, in some implementations, stacked chips having through silicon via connections can be provided as an alternative to the wire bond connections shown in FIGS. 1A-1D. In yet another implementation, connections between chips in the stack can be facilitated using packaging structures such as wafer-level packaging or fan-out wafer-level packaging.
In one example, the microelectronic package 100 can have the form of the lower microelectronic package 100 b of FIG. 10B. Such a microelectronic package can have an encapsulant at least partially covering the microelectronic elements 0-1, 0-3, or 0-7.
More examples of the multiple types of memory packages, all of which can be connected to a common terminal ballout as shown in FIG. 3A, are illustrated in FIGS. 4, 5, and 6. For example, an eight microelectronic element LPDDRx microelectronic package is shown in FIG. 4 in which even-numbered microelectronic elements (indicated as “LPDDR3” in FIG. 4) labeled 0, 2, 4, and 6 correspond to those labeled the same in FIGS. 1A-1D, and in which odd-numbered microelectronic elements (indicated as “LPDDR3” in FIG. 4) labeled 1, 3, 5, and 7 correspond to those labeled the same in FIGS. 1A-1D. Dual-channel dual-rank memory access is provided in the eight microelectronic element LPDDRx package shown in FIG. 4.
As further shown, the group of signals CA Ch0 L provides all address input (via element contacts indicated as “CAs” in FIG. 4) to zeroth and fourth microelectronic elements 0 and 4 that is sufficient to specify an addressable memory storage location within the memory storage array of each microelectronic element. The same is true of the group of signals CA Ch0 H which provides all address input (via element contacts indicated as “CAs” in FIG. 4) to second and sixth microelectronic elements 2 and 6 that is sufficient to specify an addressable memory storage location within the memory storage array of each microelectronic element. Likewise, the same applies to CA Ch1 L and first and fifth microelectronic elements 1 and 5 for the first channel (via element contacts indicated as “CAs” in FIG. 4), and the same also applies to CA Ch1 H and third and seventh microelectronic elements 3 and 7 for the first channel (via element contacts indicated as “CAs” in FIG. 4).
The microelectronic elements that are used to support access to rank 0 and rank 1 for each channel are also shown in FIG. 4. Further, in the example shown, it can be seen that zeroth, first, fourth, and fifth microelectronic elements 0, 1, 4, and 5 can be used for read and write access on DQs 0-31 in the respective channels and ranks that are shown in FIG. 4, and that second, third, sixth, and seventh microelectronic elements 2, 3, 6, and 7 can be used for read and write access on DQs 32-63 in the respective channels and ranks that are shown in FIG. 4.
As further seen in FIG. 5, in the four microelectronic element package shown therein, dual-channel single-rank memory access is provided. In the four microelectronic element LPDDRx package shown in FIG. 5, even-numbered microelectronic elements (indicated as “LPDDR3” in FIG. 5) labeled 0 and 2 correspond to those labeled the same in FIG. 2, and odd-numbered microelectronic elements (indicated as “LPDDR3” in FIG. 5) labeled 1 and 3 correspond to those labeled the same in FIG. 2.
Here again, loading of the command address bus is reduced because each microelectronic element 0-3 in the microelectronic package receives (via element contacts indicated as “CAs” in FIG. 5) only the address information on a specific group of the first terminals 125 that need not be shared with any other microelectronic element in the package. Thus, address information on first terminals CA CH0 L is received (via element contacts indicated as “CAs” in FIG. 5) only by the zeroth microelectronic element 0 and no other microelectronic elements in the same microelectronic package, thereby reducing loading onto the signal conductors carrying such signals on a circuit panel to which the microelectronic package 100 is electrically coupled.
FIG. 6 illustrates an eight microelectronic element DDRx microelectronic package arrangement in which the command address bus information received by each microelectronic element (via element contacts indicated as “CAs” in FIG. 6) needs to be provided on both the CA CHx L and CA CHx H first terminals 125 thereto. FIG. 6 further illustrates an example according to current technology in which bit width of the microelectronic elements are limited to 16 bits each, such that four microelectronic elements, i.e., even-numbered microelectronic elements 0, 2, 4, and 6 (indicated as “DDR3/4” in FIG. 6), are required to implement a zeroth memory channel 0, and four odd-numbered microelectronic elements 1, 3, 5 and 7 (indicated as “DDR3/4” in FIG. 6) are required to implement a first memory channel 1. Accordingly, while the eight microelectronic elements DDRx microelectronic package example provides dual-channel memory access, with 16-bit width microelectronic elements, the example shown in FIG. 6 provides only single-rank memory access.
In a variation of the embodiment of FIG. 6, a nine microelectronic element DDRx microelectronic package arrangement may be provided in which bit width of the microelectronic elements are limited to 8 bits each, such that five microelectronic elements, i.e., even-numbered microelectronic elements 0, 2, 4, 6, and 8 are required to implement a 40-bit first portion of a zeroth memory channel 0, and four odd-numbered microelectronic elements 1, 3, 5 and 7 are required to implement a 32-bit second portion of the zeroth memory channel 0. In one example, the eighth microelectronic element 8 can have an ECC memory or error correction code memory function.
Such an arrangement can provide single-channel single-rank 72-bit memory access, and a microelectronic package having such an arrangement of microelectronic elements can be joined to the same arrangement of substrate contacts 106 at the first surface 120 of the support element 102 (FIG. 1D) as the embodiment of FIG. 6, but with some of the substrate contacts connected to no-connect terminals of the microelectronic package. This variation is merely illustrative of a way in which microelectronic elements each having a narrower bit width can be used to make devices of different total bit widths; the particular example used is to be understood as not limiting potential embodiments to those having the particular bit widths described herein.
As used herein, a “no-connect terminal” of a microelectronic package 100, 100 a, or 100 b means a terminal that is not connected in any electrical path, e.g., path for conducting information to any microelectronic element, e.g., semiconductor chip, within the microelectronic package, whether or not there is ever any information present on such no-connect terminal. Thus, even if information may be present on a no-connect terminal such as may be coupled thereto from the support structure 170 (FIG. 10A) that is connected to the no-connect terminal, the information present on the no-connect terminal is not in any path to be provided to any microelectronic element within the microelectronic package.
FIG. 7 further illustrates a common arrangement of element contacts 104 at the front face 105 of an LPDDRx-type microelectronic element (e.g., contact pads, indicated as “CAs and DQs” in FIG. 7, provided at the front face of a memory microelectronic element in accordance with LPDDRx, indicated as “LPDDR3” in FIG. 7) that can be used in the microelectronic package 100 of FIG. 1A or the microelectronic package 100 a of FIG. 2. This arrangement of element contacts 104 shows the address or command/address contacts in a first column 110 or 114 along one edge of the microelectronic element, and the data contacts in a second column 112 or 116 along an opposite edge of the microelectronic element.
Referring to FIG. 8, by contrast, DDRx microelectronic elements (indicated as “DDR3” in FIG. 8) typically have central chip contacts 104 a (indicated as “Orig pads” in FIG. 8) as originally provided in which the chip contacts extend in one or two rows along or adjacent to a central ‘axis’ of the microelectronic element. In such case, a redistribution layer (indicated as “RDL” in FIG. 8) can be provided or formed on the chip that redistributes the contacts from the central spine to opposite edges, thereby providing element contacts 104 b for carrying address information or command/address information in a first column 110 or 114 along one edge of the microelectronic element (indicated as “CAs” in FIG. 8), and element contacts for carrying data signals in a second column 112 or 116 along an opposite edge of the microelectronic element (indicated as “DQs” in FIG. 8).
FIG. 9 further illustrates that for some DDRx chips, particularly DDR4 chips, the redistribution (indicated as “RDL” in FIG. 9) can be made in the manner shown in which the original central chip contacts 104 a (indicated as “Orig pads” in FIG. 9) are in the middle and the element contacts 104 b for carrying address information or command/address information in a first column 110 or 114 along one edge of the microelectronic element (indicated as “CAs” in FIG. 9), and the element contacts for carrying data signals in a second column 112 or 116 along an opposite edge of the microelectronic element (indicated as “DQs” in FIG. 9), the first and second columns of element contacts extending along the edges parallel to the central axis of the original central chip contacts as shown.
FIG. 10A is a schematic diagram illustrating a possible interconnection arrangement of the microelectronic package 100 in a microelectronic assembly 150 and its interconnections, indicated as “CAs (ch0),” “CAs (ch1),” “DQs (ch0),” and “DQs (ch1)” in FIG. 10A, with a processor 160 (e.g., a microprocessor), both the microelectronic package and the processor mounted to a support structure 170 such as a circuit panel. In the example shown in FIG. 10A, the microelectronic package 100 and the processor 160 can be mounted to a major surface 171 of the support structure 170. The microelectronic assembly 150 can also have a set of conductors 180 on the support structure 170 configured to carry the address information between the microelectronic package 100 and the processor 160.
The south and west edges 132, 134 of the support element 102 can face toward an edge 161 of the processor 160, and the north and east edges 130, 136 can face away from the edge of the processor, so that the first terminals 125 in the southwest region SW of the second surface of the support element 102 are closer to the edge of the processor than the second terminals 126 in the northeast region NE of the second surface of the support element. In a particular example, the south and west edges 132, 134 of the support element 102 can each be oriented at approximately 45 degrees to the edge 161 of the processor 160. In other embodiments, the microelectronic package 100 and the processor 160 can be oriented in other relative positions that can minimize the length that signals have to travel between the microelectronic package 100 and the processor 160.
As illustrated, the length of the command address bus, indicated as “CAs (ch0)” and “CAs (ch1)” in FIG. 10A, can be reduced in such arrangement because connections to the microelectronic package 100 are made along west and south edges 134, 132 of the support element 102 which are closer to the processor 160. Accordingly, the reduced connection lengths may help facilitate increased speed of signaling along the command address bus between the processor 160 and the microelectronic package 100. Those connections may be short enough so that parallel terminations are not required, thereby saving power.
The connection between the terminals 124 of the microelectronic package 100 and contacts 174 (FIG. 10B) of the support structure 170 can take various forms. The contacts 174 can be coupled to the set of conductors 180 of the support structure 170 and can be joined with corresponding ones of the terminals 124 of the microelectronic package 100 (FIG. 1A) or the microelectronic package 100 a (FIG. 2). The contacts 174 can have a plurality of predetermined arrangements of address and command information assignments, so that the contacts can be connected with terminals 124 of a microelectronic package 100 or of a microelectronic package 100 a having microelectronic elements 0-1, 0-3, or 0-7 of various types (e.g., DDRx, GDDRx, LPDDRx, etc.).
The contacts 174 can have address information assignments arranged according to a first predetermined arrangement for connection with a first type of the microelectronic package 100 in which the microelectronic elements 0-1, 0-3, or 0-7 are configured to sample the address information coupled thereto through the contacts at a first sampling rate (e.g., DDR3, DDR4, DDRx). The same contacts 174 can be arranged according to a second predetermined arrangement for connection with a second type of microelectronic package 100 in which the microelectronic elements 0-1, 0-3, or 0-7 are configured to sample the address information coupled thereto through the contacts at a second sampling rate being greater than the first sampling rate (e.g., LPDDR3, LPDDRx).
In a particular embodiment, the microelectronic elements 0-1, 0-3, or 0-7 in the first type of the microelectronic package 100 or 100 a can be of type DDRx, and the microelectronic elements 0-1, 0-3, or 0-7 in the second type of the microelectronic package can be of type LPDDRx. The contacts 174 that can be arranged according to one predetermined arrangement for connection with two different types of the microelectronic package 100, respectively, are also referred to herein as “co-support contacts.”
In one example, the second sampling rate can be an integer multiple of the first sampling rate. For example, the microelectronic assembly 150 can be configured such that if a first type of the microelectronic package 100 or 100 a having DDR3 or DDR4 memory therein is attached to the support structure 170, the microelectronic elements in the microelectronic package can be configured to sample the address information coupled thereto through the contacts 174 at a first sampling rate, such as once per clock cycle (e.g., on the rising edge of the clock cycle). In this same example, the microelectronic assembly 150 can be configured such that if a second type of the microelectronic assembly 100 or 100 a having LPDDR3 memory therein is instead attached to the same support structure 170, the microelectronic elements in the microelectronic package can be configured to sample the address information coupled thereto through the contacts 174 at a second sampling rate, such as twice per clock cycle (e.g., once each on the rising edge and falling edge of the clock cycle). Therefore, in this example, the second sampling rate is an integer multiple (2) of the first sampling rate. In these two cases, the support structure 170 can be identical and can function with microelectronic assemblies having either DDRx or LPDDRx memory.
Further variations of the ability of the support structure 170 to be configured to be joined to microelectronic packages having either DDRx or LPDDRx memory therein can be found in the co-owned and co-pending patent application Ser. No. 13/841,052, filed Mar. 15, 2013, which is hereby incorporated by reference herein.
FIG. 10B is a schematic diagram illustrating a possible interconnection arrangement of an upper microelectronic package 100 (FIG. 1A) stacked with a lower microelectronic package 100 b in a microelectronic assembly 150 a and its interconnections with a processor 160, both the microelectronic packages and the processor mounted to a support structure 170 such as a circuit panel. In the example shown in FIG. 10B, the lower microelectronic package 100 b and the processor 160 can be mounted to a major surface 171 of the support structure 170, and the upper microelectronic package 100 can be mounted to the lower microelectronic package. The microelectronic assembly 150 a can also have a set of conductors (e.g., the set of conductors 180 of FIG. 10A) on the support structure 170 configured to carry the address information between the microelectronic packages and the processor 160.
The lower microelectronic package 100 b can have terminals 124 (bottom terminals) at the second surface 122 of the support element 102. The lower microelectronic package can have an encapsulant 190 at least partially covering the microelectronic elements 0-1, 0-3, or 0-7. In one example, top terminals 127 at a top surface 191 of the encapsulant can be electrically coupled with the microelectronic elements of the lower microelectronic package via the substrate contacts 106. In other embodiments, the lower microelectronic package 100 b can have top terminals that are exposed at a surface of the support element 102, or other locations. The terminals 124 of the upper microelectronic package 100 can be joined to the top terminals 127 of the lower microelectronic package 100 b. In one example, the upper microelectronic package 100 may take the form of the lower microelectronic package 100 b (with both top and bottom terminals), such that the upper and lower microelectronic packages are identical except for the location of chip select terminals.
In a particular embodiment, the terminals 124 of each of the upper and lower microelectronic packages 100, 100 b can include second terminals configured to carry second information other than the information carried by the first terminals, the second information including data signals. The support structure 170 of the microelectronic assembly 150 a can have a set of conductors (e.g., the set of conductors 180 of FIG. 10A) configured to carry 64 bits of the second information between the microelectronic packages 100, 100 b and the processor 160, where the second terminals of the upper microelectronic package are configured to transfer 32 bits per clock cycle to the set of conductors, and the second terminals of the lower microelectronic package are configured to transfer 32 bits per clock cycle to the set of conductors.
Dual-rank memory access can be provided by stacking the upper and lower microelectronic packages 100 and 100 b, where each of the second terminals of the upper microelectronic package overlies and is electrically connected with a corresponding one of the second terminals of the lower microelectronic package having the same signal assignment, and each of the second terminals of each of the upper and lower microelectronic packages is electrically connected with each of the microelectronic elements 0-1, 0-3, or 0-7 in each of the upper and lower microelectronic packages.
Dual-width memory access can be provided by stacking the upper and lower microelectronic packages 100 and 100 b, where each of the second terminals of the upper microelectronic package overlies and is electrically connected with a corresponding no-connect terminal of the lower microelectronic package that is electrically insulated from the microelectronic elements 0-1, 0-3, or 0-7 within the lower microelectronic package, and each of the second terminals of the lower microelectronic package underlies and is electrically connected with a corresponding no-connect terminal of the upper microelectronic package that is electrically insulated from the microelectronic elements 0-1, 0-3, or 0-7 within the upper microelectronic package.
In a variation of FIG. 10B, an upper microelectronic package 100 can be stacked with a lower microelectronic package 100 b having a processor therein. In such an embodiment, the lower microelectronic package 100 b can be a system on a chip, for example. Such an embodiment may have a depopulated central region of the terminals 124 at the second surface of the support element of the upper microelectronic package, such that outer terminals 124 a adjacent the north, south, east, and west edges of the support element are present, while inner terminals 124 b shown in FIG. 10B are omitted. In one example, such a depopulated central region of a support element can be a central region of the support element disposed between the northeast region NE and the southwest region SW shown in FIG. 3B. In such an embodiment, the processor 160 shown in FIG. 10B can be omitted, since the lower microelectronic package 100 b can contain a processor.
In this variation, the top terminals 127 of the lower microelectronic package 100 b can be co-support contacts or co-support terminals arranged according to two different predetermined arrangements for connection with one of two different types of the upper microelectronic package 100, respectively. The microelectronic elements 0-1, 0-3, or 0-7 in a first type of the upper microelectronic package 100 can be of type DDRx and can be configured to sample the address information coupled thereto through the top terminals 127 at a first sampling rate, such as once per clock cycle (e.g., on the rising edge of the clock cycle), and the microelectronic elements 0-1, 0-3, or 0-7 in the second type of the upper microelectronic package can be of type LPDDRx and can be configured to sample the address information coupled thereto through the top terminals 127 at a second sampling rate, such as twice per clock cycle (e.g., once each on the rising edge and falling edge of the clock cycle).
In one embodiment of this variation, the upper microelectronic package 100 can have four microelectronic elements of type LPDDRx therein configured to provide a single-rank memory access as shown in FIG. 5. In a particular embodiment of this variation, the upper microelectronic package 100 can have eight microelectronic elements of type LPDDRx therein configured to provide dual-rank memory access as shown in FIG. 4.
The microelectronic packages and microelectronic assemblies described above with reference to FIGS. 1A through 10B above can be utilized in construction of diverse electronic systems, such as the system 200 shown in FIG. 11. For example, the system 200 in accordance with a further embodiment of the invention includes a plurality of modules or components 206 such as the microelectronic packages or microelectronic assemblies as described above, in conjunction with other electronic components 208, 210 and 211.
In the exemplary system 200 shown, the system can include a circuit panel, motherboard, or riser panel 202 such as a flexible printed circuit board, and the circuit panel can include numerous conductors 204, of which only one is depicted in FIG. 11, interconnecting the modules or components 206, 208, 210 with one another. Such a circuit panel 202 can transport signals to and from each of the microelectronic packages and/or microelectronic assemblies included in the system 200. However, this is merely exemplary; any suitable structure for making electrical connections between the modules or components 206 can be used.
In a particular embodiment, the system 200 can also include a processor such as the semiconductor chip 208, such that each module or component 206 can be configured to transfer a number N of data bits in parallel in a clock cycle, and the processor can be configured to transfer a number M of data bits in parallel in a clock cycle, M being greater than or equal to N.
In the example depicted in FIG. 11, the component 208 is a semiconductor chip and component 210 is a display screen, but any other components can be used in the system 200. Of course, although only two additional components 208 and 211 are depicted in FIG. 11 for clarity of illustration, the system 200 can include any number of such components.
Modules or components 206 and components 208 and 211 can be mounted in a common housing 201, schematically depicted in broken lines, and can be electrically interconnected with one another as necessary to form the desired circuit. The housing 201 is depicted as a portable housing of the type usable, for example, in a cellular telephone or personal digital assistant, and screen 210 can be exposed at the surface of the housing. In embodiments where a structure 206 includes a light-sensitive element such as an imaging chip, a lens 211 or other optical device also can be provided for routing light to the structure. Again, the simplified system shown in FIG. 11 is merely exemplary; other systems, including systems commonly regarded as fixed structures, such as desktop computers, routers and the like can be made using the structures discussed above.
a support element having first and second oppositely-facing surfaces and a plurality of substrate contacts at the first surface or the second surface, the support element having oppositely-facing north and south edges adjacent to oppositely-facing east and west edges each extending between the north and south edges;
zeroth, first, second, and third stacked microelectronic elements electrically coupled with the substrate contacts, each microelectronic element having a memory storage array having one or more available addressable memory locations; and
terminals at the second surface electrically coupled with the microelectronic elements via the substrate contacts and arranged at locations within a plurality of north and south rows of terminals extending parallel to and adjacent to the north and south edges, respectively, and at locations within a plurality of east and west columns of terminals extending parallel to and adjacent to the east and west edges, respectively,
the terminals including first terminals configured to carry first address information usable by a circuitry within the microelectronic package to determine an addressable memory location from among all the available addressable memory locations of the memory storage arrays of the microelectronic elements, and second terminals configured to carry second information other than the first address information carried by the first terminals, the second information including data signals,
wherein a zeroth subset of the first and second terminals are electrically coupled to the zeroth and second microelectronic elements, the first terminals of the zeroth subset being arranged within a first one of the north and south rows of terminals and the second terminals of the zeroth subset being arranged within a second one of the north and south rows of terminals, and
wherein a first subset of the first and second terminals are electrically coupled to the first and third microelectronic elements, the first terminals of the first subset being arranged within a first one of the east and west columns of terminals and the second terminals of the first subset being arranged within a second one of the east and west columns of terminals.
2. The microelectronic package of claim 1, wherein the north and south rows of terminals each includes no more than four rows of terminals, and the east and west columns of terminals each includes no more than four columns of terminals.
3. The microelectronic package of claim 1, wherein the north and south rows of terminals each extends no more than 2 mm from the north and south edges, respectively, and the east and west columns of terminals each extend no more than 2 mm from the east and west edges, respectively.
4. The microelectronic package of claim 1, wherein the rows of terminals in which the first terminals of the zeroth subset are arranged and the rows of terminals in which the first terminals of the first subset are arranged extend along adjacent ones of the north, east, south, and west edges of the support element.
5. The microelectronic package of claim 4, wherein the second surface has a southwest region encompassing entire lengths of the south and west edges and extending in orthogonal directions from each of the south and west edges one-third of each distance toward the north edge and toward the east edge, respectively, and all of the first terminals of the zeroth and first subsets are arranged within the southwest region of the second surface.
6. The microelectronic package of claim 1, wherein the first terminals are configured to carry all the first address information usable by the circuitry within the microelectronic package to determine an addressable memory location from among all of the available addressable memory locations of the memory storage arrays within the microelectronic package.
7. The microelectronic package of claim 1, wherein the second one of the north and south rows of terminals in which the second terminals of the zeroth subset are arranged and the second one of the east and west columns of terminals in which the second terminals of the first subset are arranged extend along adjacent ones of the north, east, south, and west edges of the support element.
8. The microelectronic package of claim 7, wherein the second surface has a northeast region encompassing entire lengths of the north and east edges and extending in orthogonal directions from each of the north and east edges one-third of each distance toward the south edge and toward the west edge, respectively, and all of the second terminals of the zeroth and first subsets are arranged within the northeast region of the second surface.
9. The microelectronic package of claim 1, wherein the second terminals are configured to carry all data signals to and from the microelectronic package.
10. The microelectronic package of claim 1, wherein each microelectronic element has first and second columns of element contacts extending along a front face thereof adjacent and parallel to first and second opposite edges of the front face, respectively, the first and second edges of the both zeroth and second microelectronic elements being disposed adjacent the south and north edges, respectively, and the first and second edges of both the first and third microelectronic elements being disposed adjacent the west and east edges, respectively.
11. The microelectronic package of claim 10, wherein the first column of element contacts of each of the microelectronic elements is configured to carry all of the first address information usable by the circuitry within the respective microelectronic element to determine an addressable memory location from among all of the available addressable memory locations of the memory storage arrays within the respective microelectronic element.
12. The microelectronic package of claim 1, wherein the zeroth and second microelectronic elements are alternatingly interleaved in a single stacked arrangement with and approximately orthogonal to the first and third microelectronic elements.
13. The microelectronic package of claim 1, wherein the zeroth subset of the second terminals that are electrically coupled to the zeroth and second microelectronic elements comprise a zeroth memory channel, and the first subset of the second terminals that are electrically coupled to the first and third microelectronic elements comprise a first memory channel, and the zeroth and first memory channels are configured to be operated independently from one another.
14. A microelectronic assembly including a support structure and the microelectronic package of claim 1 mounted to a major surface of the support structure, the microelectronic assembly further comprising:
a microprocessor mounted to the major surface of the support structure; and
a set of conductors on the support structure configured to carry the first address information between the microelectronic package and the microprocessor.
15. The microelectronic assembly of claim 14, wherein first and second adjacent edges of the north, east, west, and south edges of the support structure having the first terminals of the zeroth and first subsets adjacent thereto face toward an edge of the microprocessor, and third and fourth adjacent edges of the north, east, west, and south edges of the support structure having the second terminals of the zeroth and first subsets adjacent thereto face away from the edge of the microprocessor, so that the first terminals are closer to the edge of the microprocessor than the second terminals.
zeroth, first, second, and third stacked microelectronic elements electrically coupled with the substrate contacts, each microelectronic element having a memory storage array having one or more available addressable memory locations and first and second columns of element contacts extending along a front face thereof adjacent and parallel to first and second opposite edges of the front face, respectively, the first and second edges of the zeroth microelectronic element adjacent the south and north edges, respectively, and the first and second edges of the first microelectronic element adjacent the west and east edges, respectively; and
terminals at the second surface electrically coupled with the microelectronic elements via the substrate contacts, the terminals including first terminals configured to carry first address information usable by a circuitry within the microelectronic package to determine an addressable memory location from among all of the available addressable memory locations of the memory storage arrays of the microelectronic elements, and second terminals configured to carry second information other than the first address information carried by the first terminals, the second information including data signals,
wherein a zeroth subset of the first and second terminals are electrically coupled to the zeroth and second microelectronic elements and a first subset of the first and second terminals are electrically coupled to the first and third microelectronic elements, the zeroth subset of the second terminals comprising a zeroth memory channel and the first subset of the second terminals comprising a first memory channel, and the zeroth and first memory channels are configured to be operated independently from one another.
17. The microelectronic package of claim 16, wherein the zeroth subset of the second terminals are configured to transfer 32 bits twice per clock cycle to each of the zeroth and second microelectronic elements, and the first subset of the second terminals are configured to transfer 32 bits twice per clock cycle to each of the first and third microelectronic elements.
18. The microelectronic package of claim 16, wherein the zeroth and second microelectronic elements are alternatingly interleaved in a single stacked arrangement with and approximately orthogonal to the first and third microelectronic elements.
19. The microelectronic package of claim 16, wherein the second surface has a southwest region encompassing entire lengths of the south and west edges and extending in orthogonal directions from each of the south and west edges one-third of each distance toward the north edge and toward the east edge, respectively, and the first terminals are at the southwest region.
20. The microelectronic package of claim 16, wherein the first terminals are configured to carry all of the first address information usable by the circuitry within the microelectronic package to determine an addressable memory location from among all of the available addressable memory locations of the memory storage arrays within the microelectronic package.
US14753607 2013-06-11 2015-06-29 Single package dual channel memory with co-support Active US9460758B2 (en)
US201361833900 true 2013-06-11 2013-06-11
US14075020 US9070423B2 (en) 2013-06-11 2013-11-08 Single package dual channel memory with co-support
US14753607 US9460758B2 (en) 2013-06-11 2015-06-29 Single package dual channel memory with co-support
US14075020 Continuation US9070423B2 (en) 2013-06-11 2013-11-08 Single package dual channel memory with co-support
US20150302901A1 true US20150302901A1 (en) 2015-10-22
US9460758B2 true US9460758B2 (en) 2016-10-04
ID=52005351
US14075020 Active US9070423B2 (en) 2013-06-11 2013-11-08 Single package dual channel memory with co-support
US14753607 Active US9460758B2 (en) 2013-06-11 2015-06-29 Single package dual channel memory with co-support
US (2) US9070423B2 (en)
KR (1) KR101692792B1 (en)
WO (1) WO2014201002A1 (en)
US9484080B1 (en) * 2015-11-09 2016-11-01 Invensas Corporation High-bandwidth memory application with controlled impedance loading
JPS6193694A (en) 1984-10-15 1986-05-12 Matsushita Electric Ind Co Ltd Ic device
JPS63232389A (en) 1987-03-20 1988-09-28 Hitachi Ltd Wiring system of surface mount package
US5210639A (en) 1983-12-30 1993-05-11 Texas Instruments, Inc. Dual-port memory with inhibited random access during transfer cycles with serial access
TW312044B
US5691570A (en) 1993-09-29 1997-11-25 Kabushiki Kaisha Toshiba Integrated circuits having patterns of mirror images and packages incorporating the same
TW428258B
TW429561B
US20010002727A1 (en) 1997-09-16 2001-06-07 Tsukasa Shiraishi Semiconductor device and module of the same
US6252264B1 (en) 1999-07-30 2001-06-26 International Business Machines Corporation Integrated circuit chip with features that facilitate a multi-chip module having a number of the chips
US20010013662A1 (en) 1996-02-29 2001-08-16 Manami Kudou Pad layout and lead layout in semiconductor device
US20010022740A1 (en) 1999-09-02 2001-09-20 Nuxoll James P. Semiconductor devices having mirrored terminal arrangements, devices including same, and methods of testing such semiconductor devices
US20010038106A1 (en) 2000-04-24 2001-11-08 Coteus Paul William AC drive cross point adjust method and apparatus
US20020016056A1 (en) 1999-02-19 2002-02-07 Corisis David J. Methods of packaging an integrated circuit
TW478137B
US20020027019A1 (en) 2000-09-05 2002-03-07 Seiko Epson Corporation Semiconductor device and method of manufacture thereof, circuit board, and electronic instrument
US20020043719A1 (en) 1999-05-06 2002-04-18 Hitachi, Ltd. Semiconductor device
US6380318B1 (en) 1997-07-25 2002-04-30 Nippon Mektron, Limited Process for producing modified acrylic rubber
EP1205977A2 (en) 2000-11-07 2002-05-15 Infineon Technologies AG Memory device with central connecting area
US20020130412A1 (en) 1999-12-30 2002-09-19 Akira Nagai Semiconductor device and method of manufacture thereof
US20030089982A1 (en) 2001-08-16 2003-05-15 Robert Feurle Sharing of multiple-access signal line in a printed circuit board
US20030107908A1 (en) 2001-12-06 2003-06-12 Samsung Electronics Co., Ltd. Integrated circuit device and module with integrated circuits
US20030205801A1 (en) 2002-05-03 2003-11-06 Baik Hyung Gil Ball grid array package with stacked center pad chips and method for manufacturing the same
US20030211660A1 (en) 2001-12-12 2003-11-13 Micron Technology, Inc. BOC BGA package for die with I-shaped bond pad layout
TW567593B
US20040061577A1 (en) 2002-02-01 2004-04-01 James Breisch Dual referenced microstrip
US20040061211A1 (en) 2002-10-01 2004-04-01 Mitsubishi Denki Kabushiki Kaisha Semiconductor package
US20040112088A1 (en) 2000-11-30 2004-06-17 Tetsuji Ueda Blank for an optical member as well as vessel and method of producing the same
US20040145042A1 (en) 2003-01-14 2004-07-29 Sadayuki Morita Semiconductor device
US6781220B2 (en) 2001-05-30 2004-08-24 Infineon Technologies Ag Printed circuit board for semiconductor memory device
US20040164382A1 (en) 2003-02-21 2004-08-26 Gerber Mark A. Multi-die semiconductor package
US20040168826A1 (en) 2002-03-01 2004-09-02 Tongbi Jiang Selectively configurable circuit board
US6894381B2 (en) 2002-12-17 2005-05-17 Infineon Technologies Ag Electronic device having a stack of semiconductor chips and method for the production thereof
US20050206585A1 (en) 2000-09-27 2005-09-22 Stewart Roger G Display devices and integrated circuits
US20050258532A1 (en) 2004-05-24 2005-11-24 Yasuhiro Yoshikawa Semiconductor device
US20060004981A1 (en) 2004-06-30 2006-01-05 Bains Kuljit S Apparatus and method for initialization of a double-sided dimm having at least one pair of mirrored pins
US20060170093A1 (en) 2003-11-08 2006-08-03 Chippac, Inc. Flip chip interconnection pad layout
US20060207788A1 (en) 2005-03-15 2006-09-21 Chil-Nam Yoon Memory module and signal line arrangement method thereof
US7122897B2 (en) 2004-05-12 2006-10-17 Fujitsu Limited Semiconductor device and method of manufacturing the semiconductor device
US7138709B2 (en) 2003-06-30 2006-11-21 Intel Corporation Microelectronic package array
US7141879B2 (en) 2000-10-10 2006-11-28 Renesas Technology Corp. Semiconductor device
US7164149B2 (en) 2003-04-18 2007-01-16 Kabushiki Kaisha Toshiba Semiconductor device, semiconductor device manufacturing method, and semiconductor device test method
US20070120245A1 (en) 2005-11-28 2007-05-31 Yasuhiro Yoshikawa Semiconductor device
US7262507B2 (en) 2003-12-26 2007-08-28 Nec Electronics Corporation Semiconductor-mounted device and method for producing same
US20080061423A1 (en) 2006-09-12 2008-03-13 Martin Brox Method for producing a circuit module comprising at least one integrated circuit
US20080098277A1 (en) 2006-10-23 2008-04-24 International Business Machines Corporation High density high reliability memory module with power gating and a fault tolerant address and command bus
US20080150155A1 (en) 2006-12-20 2008-06-26 Shanggar Periaman Stacked-die packages with silicon vias and surface activated bonding
US20080182443A1 (en) 2006-10-12 2008-07-31 International Business Machines Corporation Socket and Method for Compensating for Differing Coefficients of Thermal Expansion
JP3143893U (en) 2008-02-14 2008-08-07 華泰電子股▲分▼有限公司 Multi-chip sealed package
US20080191338A1 (en) 2007-02-14 2008-08-14 Samsung Electronics Co., Ltd Semiconductor memory device, memory device support and memory module
US20080230888A1 (en) 2007-03-19 2008-09-25 Nec Electronics Corporation Semiconductor device
US20080265397A1 (en) 2007-04-30 2008-10-30 Chipmos Technology Inc. Chip-Stacked Package Structure
TW200842998A
US20090001574A1 (en) 2007-06-29 2009-01-01 Fang Chun-Fu Multi-chips Stacked package structure
TW200901194A
TWM363079U
US20090250255A1 (en) 2008-04-02 2009-10-08 Spansion Llc Connections for electronic devices on double-sided circuit board
US20090294938A1 (en) 2008-05-27 2009-12-03 Nan-Cheng Chen Flip-chip package with fan-out wlcsp
US20090314538A1 (en) 2008-06-20 2009-12-24 Houssam Jomaa Dual epoxy dielectric and photosensitive solder mask coatings, and processes of making same
US20100052111A1 (en) 2008-08-26 2010-03-04 Kabushiki Kaisha Toshiba Stacked-chip device
US20100182040A1 (en) 2009-01-22 2010-07-22 International Business Machines Corporation Programmable through silicon via
US7763969B2 (en) 2005-12-23 2010-07-27 Phoenix Precision Technology Corporation Structure with semiconductor chips embeded therein
US20100244272A1 (en) 2008-06-10 2010-09-30 Micron Technology, Inc. Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US20100327457A1 (en) 2008-02-19 2010-12-30 Liquid Design Systems, Inc. Semiconductor chip and semiconductor device
TWM398313U
US20110042824A1 (en) 2009-08-20 2011-02-24 Fujitsu Limited Multi-chip module and method of manufacturing the same
US20110084758A1 (en) 2009-10-09 2011-04-14 Elpida Memory, Inc. Semiconductor device
TW201115659A
US20110193226A1 (en) 2010-02-08 2011-08-11 Micron Technology, Inc. Microelectronic devices with through-substrate interconnects and associated methods of manufacturing
JP2011155203A (en) 2010-01-28 2011-08-11 Elpida Memory Inc Semiconductor device
US8072037B2 (en) 2001-10-15 2011-12-06 Micron Technology, Inc. Method and system for electrically coupling a chip to chip package
TW201208004A
TWM426922U
TW201222684A
US20120153435A1 (en) 2010-12-17 2012-06-21 Tessera, Inc. Enhanced stacked microelectronic assemblies with central contacts and improved ground or power distribution
US20120155049A1 (en) 2010-12-17 2012-06-21 Tessera Research Llc Enhanced stacked microelectronic assemblies with central contacts
US20120206181A1 (en) 2011-02-15 2012-08-16 Cavium, Inc. Multi-function delay locked loop
US20120313239A1 (en) 2011-06-13 2012-12-13 Tessera, Inc. Flip chip assembly and process with sintering material on metal bumps
US20120313253A1 (en) 2011-06-08 2012-12-13 c/o Tessera, Inc. Fan-out wlp with package
US20130009318A1 (en) 2011-07-07 2013-01-10 Pierre Chor-Fung Chia Stacked memory layers having multiple orientations and through-layer interconnects
US20130009308A1 (en) 2011-07-06 2013-01-10 Heung-Kyu Kwon Semiconductor stack package apparatus
US20130015590A1 (en) 2011-07-12 2013-01-17 Invensas Corporation Memory module in a package
US20130168843A1 (en) 2011-12-29 2013-07-04 Invensas Corporation Embedded heat spreader for package with multiple microelectronic elements and face-down connection
US20140042644A1 (en) 2011-04-21 2014-02-13 Tessera, Inc. Flip-chip, face-up and face-down wirebond combination package
US20140055941A1 (en) 2012-08-27 2014-02-27 Invensas Corporation Co-support system and microelectronic assembly
US20140055970A1 (en) 2012-08-27 2014-02-27 Invensas Corporation Co-support component and microelectronic assembly
US20140055942A1 (en) 2012-08-27 2014-02-27 Invensas Corp. Co-support module and microelectronic assembly
US8902680B2 (en) * 2013-01-23 2014-12-02 Micron Technology, Inc. Identifying stacked dice
KR101901324B1 (en) * 2011-10-25 2018-09-27 삼성전자주식회사 Semiconductor Packages Having 4-Channels
TW200926312A
TWM338433U
TW201234556A
USRE41478E1 (en) 1994-12-20 2010-08-10 Renesas Electronics Corporation Semiconductor device having an improved connection arrangement between a semiconductor pellet and base substrate electrodes and a method of manufacture thereof
USRE41721E1 (en) 1994-12-20 2010-09-21 Renesas Electronics Corporation Semiconductor device having an improved connected arrangement between a semiconductor pellet and base substrate electrodes
US20020105096A1 (en) 1998-11-10 2002-08-08 Masayoshi Hirata Semiconductor device with connection terminals in the form of a grid array
US20020053732A1 (en) 1999-05-06 2002-05-09 Hitachi, Ltd. Semiconductor device
US6433422B1 (en) 1999-05-31 2002-08-13 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit having semiconductor packages for mounting integrated circuit chips on both sides of a substrate
US6560134B2 (en) 2000-11-07 2003-05-06 Infineon Technologies Ag Memory configuration with a central connection area
US8426983B2 (en) 2010-01-28 2013-04-23 Elpida Memory, Inc. Semiconductor device
US20130307138A1 (en) 2011-07-12 2013-11-21 Tessera, Inc. Deskewed multi-die packages
US20130082394A1 (en) 2011-10-03 2013-04-04 Invensas Corporation Stub minimization for multi-die wirebond assemblies with parallel windows
Elpida User's Manual, "Introduction to GDDR5 SGRAM", Document No. E1600E10 (Ver. 1.0), Published Mar. 2010, Japan, URL: http:www.elpida.com.
Hynix, "2GB (64Mx32) GDDR5 SGRAM HRGQ2H24AFR", Nov. 2011-Feb. 2012.
International Search Report and Written Opinion dated Mar. 21, 2013 for Application No. PCT/US2012/000425.
International Search Report and Written Opinion dated Mar. 21, 2013 for Application No. PCT/US2012/057911.
International Search Report and Written Opinion for Application No. PCT/US2012/046049 dated Jan. 10, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/046049 dated Nov. 29, 2012.
International Search Report and Written Opinion for Application No. PCT/US2012/046249 dated Mar. 20, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/046255 dated Mar. 20, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/057170 dated Mar. 22, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/057179 dated Apr. 4, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/057200 dated Mar. 1, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/057204 dated Aug. 30, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/057554 dated Feb. 28, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/057563 dated Mar. 5, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/057810 dated Jul. 23, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/057895 dated Jun. 10, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/058229 dated Jul. 3, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/058273 dated Mar. 6, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/058398 dated Jul. 4, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/058407 dated Mar. 28, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/058423 dated Mar. 20, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/058434 dated Jun. 21, 2013.
International Search Report and Written Opinion for Application No. PCT/US2012/058557 dated Mar. 12, 2013.
International Search Report and Written Opinion for Application No. PCT/US2013/056773 dated Dec. 4, 2013.
International Search Report and Written Opinion for Application No. PCT/US2013/056777 dated Jan. 21, 2015.
International Search Report and Written Opinion for Application No. PCT/US2014/041709 dated Nov. 4, 2014.
International Search Report and Written Opinion for Application No. PCT/US2015/042726 dated Nov. 12, 2015.
International Search Report and Written Opinion for Application PCT/US2013/056777 dated Jan. 2, 2014.
International Search Report for Application No. PCT/US2012/057173 dated Aug. 5, 2013.
International Search Report for Application No. PCT/US2012/057905 dated Aug. 20, 2013.
Kang, et al., 8GB 3D DDR3 DRAM Using Through-Silicon-Via Technology, IEEE, International Solid-State Circuits Conference, 2009, pp. 130-132.
Kang, et al., 8GB 3D DDR3 DRAM Using Through-Silicon-Via Technology, IEEE, International Solid-State Circuits Conference, 2009, Samsung Electronics, Hwasung, Korea.
Office Action from Taiwan for Application No. 101125197 dated May 19, 2014.
Partial International Search Report dated Oct. 12, 2012 in International Patent Appl. No. PCT/US2012/046249.
Partial International Search Report dated Oct. 12, 2012 in International Patent Appl. No. PCT/US2012/046255.
Partial International Search Report dated Oct. 26, 2012 in International Patent Appl. No. PCT/US2012/046049.
Partial Search Report for Application No. PCT/US2012/000425 dated Jan. 30, 2013.
Partial Search Report for Application No. PCT/US2012/057170 dated Jan. 31, 2013.
Partial Search Report for Application No. PCT/US2012/057554 dated Jan. 24, 2013.
Partial Search Report for Application No. PCT/US2012/058273 dated Jan. 24, 2013.
Partial Search Report for Application No. PCT/US2012/058557 dated Feb. 4, 2013.
Sandforce, "SF-2200 & SF-2100 Client SSD Processors", 2011.
Taiwanese Allowance and Search Report for Application No. 101136592 dated Jun. 27, 2014.
Taiwanese Notice of Allowance for Application No. 102130518 dated Mar. 31, 2015.
Taiwanese Office Action for Application No. 101125193 dated Aug. 4, 2015.
Taiwanese Office Action for Application No. 101136575 dated Oct. 28, 2014.
Taiwanese Office Action for Application No. 101136577 dated May 12, 2015.
Taiwanese Office Action for Application No. 101136578 dated May 12, 2015.
Taiwanese Office Action for Application No. 101136585 dated Jan. 21, 2015.
Taiwanese Office Action for Application No. 101136594 dated Aug. 13, 2014.
Taiwanese Office Action for Application No. 101136595 dated Oct. 27, 2014.
Taiwanese Office Action for Application No. 101136606 dated Mar. 27, 2015.
Taiwanese Office Action for Application No. 102130519 dated May 7, 2015.
U.S. Appl. No. 13/080,876, filed Apr. 6, 2011.
U.S. Appl. No. 13/306,068, filed Nov. 29, 2011.
U.S. Appl. No. 13/306,300, filed Nov. 29, 2011.
U.S. Appl. No. 13/337,565, filed Dec. 27, 2011.
U.S. Appl. No. 13/337,575, filed Dec. 27, 2011.
U.S. Appl. No. 13/346,185, filed Jan. 9, 2012.
U.S. Appl. No. 13/346,201, filed Jan. 9, 2012.
U.S. Appl. No. 13/354,747, filed Jan. 20, 2012.
U.S. Appl. No. 13/354,772, filed Jan. 20, 2012.
U.S. Appl. No. 13/439,228, filed Apr. 4, 2012.
U.S. Appl. No. 13/439,273, filed Apr. 4, 2012.
U.S. Appl. No. 13/439,286, filed Apr. 5, 2012.
U.S. Appl. No. 13/439,299, filed Apr. 4, 2012.
U.S. Appl. No. 13/439,317, filed Apr. 5, 2012.
U.S. Appl. No. 13/439,354, filed Apr. 4, 2012.
U.S. Appl. No. 13/440,199, filed Apr. 5, 2012.
U.S. Appl. No. 13/440,212, filed Apr. 5, 2012.
U.S. Appl. No. 13/440,280, filed Apr. 5, 2012.
U.S. Appl. No. 13/440,290, filed Apr. 5, 2012.
U.S. Appl. No. 13/440,299, filed Apr. 5, 2012.
U.S. Appl. No. 13/440,313, filed Apr. 5, 2012.
U.S. Appl. No. 13/440,515, filed Apr. 5, 2012.
U.S. Appl. No. 13/839,402, filed Mar. 15, 2013.
U.S. Appl. No. 13/840,353, filed Mar. 15, 2013.
U.S. Appl. No. 13/840,542, filed Mar. 15, 2013.
U.S. Appl. No. 13/841,052, filed Mar. 15, 2013.
U.S. Appl. No. 61/477,877, filed Apr. 21, 2011.
US Amendment for U.S. Appl. No. 13/439,299 dated Jan. 18, 2013.
US Amendment for U.S. Appl. No. 13/440,199 dated Nov. 30, 2012.
US Amendment for U.S. Appl. No. 13/440,280 dated Nov. 30, 2012.
US Non Final Office Action dated Oct. 18, 2012 for U.S. Appl. No. 13/439,299.
US Non-Final Office Action for U.S. Appl. No. 13/440,199 dated Aug. 31, 2012.
US Non-Final Office Action for U.S. Appl. No. 13/440,280 dated Aug. 31, 2012.
Written Opinion of the International Preliminary Examining Authority for Application No. PCT/US2014/041709 dated Jun. 1, 2015.
WO2014201002A1 (en) 2014-12-18 application
US9070423B2 (en) 2015-06-30 grant
KR20160010648A (en) 2016-01-27 application
US20140362629A1 (en) 2014-12-11 application
KR101692792B1 (en) 2017-01-04 grant
US20150302901A1 (en) 2015-10-22 application
US20080191338A1 (en) 2008-08-14 Semiconductor memory device, memory device support and memory module
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CRISP, RICHARD DEWITT;CHEN, YONG;HABA, BELGACEM;AND OTHERS;SIGNING DATES FROM 20131025 TO 20131104;REEL/FRAME:035971/0530