Source: http://www.google.com/patents/US7929718?dq=4052565
Timestamp: 2016-07-28 09:33:29
Document Index: 324566430

Matched Legal Cases: ['Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 200480009689', 'Application No. 2006']

Patent US7929718 - Systems and methods for switching and mixing signals in a multi-channel ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsSystems and methods for scaling the number of output channels that can be provided in an audio amplification system. In one embodiment, a digital pulse width modulation (PWM) amplification system includes multiple four-channel PWM controller chips that are interconnected to enable synchronization and...http://www.google.com/patents/US7929718?utm_source=gb-gplus-sharePatent US7929718 - Systems and methods for switching and mixing signals in a multi-channel amplifierAdvanced Patent SearchPublication numberUS7929718 B1Publication typeGrantApplication numberUS 10/843,852Publication dateApr 19, 2011Filing dateMay 12, 2004Priority dateMay 12, 2003Fee statusPaidPublication number10843852, 843852, US 7929718 B1, US 7929718B1, US-B1-7929718, US7929718 B1, US7929718B1InventorsDouglas D. Gephardt, Jack B. Andersen, Larry E. HandOriginal AssigneeD2Audio CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (125), Non-Patent Citations (13), Referenced by (14), Classifications (12), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetSystems and methods for switching and mixing signals in a multi-channel amplifier
US 7929718 B1Abstract
Systems and methods for scaling the number of output channels that can be provided in an audio amplification system. In one embodiment, a digital pulse width modulation (PWM) amplification system includes multiple four-channel PWM controller chips that are interconnected to enable synchronization and transfer of digital audio data from one chip to another. Input audio signals received by each of the channels are processed by sample rate converters to generate internal audio signals that have a predetermined sample rate and format. Each of the channels is synchronized so that the internal audio signal of each channel can be processed and output by any of the other channels. The PWM controller chips are connected by a high-speed interconnect that enables the transfer of data between them. Each input audio signal can be mapped to any of the outputs and can be mixed with other input signals.
a plurality of audio amplifier channels each including
a sample rate converter (SRC),
a pulse width modulation (PWM) modulator downstream of the SRC, and
an output stage downstream of the PWM modulator, and
wherein each of the audio amplifier channels is configured
to receive a corresponding digital audio signal having a corresponding sample rate, and
to use the SRC of the audio amplifier channel to convert the corresponding digital audio signal to a common predetermined digital data format having a common predetermined sample rate; and
a data transport medium coupled to each of the audio amplifier channels downstream of the SRCs of the plurality of audio amplifier channels;
wherein the SRCs are configured to cause all the digital audio signals downstream of the SRCs in the plurality of audio amplifier channels to have the common predetermined digital data format having the common predetermined sample rate even when the sample rates of the plurality of the digital audio signals upstream of the SRCs differ from one another;
wherein the data transport medium is configured to transmit digital audio signals in the common predetermined digital data format having the common predetermined sample rate from one or more of the audio amplifier channels to one or more others of the audio amplifier channels;
wherein one or more of the audio amplifier channels is also configured
to receive, via the data transport medium, audio signals in the common predetermined digital data format having the common predetermined sample rate from one or more of the other audio amplifier channels,
to select one or more of the audio signals in the common predetermined digital data format having the common predetermined sample rate, and
to provide an output signal based on the one or more selected audio signals.
2. The system of claim 1, wherein the data transport medium comprises a matrix switch.
3. The system of claim 1, wherein the data transport medium comprises a bus.
4. The system of claim 3, wherein the bus is configured to transport the digital audio data in a time division multiplexed manner.
5. The system of claim 1, further comprising control logic configured to control transport of the audio signals in the predetermined digital data format between one or more of the audio amplifier channels.
6. The system of claim 5, wherein the control logic is internal to one or more of the audio amplifier channels.
7. The system of claim 5, wherein the control logic is external to the audio amplifier channels.
8. The system of claim 1, wherein the audio amplifier channels are implemented in a plurality of separate chips.
9. The system of claim 8, further comprising a synchronization system configured to synchronize ones of the audio amplifier channels implemented in different chips.
10. The system of claim 1, wherein each of the audio amplifier channels further comprises an audio effects processor.
11. The system of claim 10, wherein each of the audio amplifier channels further comprises a PWM modulator.
12. The system of claim 11, wherein the sample rate converter, audio effects processor and PWM modulator are implemented in a PWM controller.
13. The system of claim 1, wherein each of the audio amplifier channels comprises a digital PWM amplifier channel.
14. The system of claim 1, wherein one or more of the audio amplifier channels is configured to generate a composite audio signal based on at least two of the selected audio signals and to provide the composite audio signal as the output signal.
15. The system of claim 1, wherein each of the audio amplifier channels is configured to receive the corresponding audio signal at an input sample rate which is unknown, to estimate the input sample rate, and to convert the corresponding audio signal from the input sample rate to a predetermined digital data format.
16. The system of claim 1, wherein the data transport medium is configured to provide the audio signals from each of the audio amplifier channels to all of the other audio amplifier channels.
17. The system of claim 1, wherein the data transport medium comprises a matrix switch that is configured to transmit the audio signal from all of the audio amplifier channels to any one of the other audio amplifier channels.
18. The system of claim 1, wherein each of the audio amplifier channels comprises an input portion and an output portion, wherein each of the audio amplifier channels is controllable to provide at the corresponding output portion a signal received at any one of the input portions of the other audio amplifier channels.
19. The system of claim 2, wherein the matrix switch has N inputs and N outputs, where N is an integer equal to a number of audio amplifier channels are in the plurality of audio amplifier channels.
20. The system of claim 1, wherein the data transport medium is coupled to each of the audio amplifier channels upstream of the output stages of the plurality of audio amplifier channels.
receiving digital audio signals in a plurality of audio amplifier channels, each of the digital audio signals having a corresponding sample rate, with the corresponding sample rate of one of the digital audio signals received in one of the audio amplifier channels differing from the corresponding sample rate of another one of the digital audio signals received in another one of the audio amplifier channels;
converting the digital audio signals received in all of the plurality of audio amplifier channels to a single predetermined digital format having a single predetermined sample rate, so that all the digital audio signals downstream of the converting in the plurality of audio amplifier channels have the common predetermined digital data format having the common predetermined sample rate even when the sample rates of the digital audio signals received in the plurality of audio amplifier channels differ from one another;
transmitting the converted digital audio signals from at least a first one of the audio amplifier channels to a second one of the audio amplifier channels;
in the second one of the audio amplifier channels, selecting at least one audio signal from the transmitted, converted digital audio signals and a locally converted audio signal; and
the second one of the audio amplifier channels processing the selected at least one audio signal to generate a corresponding output audio signal.
22. The method of claim 21, further comprising synchronizing the audio amplifier channels.
23. The method of claim 22, wherein synchronizing the audio amplifier channels comprises synchronizing a plurality of chips containing the audio amplifier channels.
24. The method of claim 21, wherein at least two audio signals are selected and are processed to form a composite output audio signal.
25. The method of claim 21, wherein the converted audio signals from at least a first one of the audio amplifier channels are transmitted to a second one of the audio amplifier channels via a matrix switch.
26. The method of claim 21, wherein the converted audio signals from at least a first one of the audio amplifier channels are transmitted to a second one of the audio amplifier channels via a bus.
27. The method of claim 21, wherein the converted audio signals from at least a first one of the audio amplifier channels are transmitted to a second one of the audio amplifier channels in a time division multiplexed manner.
28. The method of claim 21, wherein transmitting the converted audio signals from at least a first one of the audio amplifier channels to a second one of the audio amplifier channels is controlled by logic external to a chip containing the audio amplifier channels.
29. The method of claim 21, wherein transmitting the converted audio signals from at least a first one of the audio amplifier channels to a second one of the audio amplifier channels is controlled by logic internal to a chip containing the audio amplifier channels.
30. The method of claim 21, wherein the second one of the audio amplifier channels processing the selected at least one audio signal to generate the corresponding output audio signal comprises pulse-width modulating the at least one audio signal.
31. The method of claim 21, wherein the second one of the audio amplifier channels processing the selected at least one audio signal to generate the corresponding output audio signal comprises performing audio effects processing on the at least one audio signal.
32. The method of claim 21, further comprising selectively controlling each of the audio amplifier channels to produce an output audio signal corresponding to selected ones of the received audio signals.
33. The method of claim 21, wherein receiving the audio signals in the plurality of audio amplifier channels comprises receiving the audio signals at a plurality of different sample rates.
a matrix switch coupled to each of the audio amplifier channels downstream of the SRCs of the plurality of audio amplifier channels;
wherein the SRCs are configured to cause all the digital audio signals downstream of the SRCs in the plurality of audio amplifier channels to have the common predetermined digital data format having the common predetermined sample rate even when the sample rates of the plurality of the digital audio signals upstream of the SRCs differ from one another; and
wherein the matrix switch is configured to transmit digital audio signals in the common predetermined digital data format having the common predetermined sample rate from one or more of the audio amplifier channels to one or more others of the audio amplifier channels.
35. The system of claim 34, wherein one or more of the audio amplifier channels is also configured to:
receive, via the matrix switch, audio signals in the common predetermined digital data format having the common predetermined sample rate from one or more of the other audio amplifier channels;
select one or more of the audio signals in the common predetermined digital data format having the common predetermined sample rate; and
provide an output signal based on the one or more selected audio signals.
36. The system of claim 34, wherein the matrix switch is coupled to each of the audio amplifier channels upstream of the output stages of the plurality of audio amplifier channels. Description
This application claims priority to: U.S. Provisional Patent Application No. 60/469,733, entitled “Matrix Mixing methods for Four-Channel Intelligent Amplifier,” by Douglas D. Gephardt, filed May 12, 2003; U.S. patent application Ser. No. 10/805,569, entitled “Systems and Methods for Implementing a Sample Rate Converter Using Hardware and Software to Maximize Speed and Flexibility,” by Andersen, et al., filed Mar. 20, 2004; and U.S. patent application Ser. No. 10/805,593, entitled “Multi-Chip PWM Synchronization and Communication,” by Andersen, et al., filed Mar. 19, 2004, which in turn claims priority to U.S. Provisional Patent Application No. 60/469,734, entitled “Multi-chip PWM with Staggered Outputs,” by Jack B. Andersen, et al., filed May 12, 2003 U.S. Provisional Patent Application No. 60/456,414, entitled “Adaptive Anti-Clipping Protection,” by Taylor, et al., filed Mar. 21, 2003 U.S. Provisional Patent Application No. 60/456,430, entitled “Frequency Response Correction,” by Taylor, et al., filed Mar. 21, 2003 U.S. Provisional Patent Application No. 60/456,429, entitled “High-Efficiency, High-Performance Sample Rate Converter,” by Andersen, et al., filed Mar. 21, 2003 U.S. Provisional Patent Application No. 60/456,421, entitled “Output Device Switch Timing Correction,” by Taylor, et al., filed Mar. 21, 2003 U.S. Provisional Patent Application No. 60/456,422, entitled “Output Filter, Phase/Timing Correction,” by Taylor, et al., filed Mar. 21, 2003 U.S. Provisional Patent Application No. 60/456,428, entitled “Output Filter Speaker/Load Compensation,” by Taylor, et al., filed Mar. 21, 2003 U.S. Provisional Patent Application No. 60/456,420, entitled “Output Stage Channel Timing Calibration,” by Taylor, et al., filed Mar. 21, 2003 U.S. Provisional Patent Application No. 60/456,427, entitled “Intelligent Over-Current, Over-Load Protection,” by Hand, et al., filed Mar. 21, 2003; each of which is fully incorporated by reference as if set forth herein in its entirety.
Early attempts to develop signal amplification applications utilized the same approach to amplification that was being used in the early SMPS. More particularly, these attempts utilized analog modulation schemes that resulted in low performance applications. These applications were complex and costly to implement. Consequently, these solutions were not widely accepted. Prior art analog implementations of Class D technology have therefore been unable to displace legacy Class AB amplifiers in mainstream amplifier applications.
There are a number of problems with existing digital PWM modulation schemes. One of the problems is that audio system implementations are requiring increasing numbers of channels, and increasing flexibility in routing signals through the different channels. For example, it may be desired to design a home audio system that provides audio to all of the rooms in the house. This system may need to be able to provide music to all of the rooms or selected ones of the rooms. The system may also need to be able to provide different audio signals to different rooms. For instance, audio from a home theater system may be provided to the speakers in a home theater room, while background music may be provided to all of the other rooms. It may also be desirable for the system to be able to mix audio signals that are provided to the different rooms. For instance, an intercom signal may be mixed with the background music or other audio signals. Similarly, a business application may require the ability to provide audio to many different speakers in a building. It may be desirable to have the capability of routing various different audio signals to the different speakers so that announcements can be directed to specific areas, so that music can be provided in different areas, and so on.
These and other such applications generally require more channels than are provided in a conventional system. Existing digital PWM amplification systems typically have only as many channels as can be implemented on a single chip (e.g., two or four channels). While it is possible to provide additional channels on a single chip, this typically is not a practical solution for several reasons. For example, there simply may not be enough space on the chip to implement the additional channels. It may also be possible that there are not enough resources (e.g., processor cycles) to process all of the channels on the same chip. Further, the complexity of the design may increase dramatically with the additional channels (which would also dramatically increase the cost). Still further, even if a few additional channels could be accommodated, such a solution would not address the next generation of system requirements in which still more channels would likely be required. Still further, there are difficulties that are associated with the interaction of multiple chips, such as the synchronization of the chips. It would be necessary to synchronize the chips in order to provide coherent control of all of the channels in the system and to allow switching and mixing of the audio signals among the different channels, as desired for the home and business applications described above.
One or more of the problems outlined above may be solved by the various embodiments of the invention. Broadly speaking, the invention comprises systems and methods for scaling the number of output channels that can be provided in an audio amplification system.
In one embodiment, a digital pulse width modulation (PWM) amplification system includes multiple four-channel PWM controller chips. The PWM controller chips are interconnected to enable them to be synchronized and to transfer digital audio data from one chip to another. In this embodiment, each channel has an input portion (an input channel) and an output portion (an output channel.) A different input audio signal can be received by each of the input channels on each of the PWM controller chips. These input audio signals can have different sample rates. Each input audio signal is processed by a sample rate converter to generate an internal audio signal that has a predetermined internal sample rate (e.g., 100 kHz). Each of the channels within a PWM controller chip is synchronized. Further, each PWM controller chip is synchronized with the other chips so that the internal audio signals of all of the channels are synchronized. The PWM controller chips are connected by a high-speed interconnect that enables the transfer of data between PWM controller chips. In this embodiment, the internal audio signal of each of the channels is made available to each of the other channels, so that each input of the system can be mapped to any of the outputs of the system. Further, two or more of the input signals can be mixed and provided at selected outputs of the system.
One embodiment comprises a system that includes a plurality of audio amplifier channels, and a data transport medium coupled to each of the audio amplifier channels. Each of the audio amplifier channels has an input portion (input channel) and an output portion (output channel.) Each of the input channels is configured to receive a corresponding audio signal and to convert the corresponding audio signal to a predetermined digital data format. The data transport medium is configured to transmit audio signals in the predetermined digital data format from one or more of the audio amplifier channels to one or more others of the audio amplifier channels. The output channels can then select one or more of the audio signals and provide an output signal based on the selected audio signals. In one embodiment, each input signal can be mapped to any one of the outputs of the system, and multiple ones of the input signals can be mixed to form a composite signal that is provided at a selected output.
Another embodiment comprises a method that includes receiving audio signals in multiple audio amplifier channels, converting the received audio signals to a single, predetermined digital format, transmitting the converted audio signals from at least a first one of the audio amplifier channels to a second one of the audio amplifier channels, selecting at least one audio signal in the second one of the audio amplifier channels and processing the selected audio signals the second one of the audio amplifier channels to generate an output audio signal. In one embodiment, the various input audio signals are independently mapped to the outputs of the channels. In another embodiment, the various input audio signals are mixed and provided at selected outputs of the channels.
FIG. 1 is a functional block diagram illustrating a digital audio amplification system using PWM technology in accordance with one embodiment.
FIG. 2 is a functional block diagram illustrating an exemplary multiple-channel digital audio amplification system in accordance with one embodiment.
FIG. 3 is a functional block diagram illustrating an embodiment of a sample rate converter that is suitable for use in a system such as the one shown in FIG. 2.
FIG. 4 is a functional block diagram illustrating an embodiment of a digital audio amplification system that employs two PWM controllers on separate chips.
FIG. 5 is a diagram illustrating a synchronization system for PWM controller chips in accordance with one embodiment.
FIG. 6 is a functional block diagram illustrating a multiple-channel, multiple-chip digital audio amplification system in accordance with an alternative embodiment.
FIG. 7 is a functional block diagram illustrating a multiple-channel, multiple-chip digital audio amplification system in accordance with an alternative embodiment.
As described herein, various embodiments of the invention comprise systems and methods for scaling the number of output channels that can be provided in an audio amplification system.
In one embodiment, the invention is implemented in a digital pulse width modulation (PWM) amplification system. This system includes multiple four-channel PWM controller chips that provide PWM output signals to corresponding drivers and output stages, which in turn drive speakers. The PWM controller chips are interconnected to enable them to be synchronized and to transfer digital audio data from one chip to another.
In this embodiment, a different input audio signal can be received by each of the channels on each of the PWM controller chips. These input audio signals can have different sample rates. Each input audio signal is processed by a sample rate converter to generate an internal audio signal that has a predetermined internal sample rate (e.g., 100 kHz).
Each of the channels within a PWM controller chip is synchronized. Further, each PWM controller chip is synchronized with the other chips so that the internal audio signals of all of the channels are synchronized. The PWM controller chips are connected by a high-speed interconnect that enables the transfer of data between PWM controller chips. In one embodiment, the internal audio signal of each of the channels is made available to each of the other channels. One or more of the input signals can then be selected by each of the channels for processing and output to the corresponding output stage. Each input of this system can be mapped to any of the outputs of the system. Further, two or more of the input signals can be mixed and provided at selected outputs of the system.
Channel 100 is implemented in a single chip. It is common for two or even four channels to be implemented in the same chip. Each additional channel typically replicates the components of the first channel. As mentioned above, however, if it is necessary or desirable to provide more channels (e.g., eight, sixteen, or even more), it may be necessary to use multiple chips, each having several channels. Further, it may be desirable to couple these chips in a way that allows various input audio signals to be switched to selected ones of the channels, and even to be combined for output on a single channel.
Referring to FIG. 2, a functional block diagram illustrating an exemplary multiple-channel digital audio amplification system is shown. As shown in this figure, system 200 has n channels, 201-203. (Although only three of the channels are shown in the figure, the number of channels, n, in system 200 could be eight, twelve, sixteen, or even more.) Each channel has essentially the same structure as system 100 of FIG. 1. Each channel therefore includes a sample rate converter (211-213) for converting an input data stream from a sample rate at which it is received to a predetermined internal rate which is used within the channel. Each channel also includes an audio effects subsystem (221-223) to perform desired audio processing on the data stream, a PWM modulator (231-233) to form a PWM audio signal from the data stream, and an output stage (241-243) to generate an output audio signal that can be used to drive a speaker (251-253).
The channels of system 200 differ from the channel of system 100, however, in that they incorporate a matrix switch 260 between the sample rate converters, 211-213, and the audio effects processors, 221-223. In this embodiment, matrix switch 260 comprises a single switch, although this structure could vary in other embodiments. In this embodiment, matrix switch 260 is an n�n switch. In other words, matrix switch 260 has n inputs and n outputs. Each of the n inputs of matrix switch 260 is coupled to a corresponding one of sample rate converters 211-213. Each of the n outputs of matrix switch 260 is coupled to a corresponding one of audio effects processors 221-223.
It should be noted that, while the system of FIG. 2 incorporates the matrix switch between the sample rate converters and the audio effects processors of the respective channels, alternative embodiments of the system could be configured to incorporate the matrix switch in other positions, such as between the audio effects processors and the PWM modulators. It should also be noted that, in other embodiments, the matrix switch can be implemented via various different types of transport media that are configured to transport data from a sample rate converter of one channel to the audio effects processor/PWM modulator of another channel, and is not necessarily a switch. For example, in one embodiment, the matrix switch can be implemented as a bus in which data corresponding to a particular input is distributed to all of the outputs and the input can be selected as needed at the different outputs. This will be explained in more detail below in connection with various alternative embodiments.
Each of the n inputs of matrix switch 260 can be independently switched to any of the n outputs. As a result, the output of any one of sample rate converters 211-213 can be switched to any one of audio effects processors 221-223. The signal received by each of audio effects processors 221-223 is then processed by the remainder of the channel to generate a corresponding audio output signal. Thus, for example, a signal received by sample rate converter 211 can be converted and then switched to audio effects processor 222. The signal would then be processed by PWM modulator 232 and output stage 242, then provided to speaker 252.
The multi-channel digital amplification system of FIG. 2 takes advantage of two characteristics of channels 201-203. The first of these characteristics is that the sample rate converter of each channel is configured to receive an audio signal and to convert this signal to a predetermined, common format. In one embodiment, the sample rate converter of each channel is configured to receive PCM audio signal at some input sample rate, and to convert this signal to a predetermined, internal sample rate. In one embodiment, this predetermined, internal sample rate is 100 kHz. Thus, regardless of whether a signal is received from, for example, a CD player at a 44.1 kHz sample rate, or a digital audio tape player at a 32 kHz sample rate, the signal is up-sampled to a sample rate of 100 kHz.
Another characteristic of the channels of system 200 is that each of these channels is synchronized with the others. Because the channels are synchronized with each other, the data streams produced by each of the sample rate converters are also synchronized with each other. The data from the different data streams (in the different channels) can therefore be swapped between channels, distributed among the channels, combined in one or more channels, and so on.
Because the data output by each of the sample rate converters has a common format and is synchronous, it does not matter whether the data stream produced by any particular sample rate converter is processed by the remaining components (i.e., audio effects processor, PWM modulator and output stage) of the same channel, or the same components of a different channel. If the data stream can be physically redirected from one channel to another, it can be processed and output by any of the channels.
The matrix switch in the system of FIG. 2 serves to redirect the data streams from channel to channel. The matrix switch can be configured in various ways. For example, it may be configured to provide a one-to-one mapping of inputs to outputs. That is, each of the inputs to the matrix switch may be provided at exactly one of the outputs of the switch. On the other hand, the matrix switch may be configured to provide a one-to-many mapping of inputs to outputs. In other words, a signal received at a particular one of the inputs of the switch may be provided at several of the switch's outputs. Still further, the matrix switch may be configured to provide a many-to-one mapping of inputs to outputs. In this case, signals received at two or more of the switch's inputs would be combined and provided at one of the switch's outputs. The matrix switch may therefore provide signal mixing capabilities in addition to simple switching. Still other variations may be possible.
It is contemplated that the matrix switch in a preferred embodiment will be dynamically reconfigurable. Although not shown separately in the diagram of FIG. 2, control logic may be provided for the purpose of reconfiguring the matrix switch. This control logic may be external to the audio amplifier channels, or it may be internal. For example, if the audio amplifier channels are implemented in one or more digital signal processors (DSPs), the control logic may comprise program instructions within the DSP. The control logic may accept user input or input from other components of the system, and may reconfigure the matrix switch based upon this input. For example, if the system provides intercom functionality, a user may depress an activation switch to enable the intercom before speaking into a microphone that is coupled to one of the inputs of the system. The control logic may, in response to a signal generated by the activation switch, reconfigure the matrix switch so that an input signal received on an intercom channel is combined with audio signals that are already being provided at multiple outputs of the matrix switch. The combined signals are then processed by the respective channels so that the intercom audio can be heard on the corresponding speakers in addition to the original audio (e.g., music) on those channels.
As pointed out above, one of the characteristics of the channels of multi-channel digital audio amplification system 200 is that the audio signals received by each of the channels are converted to a common, predetermined internal sample rate by the respective sample rate converters (211-213). Sample rate converters 211-213 employ polyphase filters to perform the up-sampling of the received audio data streams. Rather than up-sampling to a much higher sample rate than is ultimately desired and then decimating (removing unwanted samples), the use of a polyphase filter achieves the same result by interpolating the received audio data streams at points corresponding to the desired sample rate.
The use of a polyphase filter provides the number of advantages over the prior art, in which FIR-type filters were typically used to up-sample audio data to a very high sample rate and then decimate down to the desired sample rate. For instance, since it is not necessary to up-sample to a sample rate which is much higher than needed, it is not necessary to provide memory to store samples that will ultimately be discarded. Similarly, no processing power is used to generate these unneeded samples. Further, polyphase filtering can accommodate different sample rates, and variations between sample rates that are nominally the same, because this process is not constrained to up-sampling by an integer factor and then down-sampling by another integer factor.
An exemplary sample rate converter that is suitable for use in a system such as the one shown in FIG. 2 is illustrated in the functional block diagram of FIG. 3. In this figure, samples of an audio data stream are received and stored in an input FIFO 305. The input data stream has a sample rate of Fin. The samples are read from FIFO 305 and convolved with a set of interpolated coefficients by convolution engine 310. Convolution engine 310 effectively up-samples or down-samples the data to produce samples at a rate equivalent to the output rate (Fout) of the sample rate converter. These samples are stored in an output FIFO 306. The samples are then read out of output FIFO 306 at rate Fout.
Frame sync signals associated with the audio data are received by rate estimator counter 320. Rate estimator counter 320 simply counts the numbers of clock cycles between received samples of the audio signal. The count from rate estimator counter 320 is filtered by low pass filter 340. The filtered sample rate count is forwarded to phase selection unit 350, and is used to interpolate the filter coefficients for the polyphase filter. The interpolated polyphase filter coefficients are then convolved with the data samples in convolution unit 310 to produce the re-sampled data.
The flow of data samples through FIFO 305 and FIFO 306 are managed by FIFO management unit 307. Based on the flow of data, FIFO management unit 307 provides feedback to feedback unit 370. This feedback is used to adjust low pass filter 340. This effectively adjusts the sample rate that is estimated and thereby adjusts the coefficient interpolation performed in the sample rate converter. The sample rate conversion is thereby also adjusted to more closely track the actual input sample rate and to prevent the overflow or underflow of FIFOs 305 and 306.
A sample rate converter of the type illustrated in FIG. 3 is described in detail in U.S. patent application Ser. No. 10/805,569, entitled “Systems and Methods for Implementing a Sample Rate Converter Using Hardware and Software to Maximize Speed and Flexibility,” filed by Jack B. Andersen, et al. on Mar. 20, 2004. This application is incorporated by reference in its entirety. It should be noted that other types of sample rate converters and other mechanisms for converting the input signal to a common format may also be used in other embodiments.
Another of the characteristics pointed out above with respect to audio amplification system 200 is that the channels are synchronized. While it is a relatively straightforward matter to synchronize the operation of channels on a single chip, it is a more complicated matter to synchronize channels that are on different chips. Because a chip will typically contain no more than four channels, an audio amplification system such as system 200 that needs to have more than four channels will likely have to be implemented using multiple chips. Consequently, the channels on these chips will need to be synchronized.
In one embodiment, the channels of the audio amplification system are implemented using multiple PWM controllers. In this embodiment, the PWM controller includes a sample rate converter, an audio effects processor and a PWM modulator. The output of the PWM controller is provided to an output stage (or to a driver for the output stage).
Referring to FIG. 4, a functional block diagram illustrating an embodiment of digital audio amplification system 400 that employs two PWM controllers on separate chips is shown. In this figure, two PWM controller chips, 411 and 412, are used. Each of PWM controller chips 411 and 412 has four channels. Each channel includes a sample rate converter, an audio effects processor and a PWM modulator. It should be noted, however, that “channel,” as used here, corresponds to a grouping of components, rather than a unique signal processing path.
Each of PWM controller chips 411 and 412 receives four input signals. Each of the input signals is processed by a corresponding sample rate converter to produce an internal signal in an identical format. Each of the internal signals within the chip is generated in such a manner that the signals are synchronized. The channels of the PWM controller chips are interconnected, however, so that the signal generated by the sample rate converter of a particular channel need not be processed by the audio effects processor and PWM modulator of that channel. Each of the signals produced by the four sample rate converters is made available to each of the four audio effects processor/PWM modulator pairs. Any one of the signals can then be selected (via provided control logic) to be processed by the respective audio effects processor/PWM modulator pairs.
In addition to having the four locally generated internal signals available for processing by the audio effects processor/PWM modulator pairs, the internal signals generated by the sample rate converters of the other chip are made available via a high-speed data interconnect 420 coupled between PWM controller chips 411 and 412. High-speed data interconnect 420 may, for example, be an ESSI (Enhanced Synchronous Serial Interface) interconnect. PWM controller chips 411 and 412 are synchronized via control signals that are communicated between them (as will be described in more detail below), so no additional processing of the signals is necessary to synchronize them before they can be used by other channels' audio effects processors and PWM modulators. It may, however, be necessary to add a delay to the locally generated data in order to match delays that may be incurred in transferring data from other chips.
Once a signal is selected for processing by a channel's audio effects processor and PWM modulator, the signal is processed to generate a PWM output signal that is provided to a corresponding one of output stages 431-438. The output stage generates an output signal that drives a corresponding one of speakers 441-448. While a single signal can be processed and output on each of the channels, it should be noted that each channel may also be configured to combine signals from multiple sample rate converters or otherwise manipulate the signals before generating a corresponding output signal.
Referring to FIG. 5, the synchronization system for the PWM controller chips in one embodiment is shown. This embodiment is described in detail in U.S. patent application Ser. No. 10/805,593, entitled “Multi-Chip PWM Synchronization and Communication,” by Andersen, et al., filed Mar. 19, 2004, which is incorporated herein by reference. In this embodiment, Three PWM controller chips (510, 520 and 530) are illustrated. One chip, 510, is the designated master and the other chips, 520 and 530, are slaves. The role of each chip is assigned when the chips are initialized. All of the chips run off a common clock source that provides a clock signal, CLK. This clock source may be a distributed high speed clock or a lower speed distributed clock that uses PLLs with a common multiplication factor to generate a higher-speed clock signal.
One wire, 540, which is connected to each of the chips is used for synchronization. (Although the interconnect between the different chips is referred to herein as a “wire”, it should be noted that any suitable type of interconnect can be used.) In this embodiment, the wire can be in one of two states: active or passive. The actual encoding (high/low) will depend on the particular implementation. Within the master chip, synchronization wire 540 is coupled to a transmit unit 511 and a receive unit 512 via corresponding drivers 513 and 514. Each of slave chips 520 is coupled to synchronization wire 530 in the same manner. The transmit units are identified as items 521 and 531, and receive units are identified as items 522 and 532, respectively in the slave controller chips. The corresponding drivers are labeled as items 523, 524, 533 and 534.
When it is necessary for master controller chip 510 to communicate with slave chips 520 and 530, the appropriate signal is generated by transmit unit 511. The signal is driven onto synchronization wire 540 by driver 513. At each of the slave chips, the signal is amplified by the corresponding driver and forwarded to the corresponding receive unit 522, from which it is passed to the PWM engine of the controller chip. If it is necessary for one of slaves 520 or 530 to communicate with the master, it can do so by causing all of the controller chips to lose synchronization. In other words, a signal is generated by the corresponding transmit unit and driven onto synchronization wire 540 by the corresponding driver. The signal is then received by the driver and receive unit of each of the controller chips.
It should be noted that, with respect to the synchronization of the controller chips, the transition signal indicating that the chips should start operating is received by all of the chips, including the master, in one embodiment. Thus, both the master and the slaves watch the synchronization wire for the transition. When the master sees the transition, it begins operation, just as the slaves do. The master and slaves may therefore be identically configured with respect to the way each begins synchronous operation.
In one embodiment, after initialization, the master assumes control of the wire and drives it into its passive state. All the chips (both master and slaves) then set up and prepare to run (generate audio). All chips (master and slaves) monitor the wire for a transition to the active state. The fact that all chips are ready to run can be ensured in one embodiment by waiting for a known time to start up. In another embodiment, the readiness of the chips can be communicated by other shared communication channels. In still other embodiments, other alternative mechanisms may be used. When all of the chips are ready, the master generates a transition to the active state on the wire. All of the chips then start up simultaneously when they detect the transition.
As shown in FIG. 5, some embodiments can have three or even more PWM controller chips. While the number of PWM controller chips is not inherently limited, the number may be limited somewhat by factors such as the amount of data that can be moved from one chip to another. If it is desired to make audio that is input to each channel available to all of the other channels, larger numbers of channels obviously require the transfer of more data between chips. On the other hand, if more output channels are desired, but it is not necessary to make a large number of input signals available to each channel, it may be possible to transfer much less data between chips. It may therefore be much easier to scale the system.
Referring to FIG. 6, another alternative embodiment of an audio amplifier system is shown. In this embodiment, In this embodiment, system 600 includes three PWM controllers, 610, 620 and 630. Each of the PWM controllers has four channels (four inputs and four outputs). There are therefore a total of 12 inputs and 12 outputs. In this embodiment, each of the 12 inputs is different, and each of these 12 different inputs is made available to each one of the 12 channels. Since each of the PWM controllers initially receives four of these inputs, it is necessary to provide the other eight inputs to each PWM controller via high-speed interconnect 650. Each of the 12 outputs of the PWM controllers can then be controlled to select one (or more) of the 12 inputs to be provided to a corresponding output stage.
High-speed interconnect 650 is configured to connect the respective ESSI ports of PWM controller chips 610, 620 and 630 to enable the transfer of this data between the PWM controllers. More specifically, interconnect 650 consists of three sub-interconnects, 651-653. Sub-interconnect 651 couples ESSI port 0 of PWM controller 610 to ESSI port 0 of PWM controller 630, sub-interconnect 652 couples ESSI port 1 of PWM controller 610 to ESSI port 0 of PWM controller 620, and sub-interconnect 653 couples ESSI port 1 of PWM controller 620 to ESSI port 1 of PWM controller 630. Sub-interconnect 651 is used to transfer input signals from PWM controller 610 to PWM controller 630 and to transfer input signals from PWM controller 630 to PWM controller 610. Similarly, sub-interconnect 652 is used to transfer input signals between PWM controller 610 and PWM controller 620, and sub-interconnect 653 is used to transfer input signals between PWM controller 620 and PWM controller 630.
In one embodiment, the data is transferred over interconnect 650 using time division multiplexing (TDM). In other words, there are time-based slots that are assigned to the different PWM controller's data. Each of the controllers is aware of the correspondence between particular slots and the data that should be transmitted in those slots, so they can drive their data onto the interconnects at the appropriate times and read other controllers' data from the interconnects at the appropriate times. In one embodiment, interconnect 650 is configured to operate in a four-slot network mode, with 24 bits per slot. PWM controllers 610, 620 and 630 are designed to operate using an internal sample rate of 100 kHz, so interconnect 650 must support a data transfer rate of 9.6 megabits per second.
Another alternative embodiment of a multi-channel audio amplifier system is shown in FIG. 7. This embodiment is very similar to the embodiment shown in FIG. 6, except that there are four four-channel PWM controller chips, and these chips are configured to accept 12 different input signals and generate 16 output signals. The configuration and interconnection of PWM controllers 710, 720 and 730 are essentially identical to the configuration and interconnection of PWM controllers 610, 620 and 630. System 700, however, also includes a fourth PWM controller, 740. The input and ESSI ports of PWM controller 740 are connected to the corresponding input and ESSI ports of PWM controller 730. As a result, the amount of data that has to be transferred over high-speed interconnect 750 is the same as the amount of data that has to be transferred over high-speed interconnect 650. Interconnect 750 therefore has to support a data transfer rate of 9.6 megabits per second. It is therefore clear that the number of PWM controller chips and output signals is not limited by the data transfer rate that can be supported by the interconnect between them. If, rather than having 12 different input signals, system 700 were configured to accept 16 different input signals, additional bandwidth would be required in high-speed interconnect 750. Interconnect 750 could, for example, be configured to operate in an eight-slot network mode, with 24 bits per slot. If the PWM controllers operate with an internal sample rate of 100 kHz, high-speed interconnect 750 would have to support a data transfer rate of 19.2 megabits per second.
While the present invention has been described with reference to particular embodiments, it should be understood that the embodiments are illustrative and that the scope of the invention is not limited to these embodiments. Many variations, modifications, additions and improvements to the embodiments described above are possible. It is contemplated that these variations, modifications, additions and improvements fall within the scope of the invention as detailed within the claims below.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4121058Dec 13, 1976Oct 17, 1978E-Systems, Inc.Voice processorUS4184047Jun 22, 1977Jan 15, 1980Langford Robert HAudio signal processing systemUS4414862Mar 30, 1981Nov 15, 1983Ford Motor CompanyPlanetary gear arrangement for a continuously variable transmissionUS4554512Aug 27, 1984Nov 19, 1985Aerotech, Inc.Switching amplifier with MOSFET driver circuitUS4598399Nov 20, 1984Jul 1, 1986Rockwell International CorporationMultichannel multisite signal protection channel switching apparatusUS4641326Oct 10, 1984Feb 3, 1987Nippon Gakki Seizo Kabushiki KaishaCounter circuit operable in synchronism with frame or digital data signalUS4700391Dec 1, 1986Oct 13, 1987The Variable Speech Control Company ("Vsc")Method and apparatus for pitch controlled voice signal processingUS4727505Mar 28, 1985Feb 23, 1988Kabushiki Kaisha ToshibaConvolution arithmetic circuit for digital signal processingUS4841828Nov 25, 1986Jun 27, 1989Yamaha CorporationElectronic musical instrument with digital filterUS5023825Aug 20, 1990Jun 11, 1991Tektronix, Inc.Coefficient reduction in a low ratio sampling rate converterUS5050172May 8, 1989Sep 17, 1991Westinghouse Electric Corp.Microcomputer controlled electric contactor with power loss memoryUS5118997Aug 16, 1991Jun 2, 1992General Electric CompanyDual feedback control for a high-efficiency class-d power amplifier circuitUS5285263Nov 17, 1992Feb 8, 1994Sony CorporationSample rate converter for digital video signals having reduced phase error and sync point coincidenceUS5319584Jul 28, 1992Jun 7, 1994Rohm Co., Ltd.Digital filterUS5367162Jun 23, 1993Nov 22, 1994Meridian Instruments, Inc.Integrating transient recorder apparatus for time array detection in time-of-flight mass spectrometryUS5390180Feb 16, 1994Feb 14, 1995Nec America, Inc.SONET DS-N desynchronizerUS5471411Apr 28, 1994Nov 28, 1995Analog Devices, Inc.Interpolation filter with reduced set of filter coefficientsUS5475628Sep 30, 1992Dec 12, 1995Analog Devices, Inc.Asynchronous digital sample rate converterUS5481568Dec 21, 1994Jan 2, 1996Sony CorporationData detecting apparatus using an over sampling and an interpolation meansUS5483528 *Oct 11, 1994Jan 9, 1996Telex Communications, Inc.TDM digital matrix intercom systemUS5528695Sep 26, 1994Jun 18, 1996Klippel; WolfgangPredictive protection arrangement for electroacoustic transducerUS5602878Sep 23, 1994Feb 11, 1997Intel CorporationMethod of delivering stable data across an asynchronous interfaceUS5621805Jun 7, 1994Apr 15, 1997Aztech Systems Ltd.Apparatus for sample rate conversionUS5642387Feb 2, 1996Jun 24, 1997Oki Electric Industry Co., Ltd.Bit synchronization method and circuitUS5647008 *Feb 22, 1995Jul 8, 1997Aztech Systems Ltd.Method and apparatus for digital mixing of audio signals in multimedia platformsUS5648922Apr 14, 1995Jul 15, 1997Lg Semicon Co., Ltd.Digital filterUS5649054Dec 21, 1994Jul 15, 1997U.S. Philips CorporationMethod and apparatus for coding digital sound by subtracting adaptive dither and inserting buried channel bits and an apparatus for decoding such encoding digital soundUS5652542Oct 23, 1995Jul 29, 1997Crest Audio, Inc.Digital signal processor for amplifierUS5719526Nov 16, 1995Feb 17, 1998Crest Audio, Inc.Internal load monitor for amplifierUS5729227Dec 29, 1995Mar 17, 1998Samsung Electronics Co., Ltd.Digital audio signal mixing circuitUS5778218Dec 19, 1996Jul 7, 1998Advanced Micro Devices, Inc.Method and apparatus for clock synchronization across an isochronous bus by adjustment of frame clock ratesUS5822326May 10, 1996Oct 13, 1998Tektronix, Inc.Synchronizing digital audio signalsUS5822779Mar 21, 1997Oct 13, 1998National Semiconductor CorporationMicroprocessor-based data processing apparatus that commences a next overlapping cycle when a ready signal is detected not to be activeUS5875250Feb 2, 1998Feb 23, 1999Kuo; MarkSingle package three channel audio signal amplifierUS5907295Aug 4, 1997May 25, 1999Neomagic Corp.Audio sample-rate conversion using a linear-interpolation stage with a multi-tap low-pass filter requiring reduced coefficient storageUS5907482Nov 25, 1996May 25, 1999Toko, Inc.Power supply control deviceUS5918073Jun 27, 1997Jun 29, 1999Advanced Micro Devices, Inc.System and method for equalizing data buffer storage and fetch rates of peripheral devicesUS5928313May 5, 1997Jul 27, 1999Apple Computer, Inc.Method and apparatus for sample rate conversionUS5959501 *Jan 14, 1998Sep 28, 1999Harris CorporationClass D amplifier with scaled clock and related methodsUS5986589Oct 31, 1997Nov 16, 1999Ati Technologies, Inc.Multi-stream audio sampling rate conversion circuit and methodUS6014055Feb 6, 1998Jan 11, 2000Intersil CorporationClass D amplifier with reduced clock requirement and related methodsUS6038516Mar 19, 1998Mar 14, 2000Siemens Energy & Automation, Inc.Method for graphically displaying a menu for selection and viewing of the load related parameters of a load connected to an AC load control deviceUS6044113Feb 17, 1999Mar 28, 2000Visx, Inc.Digital pulse width modulatorUS6057789Oct 29, 1998May 2, 2000Neomagic Corp.Re-synchronization of independently-clocked audio streams by dynamically switching among 3 ratios for sampling-rate-conversionUS6061410Feb 27, 1997May 9, 2000Advanced Micro DevicesFrequency ratio estimation arrangement and method thereofUS6064259Jul 24, 1998May 16, 2000Nikon Corporation Of AmericaHigh power, high performance pulse width modulation amplifierUS6124895Oct 17, 1997Sep 26, 2000Dolby Laboratories Licensing CorporationFrame-based audio coding with video/audio data synchronization by dynamic audio frame alignmentUS6134268Oct 22, 1998Oct 17, 2000Motorola, Inc.Apparatus for performing a non-integer sampling rate change in a multichannel polyphase filterUS6157331Oct 1, 1998Dec 5, 2000Tritech Microelectronics, Ltd.Sigma delta modulator with automatic saturation detection and recoveryUS6208671Jan 20, 1998Mar 27, 2001Cirrus Logic, Inc.Asynchronous sample rate converterUS6229389Nov 12, 1999May 8, 2001Intersil CorporationClass D modulator with peak current limit and load impedance sensing circuitsUS6232833Nov 10, 1999May 15, 2001Intersil CorporationLow noise low distortion class D amplifierUS6294954Jan 11, 2000Sep 25, 2001Audiologic, IncorporatedAdaptive dead time control for switching circuitsUS6324235May 20, 1998Nov 27, 2001Creative Technology, Ltd.Asynchronous sample rate trackerUS6373334Jun 12, 2000Apr 16, 2002Cirrus Logic, Inc.Real time correction of a digital PWM amplifierUS6389139Nov 18, 1997May 14, 2002Dana InnovationsPowered volume control for distributed audio systemUS6393198Aug 17, 2000May 21, 2002Avid Technology, Inc.Method and apparatus for synchronizing devices in an audio/video systemUS6396250Aug 31, 2000May 28, 2002Texas Instruments IncorporatedControl method to reduce body diode conduction and reverse recovery lossesUS6411333Apr 2, 1999Jun 25, 2002Teralogic, Inc.Format conversion using patch-based filteringUS6429737Jul 6, 2000Aug 6, 2002Stmicroelectronics, Inc.Method and apparatus for multi-channel digital amplificationUS6498531Aug 14, 2000Dec 24, 2002SpectronDigital class-D audio amplifierUS6529073May 5, 2000Mar 4, 2003Lord CorporationActive control system and amplifiers including damping loops and power supplies with over-voltage protection pre-regulatorsUS6531970Jun 7, 2001Mar 11, 2003Analog Devices, Inc.Digital sample rate converters having matched group delayUS6593807Dec 10, 2001Jul 15, 2003William Harris Groves, Jr.Digital amplifier with improved performanceUS6639956Dec 31, 1999Oct 28, 2003Intel CorporationData resynchronization circuitUS6666338Dec 2, 1999Dec 23, 2003Vattenfall AbDevice for the separation of solid objects from a flowing fluidUS6675931Jan 28, 2002Jan 13, 2004Joseph Yaacoub SahyounLow profile audio speakerUS6683494Mar 26, 2002Jan 27, 2004Harman International Industries, IncorporatedDigital signal processor enhanced pulse width modulation amplifierUS6731162Jun 3, 2002May 4, 2004Choi YeonghaMulti-channel digital amplifier for shifting phases of PWM signalsUS6737917Jan 18, 2001May 18, 2004Dlogix Co., Ltd.Digital power amplifierUS6744310Mar 20, 2002Jun 1, 2004Pioneer CorporationPower amplifying deviceUS6748497Nov 20, 2001Jun 8, 2004Cirrus Logic, Inc.Systems and methods for buffering memory transactionsUS6782239Jun 21, 2002Aug 24, 2004Neuros Audio L.L.C.Wireless output input device playerUS6799234Oct 27, 2001Sep 28, 2004Cisco Technology, Inc.Apparatus and method for randomly assigning slots in a PCI backplaneUS6801922Jun 4, 2001Oct 5, 2004Texas Instruments IncorporatedSampling rate converter and methodUS6812785Aug 1, 2002Nov 2, 2004Sony CorporationDigital power amplifier and digital/analog converterUS6816017Aug 20, 2001Nov 9, 2004Renesas Technology Corp.Power amplifier moduleUS6819732Aug 22, 2000Nov 16, 2004Creative Technology Ltd.Asynchronous sample rate estimation using reciprocal frequency error minimizationUS6854053May 2, 2001Feb 8, 2005Signet Scientific CompanyMethod for identifying and communicating with a plurality of slaves in a master-slave systemUS6870876Jul 7, 2000Mar 22, 2005Telefonaktiebolaget Lm Ericsson (Publ)Method for sending information in a telecommunication systemUS6917242Nov 7, 2002Jul 12, 2005Sony CorporationPower amplifierUS6967541 *May 2, 2001Nov 22, 20051 . . . LimitedDigital pulse-width-modulation generatorUS6970435Jun 11, 1999Nov 29, 2005International Business Machines CorporationData alignment compensatorUS6970896Aug 8, 2001Nov 29, 2005Octasic Inc.Method and apparatus for generating a set of filter coefficientsUS6972705Dec 14, 2004Dec 6, 2005Cirrus Logic, Inc.Signal processing system having an ADC delta-sigma modulator with single-ended input and feedback signal inputsUS7012650Jun 14, 2001Mar 14, 2006Sony CorporationStart/stop audio encoder apparatus and method for synchronizing digital audio and video signalsUS7023868Dec 13, 2000Apr 4, 2006Broadcom CorporationVoice gateway with downstream voice synchronizationUS7062336 *Oct 8, 1999Jun 13, 2006Realtek Semiconductor Corp.Time-division method for playing multi-channel voice signalsUS7078964Oct 12, 2004Jul 18, 2006Texas Instruments IncorporatedDetection of DC output levels from a class D amplifierUS7099426Sep 3, 2002Aug 29, 2006Xilinx, Inc.Flexible channel bonding and clock correction operations on a multi-block data pathUS7167112Mar 20, 2004Jan 23, 2007D2Audio CorporationSystems and methods for implementing a sample rate converter using hardware and software to maximize speed and flexibilityUS7236109May 24, 2005Jun 26, 2007Cirrus Logic, Inc.Systems and methods for clock mode determination utilizing operating conditions measurementUS7262716Dec 20, 2002Aug 28, 2007Texas Instruments IncoporatedAsynchronous sample rate converter and methodUS7286010Jan 26, 2006Oct 23, 2007D2Audio CorporationSystems and methods for over-current protectionUS7302396Apr 27, 1999Nov 27, 2007Realnetworks, Inc.System and method for cross-fading between audio streamsUS7474722Mar 19, 2004Jan 6, 2009D2Audio CorporationSystems and methods for sample rate conversion using multiple rate estimate countersUS20010010482Mar 19, 2001Aug 2, 2001Masashi OkiCircuit for amplifying and outputting audio signalsUS20010033583Dec 13, 2000Oct 25, 2001Rabenko Theodore F.Voice gateway with downstream voice synchronizationUS20010052814Apr 19, 2001Dec 20, 2001Mark TakitaHybridized, high performance PWM amplifierUS20020046227Jun 4, 2001Apr 18, 2002Goszewski Cynthia P.Sampling rate converter and methodUS20020085725Nov 29, 2000Jul 4, 2002Bizjak Karl M.System output control method and apparatusUS20020098812Jan 25, 2001Jul 25, 2002Essam SourourAmplifier phase change compensationUS20020105448Feb 1, 2002Aug 8, 2002Markus FreidhofDevice and method for conversion of sampling rateUS20020122518Nov 8, 2001Sep 5, 2002Nobuyuki YasudaSampling frequency conversion apparatusUS20020131611 *Mar 13, 2001Sep 19, 2002Hoover Alan Anderson`Audio surround sound power management switchingUS20020167354Mar 26, 2002Nov 14, 2002Stanley Gerald R.Digital signal processor enhanced pulse width modulation amplifierUS20020190880Jun 7, 2001Dec 19, 2002Mclaughlin Kevin J.Digital sample rate converters having matched group delayUS20030035064Feb 15, 2002Feb 20, 2003Shinobu TorikoshiDigital signal processing device, DV decoder, recording device using DV decoder, and signal processing methodUS20030037297Dec 18, 2001Feb 20, 2003Hirofumi ArakiFrame synchronization device and frame synchronization methodUS20030042976Aug 30, 2001Mar 6, 2003Pallab MidyaCircuitry for creating a spectral null in a differential output swiitching amplifier and method thereforUS20030058039Sep 24, 2002Mar 27, 2003Masao NoroSelf-operating PWM amplifierUS20030074381Aug 8, 2001Apr 17, 2003Awad Thomas JeffersonMethod and apparatus for generating a set of filter coefficientsUS20030179116Sep 18, 2002Sep 25, 2003Mitsubishi Denki Kabushiki KaishaDigital to analog converterUS20040017854Jul 26, 2002Jan 29, 2004Hansen Thomas H.Method and circuit for stop of signals quantized using noise-shapingUS20040028243Jul 29, 2003Feb 12, 2004Lg Electronics Inc.Multi-channel pulse width modulation apparatusUS20040036533Jun 3, 2003Feb 26, 2004Tripath Technology Inc.Providing DC isolation in switching amplifiersUS20040096073 *Nov 1, 2001May 20, 2004Kim Sung IlPortable multi-channel amplifierUS20040120361Dec 20, 2002Jun 24, 2004Texas Instruments IncorporatedAsynchronous sample rate converter and methodUS20040184627Mar 19, 2004Sep 23, 2004Kost Michael A.Systems and methods for protection of audio amplifier circuitsUS20040222846Jun 14, 2004Nov 11, 2004Melanson John L.Power supply based audio compression for digital audio amplifierEP0353406A1May 12, 1989Feb 7, 1990AEG Olympia AktiengesellschaftHigh-voltage switchEP1128549B1Feb 16, 2001Oct 13, 2004Visteon Global Technologies, Inc.Detection of a DC offset in an automotive audio systemEP1244208B1Mar 20, 2002Dec 20, 2006Pioneer CorporationPower amplifying deviceGB2200817A Title not availableGB2267193B Title not available* Cited by examinerNon-Patent CitationsReference1Dunn et al., "Use of Clipping in Sigma-Delta Modulators," IEEE Colloquium on Oversampling Techniques and Sigma-Delta Modulation, Mar. 30, 1994, pp. 8/1-8/9.2English Language translation of Office Action dated Dec. 13, 2008, for Chinese Patent Application No. 200480009689.9.3English Language translation of Office Action dated Jan. 13, 2009, for Japanese Patent Application No. 2006-507396.4European Examination Report in connection with EP 04757929.7 dated Jun. 21, 2006, 3 pages.5International Search Report in connection with PCT/US2004/008547 completed Sep. 16, 2004, mailed Dec. 6, 2004, 5 pages.6Japanese Office Action in connection with JP 2006-507404 mailed Aug. 26, 2008, 2 pages.7Ketola et al., "Synchronization of Fractional Interval Counter in Non-Integer Ratio Sample Rate Converters,", Proceedings of the 2003 International Symposium on Circuits and Systems, 2003 ISCAS '03, vol. 2, May 25-28, 2003, pp. 89-92.8Meier, W. et al., "Software Amplitude Limitation in Digital Signal Processing Applications," Motorola Technical Developments, Motorola, Inc., Schaumburg, Il, US, vol. 25, Jul. 1, 1995.9Notice of Rejection for JP 2006-507403 (issued Nov. 12, 2008).10Park, Sangil et al., "A Novel Structure for Real-Time Digital Sample-Rate Converters with Finite Precision Error Analysis," Speech Processing 2, VLSI, Underwater Signal Processing, Toronto, May 14-17, 1991, International Conference on Acoustics, Speech and Signal Processing, ICASSP, NY, IEEE, US, vol. 2, Conf. 16, Apr. 14, 1991, 4 pages.11PC104 Audio Module, http://pc104.winsystems.com/products/pc104/pcmaudio.html.12Preliminary Amendment in connection with co-pending U.S. Appl. No. 12/359,021, filed Jan. 23, 2009, 7 pages.13Sozanski et al., "Digital control circuit for class-D audio power amplifier," Power Electronics Specialists Conference, 2001. PESC. 2001 IEEE 32nd Annual, vol. 2 (2001), pp. 1245 - 1250.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8098840 *Dec 23, 2008Jan 17, 2012Anpec Electronics CorporationMulti-channel output device for a multimedia deviceUS8358791 *Jan 22, 2013Polycom, Inc.Distributed audio signal processing system having logical channel groupsUS8369541 *Feb 5, 2013Polycom, Inc.Distributed audio signal processing system having virtual channelsUS8422701 *Jun 10, 2008Apr 16, 2013Polycom, Inc.Distributed audio signal processing systemUS8438036 *Sep 3, 2009May 7, 2013Texas Instruments IncorporatedAsynchronous sampling rate converter for audio applicationsUS8922278Sep 9, 2013Dec 30, 2014Bose CorporationVersatile audio power amplifierUS8933753 *Jun 27, 2014Jan 13, 2015Bose CorporationVersatile audio power amplifierUS20090304197 *Dec 10, 2009Joiner Jamed StevenDistributed audio signal processing system having virtual channelsUS20090304206 *Dec 10, 2009Joiner James StevenDistributed audio signal processing systemUS20090307383 *Jun 10, 2008Dec 10, 2009Joiner James StevenDistributed audio signal processing system having logical channel groupsUS20100111321 *Dec 23, 2008May 6, 2010Chiung-Ching KuMulti-channel Output Device for a Multimedia DeviceUS20110054913 *Sep 3, 2009Mar 3, 2011Texas Instruments IncorporatedAsynchronous sampling rate converter for audio applicationsUS20140192989 *Feb 26, 2013Jul 10, 2014Qsc Audio Products, LlcProgrammably configured switchmode audio amplifierUS20140306758 *Jun 27, 2014Oct 16, 2014Bose CorporationVersatile Audio Power Amplifier* Cited by examinerClassifications U.S. Classification381/120, 700/94, 381/123, 381/58International ClassificationH02B1/00, H03F99/00, H04R29/00, G06F17/00Cooperative ClassificationH03F3/217, H03F3/68European ClassificationH03F3/68, H03F3/217Legal EventsDateCodeEventDescriptionMay 12, 2004ASAssignmentOwner name: D2AUDIO CORPORATION, TEXASFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GEPHARDT, DOUGLAS D.;ANDERSEN, JACK B.;HAND, LARRY E.;SIGNING DATES FROM 20040511 TO 20040512;REEL/FRAME:015326/0160May 5, 2010ASAssignmentEffective date: 20100427Owner name: MORGAN STANLEY & CO. INCORPORATED, NEW YORKFree format text: SECURITY AGREEMENT;ASSIGNORS:INTERSIL CORPORATION;TECHWELL, INC.;INTERSIL COMMUNICATIONS, INC.;AND OTHERS;REEL/FRAME:024337/0395Mar 18, 2014ASAssignmentFree format text: CHANGE OF NAME;ASSIGNOR:D2AUDIO CORPORATION;REEL/FRAME:032463/0767Effective date: 20111223Owner name: D2AUDIO LLC, DELAWAREEffective date: 20130329Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:D2AUDIO LLC;REEL/FRAME:032463/0447Owner name: INTERSIL AMERICAS LLC, CALIFORNIAOct 20, 2014FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services