Source: http://www.google.com/patents/US7916574?dq=60/310,746
Timestamp: 2016-06-25 13:08:21
Document Index: 326078233

Matched Legal Cases: ['Application No. 95', 'Application No. 95', 'Application No. 95', 'Application No. 95', 'Application No. 95', 'Application No. 95', 'Application No. 95']

Patent US7916574 - Circuit providing load isolation and memory domain translation for memory module - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA circuit is configured to be mounted on a memory module connectable to a computer system so as to be electrically coupled to a plurality of memory devices on the memory module. The memory module has a first number of ranks of double-data-rate (DDR) memory devices activated by a first number of chip-select...http://www.google.com/patents/US7916574?utm_source=gb-gplus-sharePatent US7916574 - Circuit providing load isolation and memory domain translation for memory moduleAdvanced Patent SearchPublication numberUS7916574 B1Publication typeGrantApplication numberUS 12/955,711Publication dateMar 29, 2011Filing dateNov 29, 2010Priority dateMar 5, 2004Fee statusPaidAlso published asUS8072837, US8081536, US8516188, US9037774, US20110085406, US20140040569Publication number12955711, 955711, US 7916574 B1, US 7916574B1, US-B1-7916574, US7916574 B1, US7916574B1InventorsJeffrey C. Solomon, Jayesh R. BhaktaOriginal AssigneeNetlist, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (153), Non-Patent Citations (137), Referenced by (27), Classifications (10), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetCircuit providing load isolation and memory domain translation for memory module
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4368515May 7, 1981Jan 11, 1983Atari, Inc.Bank switchable memory systemUS4392212Nov 12, 1980Jul 5, 1983Fujitsu LimitedSemiconductor memory device with decoder for chip selection/write inUS4633429Dec 27, 1982Dec 30, 1986Motorola, Inc.Partial memory selection using a programmable decoderUS4670748Aug 9, 1985Jun 2, 1987Harris CorporationProgrammable chip select decoderUS4866603Jan 20, 1988Sep 12, 1989Fujitsu LimitedMemory control system using a single access request for doubleword data transfers from both odd and even memory banksUS4958322Jul 6, 1989Sep 18, 1990Mitsubishi Denki Kabushiki KaishaSemiconductor pseudo memory moduleUS4961172Aug 11, 1988Oct 2, 1990Waferscale Integration, Inc.Decoder for a memory address busUS4980850May 14, 1987Dec 25, 1990Digital Equipment CorporationAutomatic sizing memory system with multiplexed configuration signals at memory modulesUS5247643Jan 8, 1991Sep 21, 1993Ast Research, Inc.Memory control circuit for optimizing copy back/line fill operation in a copy back cache systemUS5345412Jul 17, 1992Sep 6, 1994Mitsubishi Denki Kabushiki KaishaMemory IC and memory device capable of expansion of storage capacityUS5426753Apr 25, 1994Jun 20, 1995Gold Star Co., Ltd.Memory decoding system for portable data terminalUS5483497Jul 19, 1994Jan 9, 1996Fujitsu LimitedSemiconductor memory having a plurality of banks usable in a plurality of bank configurationsUS5495435Nov 14, 1994Feb 27, 1996Nec CorporationSynchronous DRAM memory moduleUS5581498Oct 20, 1994Dec 3, 1996Irvine Sensors CorporationStack of IC chips in lieu of single IC chipUS5590071Nov 16, 1995Dec 31, 1996International Business Machines CorporationMethod and apparatus for emulating a high capacity DRAMUS5699542Sep 30, 1994Dec 16, 1997Intel CorporationAddress space manipulation in a processorUS5702984Nov 14, 1996Dec 30, 1997International Business Machines CorporationIntegrated mulitchip memory module, structure and fabricationUS5703826Mar 18, 1996Dec 30, 1997Micron Technology, Inc.Video random access memory chip configured to transfer data in response to an internal write signalUS5745914Dec 20, 1996Apr 28, 1998International Business Machines CorporationTechnique for converting system signals from one address configuration to a different address configurationUS5802395Jul 8, 1996Sep 1, 1998International Business Machines CorporationHigh density memory modules with improved data bus performanceUS5805520Apr 25, 1997Sep 8, 1998Hewlett-Packard CompanyIntegrated circuit address reconfigurabilityUS5822251Sep 29, 1997Oct 13, 1998Bit Microsystems, Inc.Expandable flash-memory mass-storage using shared buddy lines and intermediate flash-bus between device-specific buffers and flash-intelligent DMA controllersUS5926827Feb 9, 1996Jul 20, 1999International Business Machines Corp.High density SIMM or DIMM with RAS address re-mappingUS5959930Feb 25, 1998Sep 28, 1999Mitsubishi Denki Kabushiki KaishaMulti-bank synchronous semiconductor memory deviceUS5963464Feb 26, 1998Oct 5, 1999International Business Machines CorporationStackable memory cardUS5966736Mar 7, 1997Oct 12, 1999Advanced Micro Devices, Inc.Multiplexing DRAM control signals and chip select on a processorUS6018787Jan 2, 1998Jan 25, 2000Canon Kabushiki KaishaSystem for generating chip select signals based on coded and uncoded address signalsUS6044032Dec 3, 1998Mar 28, 2000Micron Technology, Inc.Addressing scheme for a double data rate SDRAMUS6070217May 12, 1998May 30, 2000International Business Machines CorporationHigh density memory module with in-line bus switches being enabled in response to read/write selection state of connected RAM banks to improve data bus performanceUS6070227Oct 31, 1997May 30, 2000Hewlett-Packard CompanyMain memory bank indexing scheme that optimizes consecutive page hits by linking main memory bank address organization to cache memory address organizationUS6097652Aug 11, 1999Aug 1, 2000Samsung Electronics Co., Ltd.Integrated circuit memory devices including circuits and methods for discharging isolation control lines into a reference voltageUS6108745Oct 31, 1997Aug 22, 2000Hewlett-Packard CompanyFast and compact address bit routing scheme that supports various DRAM bank sizes and multiple interleaving schemesUS6134638Aug 13, 1997Oct 17, 2000Compaq Computer CorporationMemory controller supporting DRAM circuits with different operating speedsUS6151271Jan 22, 1999Nov 21, 2000Samsung Electronics Co., Ltd.Integrated circuit memory devices having data selection circuits therein which are compatible with single and dual rate mode operation and methods of operating sameUS6154418Feb 14, 2000Nov 28, 2000Micron Technology, Inc.Write scheme for a double data rate SDRAMUS6154419Mar 13, 2000Nov 28, 2000Ati Technologies, Inc.Method and apparatus for providing compatibility with synchronous dynamic random access memory (SDRAM) and double data rate (DDR) memoryUS6185654Jul 17, 1998Feb 6, 2001Compaq Computer CorporationPhantom resource memory address mapping systemUS6209074Apr 28, 1998Mar 27, 2001International Business Machines CorporationAddress re-mapping for memory module using presence detect dataUS6226709Oct 24, 1997May 1, 2001Compaq Computer CorporationMemory refresh control systemUS6226736Mar 10, 1997May 1, 2001Philips Semiconductors, Inc.Microprocessor configuration arrangement for selecting an external bus widthUS6233650Apr 1, 1998May 15, 2001Intel CorporationUsing FET switches for large memory arraysUS6247088May 8, 1998Jun 12, 2001Lexmark International, Inc.Bridgeless embedded PCI computer system using syncronous dynamic ram architectureUS6317352Sep 18, 2000Nov 13, 2001Intel CorporationApparatus for implementing a buffered daisy chain connection between a memory controller and memory modulesUS6400637Apr 20, 1999Jun 4, 2002Matsushita Electric Industrial Co., Ltd.Semiconductor memory deviceUS6408356Nov 16, 1999Jun 18, 2002International Business Machines CorporationApparatus and method for modifying signals from a CPU to a memory cardUS6414868Jun 7, 1999Jul 2, 2002Sun Microsystems, Inc.Memory expansion module including multiple memory banks and a bank control circuitUS6415374Mar 16, 2000Jul 2, 2002Mosel Vitelic, Inc.System and method for supporting sequential burst counts in double data rate (DDR) synchronous dynamic random access memories (SDRAM)US6446158May 17, 2000Sep 3, 2002Chris KarabatsosMemory system using FET switches to select memory banksUS6446184Jan 30, 2001Sep 3, 2002International Business Machines CorporationAddress re-mapping for memory module using presence detect dataUS6453381Dec 2, 1999Sep 17, 2002Etron Technology, Inc.DDR DRAM data coherence schemeUS6470417Jun 12, 2000Oct 22, 2002International Business Machines CorporationEmulation of next generation DRAM technologyUS6502161Jan 5, 2000Dec 31, 2002Rambus Inc.Memory system including a point-to-point linked memory subsystemUS6518794Mar 27, 2001Feb 11, 2003International Business Machines CorporationAC drive cross point adjust method and apparatusUS6526473Nov 16, 1999Feb 25, 2003Samsung Electronics Co., Ltd.Memory module system for controlling data input and output by connecting selected memory modules to a data lineUS6530007Jul 10, 2001Mar 4, 2003Compaq Information Technologies Group, L.P.Method and apparatus for supporting heterogeneous memory in computer systemsUS6530033Oct 28, 1999Mar 4, 2003Hewlett-Packard CompanyRadial arm memory bus for a high availability computer systemUS6553450Sep 18, 2000Apr 22, 2003Intel CorporationBuffer to multiply memory interfaceUS6618320Dec 11, 2002Sep 9, 2003Fujitsu LimitedSemiconductor memory deviceUS6621496Feb 26, 1999Sep 16, 2003Micron Technology, Inc.Dual mode DDR SDRAM/SGRAMUS6625081Aug 13, 2001Sep 23, 2003Micron Technology, Inc.Synchronous flash memory with virtual segment architectureUS6625687Sep 18, 2000Sep 23, 2003Intel CorporationMemory module employing a junction circuit for point-to-point connection isolation, voltage translation, data synchronization, and multiplexing/demultiplexingUS6636935Sep 10, 2001Oct 21, 2003Rambus Inc.Techniques for increasing bandwidth in port-per-module memory systems having mismatched memory modulesUS6646949Mar 29, 2000Nov 11, 2003International Business Machines CorporationWord line driver for dynamic random access memoriesUS6658509Oct 3, 2000Dec 2, 2003Intel CorporationMulti-tier point-to-point ring memory interfaceUS6674684Jun 11, 2003Jan 6, 2004Infineon Technologies North America Corp.Multi-bank chip compatible with a controller designed for a lesser number of banks and method of operatingUS6681301Oct 2, 2001Jan 20, 2004Advanced Micro Devices, Inc.System for controlling multiple memory typesUS6683372Nov 18, 1999Jan 27, 2004Sun Microsystems, Inc.Memory expansion module with stacked memory packages and a serial storage unitUS6697888Sep 29, 2000Feb 24, 2004Intel CorporationBuffering and interleaving data transfer between a chipset and memory modulesUS6705877Jan 17, 2003Mar 16, 2004High Connection Density, Inc.Stackable memory module with variable bandwidthUS6717885Sep 18, 2002Apr 6, 2004Via Technologies, Inc.Switching circuit capable of improving memory write timing and method thereofUS6738880Jun 11, 2001May 18, 2004Via Technologies, Inc.Buffer for varying data access speed and system applying the sameUS6742098Oct 3, 2000May 25, 2004Intel CorporationDual-port buffer-to-memory interfaceUS6754797Nov 20, 2001Jun 22, 2004Leadtek Research Inc.Address converter apparatus and method to support various kinds of memory chips and application system thereofUS6785189Sep 16, 2002Aug 31, 2004Emulex Design & Manufacturing CorporationMethod and apparatus for improving noise immunity in a DDR SDRAM systemUS6788592Feb 13, 2003Sep 7, 2004Fujitsu LimitedMemory device which can change control by chip select signalUS6807125Aug 22, 2002Oct 19, 2004International Business Machines CorporationCircuit and method for reading data transfers that are sent with a source synchronous clock signalUS6807650 *Jun 3, 2002Oct 19, 2004International Business Machines CorporationDDR-II driver impedance adjustment control algorithm and interface circuitsUS6813196Jun 28, 2001Nov 2, 2004Hynix Semiconductor, Inc.High speed interface type semiconductor memory deviceUS6834014Jul 19, 2002Dec 21, 2004Samsung Electronics Co., Ltd.Semiconductor memory systems, methods, and devices for controlling active terminationUS6854042Jul 22, 2003Feb 8, 2005Chris KarabatsosHigh-speed data-rate converting and switching circuitUS6880094Jan 14, 2002Apr 12, 2005Micron Technology, Inc.Cas latency select utilizing multilevel signalingUS6889304Nov 22, 2002May 3, 2005Rambus Inc.Memory device supporting a dynamically configurable core organizationUS6912615Sep 6, 2002Jun 28, 2005Koninklijke Philips Electronics N.V.Control means for burst access controlUS6912628Apr 22, 2002Jun 28, 2005Sun Microsystems Inc.N-way set-associative external cache with standard DDR memory devicesUS6925028Mar 6, 2002Aug 2, 2005International Business Machines CorporationDRAM with multiple virtual bank architecture for random row accessUS6944694Jul 11, 2001Sep 13, 2005Micron Technology, Inc.Routability for memory devicesUS6950366Apr 30, 2003Sep 27, 2005Advanced Micro Devices, Inc.Method and system for providing a low power memory arrayUS6961281Sep 12, 2003Nov 1, 2005Sun Microsystems, Inc.Single rank memory module for use in a two-rank memory module systemUS6981089Dec 31, 2001Dec 27, 2005Intel CorporationMemory bus termination with memory unit having termination controlUS6982892May 8, 2003Jan 3, 2006Micron Technology, Inc.Apparatus and methods for a physical layout of simultaneously sub-accessible memory modulesUS6982893Feb 12, 2004Jan 3, 2006Infineon Technologies, AgMemory module having a plurality of integrated memory componentsUS6990043Mar 9, 2005Jan 24, 2006Matsushita Electric Industrial Co., Ltd.Semiconductor integrated circuit device having a common DRAM block accessed by a plurality of logic circuitsUS6996686Dec 23, 2002Feb 7, 2006Sun Microsystems, Inc.Memory subsystem including memory modules having multiple banksUS7007130Feb 13, 1998Feb 28, 2006Intel CorporationMemory system including a memory module having a memory module controller interfacing between a system memory controller and memory devices of the memory moduleUS7007175Dec 4, 2001Feb 28, 2006Via Technologies, Inc.Motherboard with reduced power consumptionUS7046538Sep 1, 2004May 16, 2006Micron Technology, Inc.Memory stacking system and methodUS7054179Oct 30, 2003May 30, 2006Hewlett-Packard Development Company, L.P.Double-high memory system compatible with termination schemes for single-high memory systemsUS7065626Jul 10, 2002Jun 20, 2006Hewlett-Packard Development Company, L.P.Method for changing computer system memory densityUS7073041Oct 30, 2002Jul 4, 2006Motorola, Inc.Virtual memory translation unit for multimedia acceleratorsUS7078793 *Aug 27, 2004Jul 18, 2006Infineon Technologies AgSemiconductor memory moduleUS7120727Jun 19, 2003Oct 10, 2006Micron Technology, Inc.Reconfigurable memory module and methodUS7124260 *Aug 26, 2002Oct 17, 2006Micron Technology, Inc.Modified persistent auto precharge command protocol system and method for memory devicesUS7127584Nov 14, 2003Oct 24, 2006Intel CorporationSystem and method for dynamic rank specific timing adjustments for double data rate (DDR) componentsUS7130952Jan 29, 2004Oct 31, 2006Matsushita Electric Industrial Co., Ltd.Data transmit method and data transmit apparatusUS7133960Dec 31, 2003Nov 7, 2006Intel CorporationLogical to physical address mapping of chip selectsUS7133972Jun 7, 2002Nov 7, 2006Micron Technology, Inc.Memory hub with internal cache and/or memory access predictionUS7142461Mar 7, 2003Nov 28, 2006Micron Technology, Inc.Active termination control though on module registerUS7149841Mar 31, 2003Dec 12, 2006Micron Technology, Inc.Memory devices with buffered command address busUS7167967Nov 20, 2003Jan 23, 2007Buffalo Inc.Memory module and memory-assist moduleUS7181591Feb 10, 2004Feb 20, 2007Via Technologies Inc.Memory address decoding method and related apparatus by bit-pattern matchingUS7200021Dec 10, 2004Apr 3, 2007Infineon Technologies AgStacked DRAM memory chip for a dual inline memory module (DIMM)US7227910Jun 21, 2001Jun 5, 2007Telefonaktiebolaget Lm Ericsson (Publ)Communication device with configurable sigma-delta modulatorUS7266639Dec 10, 2004Sep 4, 2007Infineon Technologies AgMemory rank decoder for a multi-rank Dual Inline Memory Module (DIMM)US7272709Dec 26, 2002Sep 18, 2007Micron Technology, Inc.Using chip select to specify boot memoryUS7281079Dec 31, 2003Oct 9, 2007Intel CorporationMethod and apparatus to counter mismatched burst lengthsUS7286436Mar 7, 2005Oct 23, 2007Netlist, Inc.High-density memory module utilizing low-density memory componentsUS7289386Jul 1, 2005Oct 30, 2007Netlist, Inc.Memory module decoderUS7346750Sep 13, 2004Mar 18, 2008Nec CorporationMemory interleave systemUS7356639May 18, 2004Apr 8, 2008Rambus Inc.Configurable width buffered module having a bypass circuitUS7370238Oct 31, 2003May 6, 2008Dell Products L.P.System, method and software for isolating dual-channel memory during diagnosticsUS7437591Jan 18, 2005Oct 14, 2008Altera CorporationMethod and apparatus for hardware timing optimizerUS7461182Dec 8, 2003Dec 2, 2008Lenovo (Singapore) Pte. Ltd.Setting device program and method for setting a memory controlUS7471538Mar 30, 2006Dec 30, 2008Micron Technology, Inc.Memory module, system and method of making sameUS7532537Jan 19, 2006May 12, 2009Netlist, Inc.Memory module with a circuit providing load isolation and memory domain translationUS7619912Nov 17, 2009Netlist, Inc.Memory module decoderUS7636274Mar 20, 2009Dec 22, 2009Netlist, Inc.Memory module with a circuit providing load isolation and memory domain translationUS7864627Oct 12, 2009Jan 4, 2011Netlist, Inc.Memory module decoderUS7881150Dec 2, 2009Feb 1, 2011Netlist, Inc.Circuit providing load isolation and memory domain translation for memory moduleUS20010003198Nov 29, 2000Jun 7, 2001Chung-Che WuMethod for timing setting of a system memoryUS20010052057Jun 11, 2001Dec 13, 2001Jiin LaiBuffer for varying data access speed and system applying the sameUS20020088633Aug 1, 2001Jul 11, 2002Kong Eun YoupMulti-chip memory devices, modules and control methods including independent control of memory chipsUS20030063514Nov 4, 2002Apr 3, 2003Faue Jon AllanIntegrated data input sorting and timing circuit for double data rate (DDR) dynamic random access memory (DRAM) devicesUS20030090359Sep 25, 2002May 15, 2003Ok Seung HanRegister circuit of extended mode register setUS20030090879Jun 14, 2002May 15, 2003Doblar Drew G.Dual inline memory moduleUS20030191995Apr 30, 2003Oct 9, 2003Abrosimov Igor AnatolievichSystem for communicating with synchronous deviceUS20030210575Oct 23, 2002Nov 13, 2003Seo Seong-YoungMultimode data buffer and method for controlling propagation delay timeUS20040000708Jun 3, 2003Jan 1, 2004Staktek Group, L.P.Memory expansion and chip scale stacking system and methodUS20040037158Aug 22, 2002Feb 26, 2004International Business Machines CorporationCircuit and method for reading data transfers that are sent with a source synchronous clock signalUS20040201968Apr 9, 2003Oct 14, 2004Eric TafollaMulti-bank memory moduleUS20050036378Sep 23, 2004Feb 17, 2005Kabushiki Kaisha ToshibaSynchronous semiconductor memoryUS20050281096Mar 7, 2005Dec 22, 2005Bhakta Jayesh RHigh-density memory module utilizing low-density memory componentsUS20060044860Sep 1, 2004Mar 2, 2006Kinsley Thomas HMemory stacking system and methodUS20060117152Jan 5, 2004Jun 1, 2006Smart Modular Technologies Inc., A California CorporationTransparent four rank memory module for standard two rank sub-systemsUS20060126369Dec 10, 2004Jun 15, 2006Siva RaghuramStacked DRAM memory chip for a dual inline memory module (DIMM)US20060129755Dec 10, 2004Jun 15, 2006Siva RaghuramMemory rank decoder for a Multi-Rank Dual Inline Memory Module (DIMM)US20060179206Feb 9, 2005Aug 10, 2006International Business Machines CorporationProgrammable bank/timer address folding in memory devicesUS20060259711May 11, 2005Nov 16, 2006Jong-Hoon OhTechnique to read special mode registerUS20060267172May 24, 2005Nov 30, 2006Kingston Technology Corp.Memory-Module Board Layout for Use With Memory Chips of Different Data WidthsUS20060277355Jun 1, 2005Dec 7, 2006Mark EllsberryCapacity-expanding memory deviceUS20100128507Dec 2, 2009May 27, 2010Netlist, Inc.Circuit providing load isolation and memory domain translation for memory moduleUS20110016250 *Jan 20, 2011Netlist, Inc.System and method utilizing distributed byte-wise buffers on a memory moduleUS20110016269 *Jan 20, 2011Hyun LeeSystem and method of increasing addressable memory space on a memory boardUSRE36229Nov 20, 1995Jun 15, 1999Staktek CorporationSimulcast standard multichip memory addressing system* Cited by examinerNon-Patent CitationsReference1"64 & 72 Pin Zip/Simm Sram Module", JEDEC, Standard No. 21-C, www.jedec.com/download/search/4-04-01.pdf, Jun. 1997 pp. 4.4.1-1.2"64 & 72 Pin Zip/Simm Sram Module", JEDEC, Standard No. 21-C, www.jedec.com/download/search/4—04—01.pdf, Jun. 1997 pp. 4.4.1-1.3"Bank Striping of Data Across Internal SDRAM Banks," IP.com, IPCOM000013697D, 2000.4"DDR SDRAM RDIMM Features," Micron Technology, Inc., 2002.5"Distributed Memory Mapping," IP.com, IPCOM000014788D, 2000.6"Information Huawei or FPGA-Take Five," Electronic News, 2002, p. 24.7"Method for a high-performance DRAM address mapping mechanism," IP.com, IPCOM000008164D, 2002.8"Method for memory probing on a multiple-DIMM bus," IP.com, IPCOM000019063D, 2003.9"Method for multiple device interface testing using a single device," IP.com, IPCOM000010054D, 2002.10"PC2100 and PC1600 DDR SDRAM Registered DIMM Design Specification" JEDEC, Standard No. 21-C, Revision 1-3, Jan. 2002, pp. 4.20.4-1.11"Quad Band Memory (QBM(TM)): DDR 200/266/333 devices producing DDR 400/533/667," Platform Conference, Jan. 23-24, 2002.12"Quad Band Memory (QBMA(TM)): DDR200/266/333 devices producing DDR400/533/667" (the "QBMA Reference"), published by the QBMA Alliance, Platform Conference, San Jose, California, Jan. 23-24, 2002.13"Quad Band Memory (QBMA™): DDR200/266/333 devices producing DDR400/533/667" (the "QBMA Reference"), published by the QBMA Alliance, Platform Conference, San Jose, California, Jan. 23-24, 2002.14"Quad Band Memory (QBM™): DDR 200/266/333 devices producing DDR 400/533/667," Platform Conference, Jan. 23-24, 2002.15Abali, B. "Memory Expansion Technology (MXT): Software Support and Performance," IBM J. Res. & Dev., vol. 45, No. 2, 2001, pp. 287-300.16Application No. 95/000,546; filed May 11, 2010; Owned by Netlist, Inc.17Application No. 95/001,337; filed Jun. 4, 2010; Owned by Netlist, Inc.18Application No. 95/001,339; filed Jun. 8, 2010; Owned by Netlist, Inc.19Application No. 95/001,381; filed Jun. 9, 2010; Owned by Netlist, Inc.20Arlington, DL Evans. "Enhancement of Memory Card Redundant Bit Usage Via Simplified Fault Alignment Exclusion," IMB Technical Disclosure Bulletin, 1987.21Arroyo et al. "Method of executing Manufacturing ROM Code Without Removing System Roms," IP.com, IPCOM000037214D, 1989.22Barr, Michael. "Programmable Logic: What's it to Ya?," Embedded Systems Programming, Jun. 1999, pp. 75-84.23Bennayoun et al. "Input/Output Chip Select Doubler," IBM Technical Disclosure Bulletin, vol. 38, No. 04 1995, pp. 237-240.24Blum et al. "Fast Multichip Memory System With Power Select Signal," IMB Technical Disclosure Bulletin, 1979.25Carvalho, Carlos; "The Gap between Processor and Memory Speeds"; ICCA '02.26Cuppu et al. "A Performance Coparison of Contemporary DRAM Architectures," IEEE Proceedings of the 26th International Symposium on Computer Architectures, May 2-4, 1999, Atlanta, Geogia, pp. 1-12.27Cuppu et al. "Concurrency, Latency, or System Overhead: Which Has the Largest Impact on Uniprocessor DRAM-System Performance?," IEEE, 2001, pp. 62-71.28Cuppu et al. "High-Performance DRAMs in Workstation Environments," IEEE Transactions on Computers, vol. 50, No. 11, 2001, pp. 1133-1153.29Denneau, M. "Logic Processor for Logic Simulation Machine," IBM Technical Disclosure Bulletin, vol. 25, No. 1, 1982.30Fairchild Semiconductor. "DM74LS138 DM74LS139 Decoder/Demultiplexer," Fairchild Semiconductor Corporation, 2000.31Fitzgerald et al. "Chip Select Circuit for Multi-Chip RAM Modules," IP.com, IPCOM000044404D, 1984.32Freedman, Alan. "The Computer Glossary," The Complete Illustrated Dictionary, American Management Association, 2001.33Google, Inc. v. Netlist, Inc., No. 4:08-cv-04144-SBA, Netlist Inc.'s Answer to Complaint and Counterclaim (N.D. Ca. Filed Nov. 18, 2008).34Google, Inc. v. Netlist, Inc., No. C 08-04144 SBA Google Inc.'s Invalidity Contentions Pursuant to PAT. L.F. 3-3, dated Apr. 13, 2009.35Google, Inc. v. Netlist, Inc., No. C08 04144, Complaint for Declaratory Relief, (N.D. Ca Dated Aug. 29, 2008).36Gray, KS. "Fet Ram Chip Double Density Scheme," IP.com, IPCOM000043942D, 1984.37Grimes et al. "Access Rate/Availability Improvement Logic for Dynamic Memories," IBM Technical Disclosure Bulletin, Oct. 1982.38Gupta et al. "Designing and Implementing a Fast Crossbar Scheduler," IEEE Micro, 1999, pp. 20-28.39Hession et al. "Chip Select Technique for Multi Chip Decoding," IP.com, IPCOM000070404D, 1985.40Hewlett-Packard. "Memory technology evolution: an overview of system memory technologies," technology brief, 7th edition. 2003.41Hoare et al. "An 88-Way Multiprocessor Within an FPGA With Customizable Instructions," Proceedings of the 18th International Parallel and Distributed Processing Symposium, 2004.42Intel Corporation, 66/100 MHz PC SDRAM 64-Bit Non-ECC/Parity 144 Pin Unbuffered SO-DIMM Specification, Revision 1.0, Feb. 1999.43Intel Corporation, PC SDRAM Registered DIMM Design Support Document, Revision 1.2, Oct. 1998.44Jacob, Bruce L.; "Synchronous DRAM Architectures, Organizations, and Alternative Technologies". University of Maryland, Dec. 10, 2002.45JEDEC "JEDEC Standard: Double Data Rate (DDR) SDRAM Specification", JESD79C Mar. 2003.46JEDEC Standard JESD79D, "Double Data Rate (DDR) SDRAM Specification," published Feb. 2004.47JEDEC Standard No. 21-C, "PC2100 and PC1600 DDR SDRAM Registered DIMM Design Specification," Revision 1.3, Jan. 2002.48JEDEC Standard No. 21-C, 4.20.5-184 Pin. PC1600/2100 DDR SDRAM Unbuffered DIMM Design Specification, Revision 1.1, Release 11 b. Published Apr. 2003.49JEDEC Standard No. 21-C, 4.20.5-184 Pin. PC2700/PC2100/PC1600 DDR SDRAM Unbuffered SO-DIMM Reference Design Specification, Revision 1.1, Release 11b, Apr. 26, 2002.50JEDEC Standard No. 21-C, 4.20-2-168 Pin, PC133 SDRAM Registered Design Specification, Revision 1.4, Release 11a, Feb. 2002.51JEDEC Standard No. 21-C, 4.20-2—168 Pin, PC133 SDRAM Registered Design Specification, Revision 1.4, Release 11a, Feb. 2002.52JEDEC Standard No. 21-C, 4.20-3-144 Pin, PC133 SDRAM Unbuffered SO-DIMM, Reference Design Specification, Revision 1.02, Release 11. Published Oct. 2003.53JEDEC Standard No. 21-C, 4.20-3—144 Pin, PC133 SDRAM Unbuffered SO-DIMM, Reference Design Specification, Revision 1.02, Release 11. Published Oct. 2003.54JEDEC Standard No. 21-C, DDR SDRAM PC2100 and PC1600 DDR SDRAM Registered DIMM Design Specification, Revision 1.3, Release 11b, Jan. 2002.55Jedec Standard, "Definition of the SSTV16859 2.5 V 13-Bit to 26-Bit SSTL-2 Registered Buffer for Stacked DDR DIMM Applications," JESD82-4B, May 2003.56Jedec Standard, "Definition of the SSTV16859 2.5 V 13-Bit to 26-Bit SSTL—2 Registered Buffer for Stacked DDR DIMM Applications," JESD82-4B, May 2003.57Jin et al. "Embedded Memory in System-On-Chip Design: Architecture and Prototype Implementation," CCECE, 2003, pp. 141-146.58Jin et al. "Prototype Implementation and Evaluation of a Multibank Embedded Memory Archtecture in Programmable Logic," IEEE, 2003, pp. 13-16.59Kane et al. "Read Only Store Memory Extension," IP.com, IPCOM000082845D, 1975.60Karabatsos, C., "Quad Band Memory (QBM) Technology", Kentron Technologies, Inc., Apr. 2001, pp. 1-5.61Kellog, Mark; "PC133: SDRAM Main Memory Performance Reaches New Heights"; IBM Microelectronics, 1999.62Keltcher et al.; "The AMD Opteron Processor for Multiprocessor Servers"; IEEE Computer Society.63Kirihata et al.; "A 390-mm, 16-Bank, 1-Gb DDR SDRAM with Hybrid Bitline Architecture"; IEEE Journal of Solid-State Circuits, vol. 34, No. 11, Nov. 1999.64Kornaros et al. "A Fully-Programmable Memory Management System Optimizing Queue Handling at Multi Gigabit Rates," DAC, 2003, pp. 54-59.65Lee et al. "A banked-promotion translation lookaside buffer system," Journal of Systems Architecture, vol. 47, 2002, pp. 1065-1078.66Lee et al. "An on-chip cache compression technique to reduce decompression overhead and design complexity." Journal of Systems Architecture, vol. 46, 2000, pp. 1365-1382.67Letter from G. Hopkins Guy III, Orrick, Herrington & Sutcliffe LLP, to R. Scott Oliver, Morrison & Foerster, (Apr. 14, 2009).68Lin et al. "Designing a Modern Memory Hierarchy with Hardware Prefetching," IEEE Transactions on Computers, vol. 50, No. 11, 2001, pp. 1202-1217.69Luthra et al. "Interface Synthesis Using Memory Mapping for an FPGA Platform," Proceedings of the 21st International Conference on Computer Design, 2003.70Matick et al. "Read-Select Capability for Static Random-Access Memory," IMB Technical Disclosure Bulletin, 1985, pp. 6640-6642.71Matick, RE. "Logic and Decoder Arrangement for Controlling Spill/Wrap Boundaries of a Bit-Addressable Memory Decoder," IMB Technical Disclosure Bulletin, 1984.72MetaRAM, Inc. v. Netlist, Inc. No. 3:09-cv-01309-VRW, MetaRam's Reply to Netlist's Counterclaims, (N.D. Ca. Filed Jun. 3, 2009).73MetaRam, Inc. v. Netlist, Inc., No. 3:09-cv-01309-VRW, Netlist's Answer to Complaint and Counterclaims, (N.D. Ca, filed May 11, 2009).74MetaRAM, Inc. v. Netlist, Inc., No. C09 01309, Complaint for Patent Infringement, (N.D. Ca. Filed Mar. 25, 2009).75Meyers et al. "Use of Partially Good Memory Chips," IP.com, IPCOM000066246D, 1979.76Miles J. Murdocca et al., "Principles of Computer Architecture" , Prentice Hall, 2000, pp. 249-251.77Netlist, Inc. v MetaRam, Inc., No. 09-165-GMS, MetaRAM, Inc.'s Answer and Affirmative Defenses to Plaintiffs Complaint, dated Apr. 20, 2009.78Netlist, Inc. v. MetaRAM, Inc., No. 1:09-ccv-00165-GMS, Complaint for Patent Infringement, (D. Del. Filed Mar. 12, 2009).79Ofek et al. "Partial Two Way Mapping Technique," IMB Technical Disclosure Bulletin, 1969.80Paldan, David. "Programmable Memory Address Decoding for Microprocessor Memory Device," IP.com, IPCOM000005486D, 1983.81Pellinger et al. "Dual Addressable Memory," IP.com, IPCOM000068610D, 1978.82Plotnick et al. "Shuffle Your Chips for Better Performance," PC Week, 1998, p. 90.83Portion of Request for Inter Partes Reexamination of U.S. Patent No. 7,289,386, corresponding to Reexam Application No. 95/000,577, in 184 pages.84Portion of Request for Inter Partes Reexamination of U.S. Patent No. 7,619,912, corresponding to Reexam Application No. 95/000,578, in 66 pages.85Portion of Request for Inter Partes Reexamination of U.S. Patent No. 7,619,912, corresponding to Reexam Application No. 95/000,579, in 32 pages.86Request for Inter Partes Reexamination; Reexam App. No. 95/000,577 for U.S. Pat. No. 7,289,386 filed Oct. 20, 2010.87Request for Inter Partes Reexamination; Reexam App. No. 95/000,578 for U.S. Pat. No. 7,619,912 filed Oct. 20, 2010.88Request for Inter Partes Reexamination; Reexam App. No. 95/000,579 for U.S. Pat. No. 7,619,912 filed Oct. 21, 2010.89Schubert et al. "Accelerating system integration by enhancing hardware, firmware, and co-simulation," IBM J. Res. & Dev, vol. 48, No. 3/4, May/Jul. 2004, pp. 569-581.90Siegel et al. "IBM's S/390 G5 Microprocessor Design," IEEE Micro, 1999, pp. 12-23.91Skelton, MH. "Program Controlled Paging Scheme for Memory Expansion," IP.com. IPCOM000050954D, 1982.92Smith, BA. "Chip Select Decoder Circuit," IP.com, IPCOM000063400D, 1985.93Stelzer, KC. "Planar Memory Boundary Registers with Remap Feature," IMB Technical Disclosure Bulletin, 1993.94Sunaga et al. "An Enable Signal Circuit for Multiple Small Banks," IP.com, IPCOM000015887D, 2002.95Sunaga et al. "Continuou RAS Access Method in Multiple-bank DRAM Chip," IP.com, IPCOM000123375D, 1998.96Toal et al. "A 32-Bit SoPC Implementation of a P5." Proceedings of the Eighth IEEE International Symposium on Computers and Communications, 2003, pp. 1530-1346.97Tudruj, Marek. "Dynamically reconfigurable heterogenous multi-processor systems with transputer-controlled communication," Journal of Systems Architecture, vol. 43, 1997, pp. 27-32.98U.S. Appl. No. 12/422,853, filed Apr. 13, 2009; Owned by Netlist, Inc.99U.S. Appl. No. 12/422,925, filed Apr. 13, 2009; Owned by Netlist, Inc.100U.S. Appl. No. 12/774,632, filed May 5, 2010; Owned by Netlist, Inc.101U.S. Appl. No. 12/815,339, filed Jun. 14, 2010; Owned by Netlist, Inc.102U.S. Appl. No. 12/912,623, filed Oct. 26, 2010; Owned by Netlist, Inc.103U.S. Appl. No. 12/954,492, filed Nov. 24, 2010; Owned by Netlist, Inc.104U.S. Appl. No. 12/981,380, filed Nov. 29, 2010; Owned by Netlist, Inc.105U.S. District Court Central District of California, Case No. CV09 06900, Netlist, Inc. vs. Inphi Corporation, Complaint for Patent Infringement, filed Sep. 22, 2009 in 10 pages.106U.S. District Court Central District of California, Case No. CV09 06900, Netlist, Inc. vs. Inphi Corporation, Defendant Inphi Corporation's Answer to Plaintiff's Complaint for Patent Infringement, filed Nov. 12, 2009 in 6 pages.107U.S. District Court Central District of California, Case No. CV09 06900, Netlist, Inc. vs. Inphi Corporation, Defendant Inphi Corporation's Answer to Plaintiff's First Amended Complaint for Patent Infringement, filed Feb. 11, 2010 in 9 pages.108U.S. District Court Central District of California, Case No. CV09 06900, Netlist, Inc. vs. Inphi Corporation, Defendant Inphi Corporation's Notice of Motion and Motion for Stay Pending Reexaminations and Interference Proceeding Regarding the Patents-In-Suit; Memorandum of Points and Authorities in Support Thereof, filed Apr. 21, 2010 in 28 pages.109U.S. District Court Central District of California, Case No. CV09 06900, Netlist, Inc. vs. Inphi Corporation, Plaintiff Netlist Inc's Opposition to Defendant Inphi Corporation's Motion for Stay Pending Reexaminations and Interference Proceedings Regarding the Patents-In-Suit, filed May 3, 2010 in 23 pages.110U.S. District Court Central District of California, Case No. CV09 06900, Netlist, Inc. vs. Inphi Corporation, Plaintiff Netlist, Inc's First Amended Complaint for Patent Infringement, filed Dec. 23, 2009 in 8 pages.111U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., [Redacted] Google Inc.'s Responsive Claim Construction Brief, filed Aug. 25, 2009 in 30 pages.112U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Amended Exhibit A to Joint Claim Construction and Prehearing Statement, filed Oct. 28, 2009 in 1 page.113U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Appendix 1 to Google's Responsive Claim Construction Brief, filed Aug. 25, 2009 in 4 pages.114U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Attachment 1 to Exhibit B to Joint Claim Construction and Prehearing Statement, filed Jun. 12, 2009 in 7 pages.115U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Attachment 2 to Exhibit B to Joint Claim Construction and Prehearing Statement, filed Jun. 12, 2009 in 12 pages.116U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Complaint for Declaratory Relief, filed Aug. 29, 2008 in 49 pages.117U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Defendant Netlist, Inc.'s Claim Construction Reply Brief, filed Sep. 22, 2009 in 19 pages.118U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Defendant Netlist, Inc.'s Opening Claim Construction Brief, filed Jul. 29, 2009 in 21 pages.119U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Defendant Netlist, Inc.'s Opposition to Google Inc's Motion for Summary Judgment of Invalidity, filed Jul. 6, 2010 in 13 pages.120U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Exhibit A to Joint Claim Construction and Prehearing Statement, filed Jun. 12, 2009 in 2 pages.121U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Exhibit B to Joint Claim Construction and Prehearing Statement, filed Jun. 12, 2009 in 36 pages.122U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Joint Claim Construction and Prehearing Statement, filed Jun. 12, 2009 in 5 pages.123U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Netlist, Inc.'s Answer to Complaint and Counterclaims, filed Nov. 18, 2008 in 9 pages.124U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Order Re Claim Construction, filed Nov. 16, 2009 in 1 page.125U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Plaintiff Google's Reply to Counterclaims, filed Dec. 8, 2008 in 4 pages.126U.S. District Court Northern District of California, Case No. CV08 04144, Google Inc. v. Netlist, Inc., Stipulation Re: Additional Agreed-Upon Claim Constructions, filed Oct. 28, 2009 in 3 pages.127U.S. District Court Northern District of California, Case No. CV09 05718, Netlist, Inc. vs. Google, Inc., Complaint for Patent Infringement, filed Dec. 4, 2009 in 47 pages.128U.S. District Court Northern District of California, Case No. CV09 05718, Netlist, Inc. vs. Google, Inc., Defendant Google Inc's Responsive Claim Construction Brief, filed Aug. 4, 2010 in 27 pages.129U.S. District Court Northern District of California, Case No. CV09 05718, Netlist, Inc. vs. Google, Inc., Exhibit A to Joint Claim Construction and Prehearing Statement under Patent L.R. 4-3, filed Jun. 25, 2010 in 2 pages.130U.S. District Court Northern District of California, Case No. CV09 05718, Netlist, Inc. vs. Google, Inc., Exhibit B to Joint Claim Construction and Prehearing Statement under Patent L.R. 4-3, filed Jun. 25, 2010 in 23 pages.131U.S. District Court Northern District of California, Case No. CV09 05718, Netlist, Inc. vs. Google, Inc., Google's Answer to Plaintiff's Complaint for Patent Infringement; and Assertion of Counterclaims, filed Feb. 12, 2010 in 13 pages.132U.S. District Court Northern District of California, Case No. CV09 05718, Netlist, Inc. vs. Google, Inc., Joint Claim Construction and Prehearing Statement Under Patent Local Rule 4-3, filed Jun. 25, 2010 in 5 pages.133U.S. District Court Northern District of California, Case No. CV09 05718, Netlist, Inc. vs. Google, Inc., Plaintiff Netlist, Inc.'s Reply Claim Construction Brief, filed Aug. 16, 2010 in 17 pages.134U.S. District Court Northern District of California, Case No. CV09 05718, Netlist, Inc. vs. Google, Inc., Plaintiff Netlist, Inc.'s Reply to Defendant Google Inc.'s Counterclaim, filed Mar. 8, 2010 in 11 pages.135U.S. District Court Northern District of California, Case No. CV09 05718, Netlist, Inc. vs. Google, Inc., Plaintiff Netlist, Inc's Opening Claim Construction Brief, filed Jul. 16, 2010 in 29 pages.136US 6,438,062, 08/2002, Curtis et al. (withdrawn)137Yao, YL. High Density Memory Selection Circuit,: IP.com, IPCOM000078218D, 1972.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8081536Dec 20, 2011Netlist, Inc.Circuit for memory moduleUS8516188Nov 1, 2011Aug 20, 2013Netlist, Inc.Circuit for memory moduleUS8605495 *May 9, 2011Dec 10, 2013Macronix International Co., Ltd.Isolation device free memoryUS8626998Aug 21, 2013Jan 7, 2014Smart Modular Technologies, Inc.Multi-rank memory module that emulates a memory module having a different number of ranksUS8756364Nov 1, 2011Jun 17, 2014Netlist, Inc.Multirank DDR memory modual with load reductionUS8782350Mar 5, 2012Jul 15, 2014Netlist, Inc.Circuit providing load isolation and noise reductionUS8930647Apr 6, 2012Jan 6, 2015P4tents1, LLCMultiple class memory systemsUS8990489Aug 7, 2012Mar 24, 2015Smart Modular Technologies, Inc.Multi-rank memory module that emulates a memory module having a different number of ranksUS9037809Jul 7, 2014May 19, 2015Netlist, Inc.Memory module with circuit providing load isolation and noise reductionUS9104316 *Apr 30, 2014Aug 11, 2015International Business Machines CorporationRuntime dynamic performance skew eliminationUS9128632Jul 27, 2013Sep 8, 2015Netlist, Inc.Memory module with distributed data buffers and method of operationUS9158546Jan 5, 2015Oct 13, 2015P4tents1, LLCComputer program product for fetching from a first physical memory between an execution of a plurality of threads associated with a second physical memoryUS9164679Jan 5, 2015Oct 20, 2015Patents1, LlcSystem, method and computer program product for multi-thread operation involving first memory of a first memory class and second memory of a second memory classUS9170744Jan 5, 2015Oct 27, 2015P4tents1, LLCComputer program product for controlling a flash/DRAM/embedded DRAM-equipped systemUS9176671Jan 5, 2015Nov 3, 2015P4tents1, LLCFetching data between thread execution in a flash/DRAM/embedded DRAM-equipped systemUS9182914Jan 5, 2015Nov 10, 2015P4tents1, LLCSystem, method and computer program product for multi-thread operation involving first memory of a first memory class and second memory of a second memory classUS9189442Jan 5, 2015Nov 17, 2015P4tents1, LLCFetching data between thread execution in a flash/DRAM/embedded DRAM-equipped systemUS9195395Jan 5, 2015Nov 24, 2015P4tents1, LLCFlash/DRAM/embedded DRAM-equipped system and methodUS9223507Jan 5, 2015Dec 29, 2015P4tents1, LLCSystem, method and computer program product for fetching data between an execution of a plurality of threadsUS9250954Jun 8, 2013Feb 2, 2016Xockets, Inc.Offload processor modules for connection to system memory, and corresponding methods and systemsUS9258276May 22, 2013Feb 9, 2016Xockets, Inc.Efficient packet handling, redirection, and inspection using offload processorsUS9286472May 22, 2013Mar 15, 2016Xockets, Inc.Efficient packet handling, redirection, and inspection using offload processorsUS9288101Jun 29, 2013Mar 15, 2016Xockets, Inc.Full bandwidth packet handling with server systems including offload processorsUS9348638Jun 8, 2013May 24, 2016Xockets, Inc.Offload processor modules for connection to system memory, and corresponding methods and systemsUS9361195 *Nov 12, 2014Jun 7, 2016International Business Machines CorporationMirroring in three-dimensional stacked memoryUS20110125966 *May 26, 2011Smart Modular Technologies, Inc.Multi-rank memory module that emulates a memory module having a different number of ranksUS20120287706 *Nov 15, 2012Macronix International Co., Ltd.Isolation device free memory* Cited by examinerClassifications U.S. Classification365/230.06, 365/149, 365/230.03, 365/51, 365/233.13International ClassificationG11C8/00Cooperative ClassificationG06F13/00, G11C5/04, G06F12/00European ClassificationG11C5/04Legal EventsDateCodeEventDescriptionJul 18, 2013ASAssignmentOwner name: DBD CREDIT FUNDING LLC, NEW YORKFree format text: SECURITY AGREEMENT;ASSIGNOR:NETLIST, INC.;REEL/FRAME:030830/0945Effective date: 20130718Sep 25, 2014FPAYFee paymentYear of fee payment: 4Nov 20, 2015ASAssignmentOwner name: SVIC NO. 28 NEW TECHNOLOGY BUSINESS INVESTMENT L.LFree format text: SECURITY INTEREST;ASSIGNOR:NETLIST, INC.;REEL/FRAME:037150/0897Effective date: 20151118Dec 3, 2015ASAssignmentOwner name: NETLIST, INC., CALIFORNIAFree format text: TERMINATION OF INTELLECTUAL PROPERTY SECURITY AGREEMENT;ASSIGNOR:DBD CREDIT FUNDING LLC;REEL/FRAME:037209/0158Effective date: 20151119RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services