Source: http://www.google.se/patents/US5767527
Timestamp: 2013-05-23 21:45:39
Document Index: 323153512

Matched Legal Cases: ['art 42', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32', 'art 32']

Patent US5767527 - Semiconductor device suitable for testing - Google PatentS�k Bilder Kartor Play YouTube Nyheter Gmail Drive Mer » Avancerad patents�kning | Webbhistorik | Logga in Avancerad patents�kning PatentA semiconductor device includes a rigid member embedded in a resin package body for supporting thereon outer leads that extend from the resin package body and test pads provided on the outer leads for testing the semiconductor device....http://www.google.se/patents/US5767527?utm_source=gb-gplus-sharePatent US5767527 - Semiconductor device suitable for testing PublikationsnummerUS5767527 ATyp av kung�relseBeviljande Ans�kningsnummer08/498,057 Publiceringsdatum16 jun 1998 Registreringsdatum5 jul 1995 Prioritetsdatum7 jul 1994�ven publicerat somUS5904506 UppfinnareKazuto TsujiYoshiyuki Yoneda Ursprunglig innehavareFujitsu Limited USA-klassificering257/48257/669257/E21.504257/675257/E23.49257/787257/674 Internationell klassificeringH01L23/58C04B28/34H01L21/56B29C45/26H01L21/66G01R31/28H01L23/00H01L23/495H01L23/50 Kooperativ klassningH01L2224/48247H01L24/49H01L2924/1532H01L2924/01082H01L23/49558H01L2224/48091H01L22/32H01L2924/01013H01L2224/45099H01L2924/014H01L2224/49433H01L21/565H01L2924/01029H01L24/06H01L2224/85399H01L2224/49431G01R31/2884H01L2924/14H01L2224/05599H01L2924/01033H01L2924/00014H01L24/45H01L24/48 Europeisk klassificeringH01L24/06H01L24/49H01L22/32H01L21/56MG01R31/28G4H01L23/495G6H�nvisningarCitat fr�n patent (10) H�nvisningar finns i f�ljande patent (15)Externa l�nkarUSPTO �verl�telse av �gander�tt till patent som har registrerats av USPTO EspacenetSemiconductor device suitable for testingUS 5767527 A Sammanfattning A semiconductor device includes a rigid member embedded in a resin package body for supporting thereon outer leads that extend from the resin package body and test pads provided on the outer leads for testing the semiconductor device.
What is claimed is: 1. A semiconductor device, comprising: a lead frame including an inner lead, an outer lead and a stage; a semiconductor chip mounted upon said stage of said lead frame and wired with said inner lead; a resin package body including an upper half-body and a lower half-body and accommodating therein said semiconductor chip and said inner lead; said resin package body having a package surface on which said outer lead extends in such a manner that said outer lead is supported upon said package surface; and a rigid member provided upon said package surface and held between said upper and lower half-bodies of said resin package body so as to support said outer lead thereon, said rigid member thereby preventing a deformation in said outer lead supported thereon, wherein said rigid member has a flat rectangular shape having a central, rectangular aperture penetrating from a first principal surface of said rigid member to a second, opposite principal surface of said rigid member, said central aperture being provided in correspondence to a part where said inner lead and said semiconductor chip are located within said resin package body, wherein said outer lead has, on said package surface, a first pad region and a second pad region, each pad region having a width greater than a width of said outer lead, said second pad region being disposed a relatively greater distance from an associated inner lead than said first pad region, and wherein said second pad region is shaped for contact with an external probe electrode.
In the semiconductor device 31 of the present embodiment, it should be noted that there is formed a package surface 32A extending between an outer periphery (32a).sub.1 of the lower half-body 32a and an outer periphery (32b).sub.1 of the upper half-body 32b, wherein there is provided a rigid member 38A on the package surface 32A such that the rigid member 38A surrounds the package body 32 laterally as indicated in the plan view of FIG. 3B.
Referring to FIG. 5A, the semiconductor chip 35 carries thereon electrode pads 35a.sub.1 and 35a.sub.2 along an outer periphery of the chip in two rows, and each of the inner leads 33a is provided with a bonding pad 33a.sub.1 or 33a.sub.2 at an inner end thereof. Thereby, the bonding pad 33a.sub.1 is formed closer to the chip 35 as compared with the bonding pad 33a.sub.2.sub.1 such that the pad 33a.sub.1 is formed adjacent to an electrode pad 35a.sub.1 that is located at the outer side of the electrode rows. Further, the bonding pad 33a.sub.2 is connected to a corresponding electrode pad 35a.sub.2 located at the inner side of the electrode rows.
FIG. 5B shows the wiring or interconnection between the electrode pad 35a.sub.1 or 35a.sub.2 and the inner lead 33a. As will be noted the outer electrode pad 35a.sub.1 is connected to a corresponding inner bonding pad 33a.sub.1 located closer to the semiconductor chip 35 by means of a bonding wire 37a, while the inner electrode pad 35a.sub.2 is connected to a corresponding outer bonding pad 33a.sub.2 by means of a bonding wire 37b. Thereby, the bonding wire 37a reaches a maximum height or loop height lower than the corresponding maximum height of the bonding wire 37a, and the short circuit between the bonding wires 37a and 37b are positively avoided.
In the construction of FIGS. 5A and 5B, it should further be noted that, by forming the bonding pads 33a.sub.1 and 33a.sub.2 at the inner end of the lead wires 33a in a staggered relationship as indicated in FIG. 5A, one can reduce the pitch of the inner leads 33a without causing a short circuit between adjacent lead wires.
In the step of FIG. 7A showing a lower mold 41b and an upper mold 41a, it will be noted that the rigid member 38A is placed upon a groove 43 formed on the lower mold 41b along an inner periphery (41b).sub.2 of a rim surface (41b).sub.1 that defines a depression 42b, wherein the depression 42b has a reduced size as compared with a corresponding depression 42a that is formed on the upper mold 41a. It should be noted that the upper mold 41a has a rim surface (41a).sub.1 corresponding to the rim surface (41b).sub.1 of the lower mold 41b, wherein the rim surface (41a).sub.1 defines the depression 42a. In FIG. 7A, it should be noted the illustration of gate for injecting the resin into the mold is omitted for the sake of simplicity.
In the state of FIG. 7A, it will be noted that the groove 43 is defined by a peripheral wall 43a and a bottom surface 43b, wherein the rigid member 38A is seated upon the bottom surface 43b in engagement with the peripheral wall 43a. The groove is thereby formed with such a depth that the rigid member 38A seating upon the bottom surface 43b forms a substantially flush surface with the rim surface (41b).sub.1.
Next, in the step of FIG. 7B, the lead frame 33 carrying thereon the semiconductor chip 35 is placed upon the lower mold 41b such that the lead frame 33 is supported by the rim surface (41b).sub.1 of the mold 41b as well as by the rigid member 38A. It should be noted that the lead frame 33 carries the semiconductor chip 35 thereon in the state that the semiconductor chip 35 is wired to the part of the lead frame 33 that forms the inner leads 33a, upon completion of the device, by the bonding wires 37.
Next, in the step of FIG. 7C, the upper mold 41a is placed upon the lower mold 41b such that the rim surface (41a).sub.1 of the upper mold 41a mates with the rim surface (41b).sub.1 of the lower mold 41b, such that the lower depression 42b and the upper depression 42a form together a mold cavity 42. Thereby, the upper depression 42a forms an upper mold cavity while the lower depression 42b forms a lower mold cavity. As will be noted in FIG. 7C, the upper rim surface (41a).sub.1 has an increased area with respect to the lower rim surface (41b).sub.1.
In the state of FIG. 7C, a molten resin forming the package body 32 is poured into the mold cavity 42 from a gate not illustrated. In this molding process, it should be noted that the deformation of the lead frame in the downward direction by the pressure of the molten resin filling the smaller upper cavity part 42a preferentially, is effectively prevented or resisted by the rigid member 38A supporting the lead frame 33. Thereby, the problem of formation of the burr by the resin penetrating between the upper mold surface (41a).sub.1 and the deformed lead frame 33 is effectively eliminated.
In the event one uses a ceramic body for the rigid member 38A, it is necessary to provide a minute gap between the rigid member 38A and the upper rim surface (41a).sub.1 of the mold 41a as the time of molding, in order to avoid a damage to the ceramic rigid member 38A. Thereby, leak of the molten resin forming the package body 32 is inevitable at the time of molding, while the use of such a seal, provided by the insulating layer 41, is effective for preventing such a leak of the molten resin.
FIG. 10A shows a rigid member 38C that is another modification of the rigid member 38A, wherein it will be noted that the rigid member 38A is formed with a number of penetrating holes 51a and 51b in correspondence to a region S defined by a line L.sub.1 corresponding to the outer periphery (32b).sub.1 of the package upper part 32b and a line L.sub.2 corresponding to the outer periphery (32a), of the package lower part 32a. In the illustrated example, the penetrating holes 51a have an elliptical form while the penetrating holes 51b have a circular form. Upon molding, the penetrating holes 51a and 51b are filled by the resin forming the package body, and the adherence of the rigid member 38C upon the resin package body 32 is substantially improved.
In order to allow the molten resin to flow freely inside the mold cavity at the time of molding the package body 32, from the upper half cavity to the lower half cavity, or vice versa, it will be noted that the rigid member 38D is formed with a number of penetrating holes in correspondence to the area located inside the outer periphery (32b).sub.1 of the upper half part 32b of the package body 32. Thereby, the upper as well as lower mold cavities are filled effectively and completely by the molten resin.
Referring to FIG. 14B, it will be noted that the lower mold 41b used in the instance process does not have the groove 43 on the inner periphery of the rim surface (41b).sub.1. Thus, the stripe medium 58 is merely set upon the rim surface (41b).sub.1 of the lower mold 41b, and after setting the lead frame 33 upon the rigid member 38A still integral with the stripe medium 58, the upper mold 41a is placed upon the lower mold 41b such that the rigid member 38A and the lead frame 33 thereon are held between the rim surface (41b).sub.1 of the lower mold 41b and the rim surface (41a).sub.1 of the upper mold 41a. After molding the resin package body 32, the rigid member 38A is freed from the stripe medium 58 by cutting at the groove 61. Thereby, the semiconductor devices 31 are separated from each other.
Referring to FIG. 15, it will be noted that the package body 32 is formed of the lower package part 32a and the upper package part 32b similarly as before, wherein the lower package part 32b is defined by a bottom principal surface (32a).sub.2 and a circumferential side wall (32a).sub.3, and wherein the circumferential side wall (32a).sub.3 carries thereon the rigid member 38F such that the rigid member 38F makes an intimate contact with the circumferential side wall (32a).sub.3. It should be noted that the upper edge of the circumferential side wall (32a).sub.3 coincides with the outer periphery (32a).sub.1 of the lower half part 32a of the package body 32. The rigid member 38F has an upper surface 38F.sub.1 on which the outer leads 33b are supported. Thus, the test pads 39 are also supported on the surface 38F.sub.1 of the rigid member 38F.
It should be noted that the construction of FIG. 15 is also effective for dissipating heat due to the use of the rigid member 38F surrounding the package body 32 as a heat sink. As the circumferential side wall (32a).sub.3 of the resin package body 32, and hence the side wall of the rigid member 38F contacting with the foregoing circumferential side wall (32a).sub.3, are inclined toward the center of the package body 32 with respect to the bottom surface (32a).sub.1, a firm engagement is guaranteed between the lower part 32a of the package body 32 and the rigid member 32F due to the anchoring effect.
In the step of FIG. 16A, the rigid member 38F is mounted upon the lower mold 41b such that the rigid member 38F develops an intimate contact with the inner periphery (41b).sub.2 of the lower mold 41b defining the depression 42b and such that the upper surface 38F.sub.1 of the rigid member 38F forms a substantially flush surface with the rim surface (41b).sub.1 of the lower mold 41b.
FIG. 18 shows a semiconductor device 31B according to another embodiment of the present invention, wherein the semiconductor device 31B has a resin package body 32' formed of a lower part 32a.sub.1 ' and an upper part 32b.sub.1 ' wherein the lower part 32a.sub.1 ' and the upper part 32b.sub.1 ' have the same size and shape. In such a case, too, it is possible to provide a rigid member 38G similar to the rigid member 38A at the boundary between the lower part 32a.sub.1 ' and the upper part 32b.sub.1 ', such that the rigid member 38G supports thereon the outer leads 33b and the test pads 39 not shown in FIG. 18. It should be noted that the rigid member 38G may have a insulative surface coating similarly as in the case of the rigid member 38A.
As will be noted from FIGS. 19A and 19B, each of the outer leads 33b includes a test pad 39 as a region having an increased with, such that the test pads 39 are disposed on the rigid member 38A in a staggered relationship for minimizing the mutual separation between adjacent outer leads 33b. Further, one in two of the outer leads 33b includes another pad region 62 having an increased width at a side close to the outer periphery (32b).sub.1 of the upper package part 32b, wherein such a pad region serves for a stopper for preventing the leak of the molten resin at the time of molding of the resin package body 32. It should be noted that the pad regions 62 are formed in correspondence to a region 63 that engages with a clamp area 41a.sub.1 that is formed on the rim surface (41a).sub.1 for contact engagement with the outer leads 33b as indicated in FIG. 20. As a result, the problem of the leaked molten resin covering the test pads 39 is effectively eliminated.
Citat fr�n patent citerade patent Registreringsdatum Publiceringsdatum S�kande TitelUS52967443 jun 199222 mar 1994Vlsi Technology, Inc.Lead frame assembly and method for wiring sameEP0538010A214 okt 199221 apr 1993Fujitsu LimitedSemiconductor package, a holder, a method of production and testing for the sameJP1157541A Ingen titel tillg�ngligJP2056942A Ingen titel tillg�ngligJP3116767A Ingen titel tillg�ngligJP3194956A Ingen titel tillg�ngligJP5109930A Ingen titel tillg�ngligJP6061363A Ingen titel tillg�ngligJP7086458A Ingen titel tillg�ngligJP57199228A Ingen titel tillg�nglig H�nvisningar finns i f�ljande patent citeras i Registreringsdatum Publiceringsdatum S�kande TitelUS593977613 maj 199717 aug 1999Lg Semicon Co., Ltd.Lead frame structure having non-removable dam bars for semiconductor packageUS609395819 jan 199925 jul 2000Nec CorporationLead-on-chip type semiconductor device having thin plate and method for manufacturing the sameUS613717330 jun 199824 okt 2000Intel CorporationPreventing backside analysis of an integrated circuitUS630398327 apr 199916 okt 2001Nec CorporationApparatus for manufacturing resin-encapsulated semiconductor devicesUS645914727 mar 20001 okt 2002Amkor Technology, Inc.Attaching semiconductor dies to substrates with conductive strapsUS650711728 jan 200014 jan 2003Rohm Co., Ltd.Semiconductor chip and multichip-type semiconductor deviceUS65219822 jun 200018 feb 2003Amkor Technology, Inc.Packaging high power integrated circuit devicesUS65661647 dec 200020 maj 2003Amkor Technology, Inc.Exposed copper strap in a semiconductor packageUS670713826 sep 200216 mar 2004Amkor Technology, Inc.Semiconductor device including metal strap electrically coupled between semiconductor die and metal leadframeUS672358231 jan 200320 apr 2004Amkor Technology, Inc.Method of making a semiconductor package having exposed metal strapUS784370014 apr 200530 nov 2010Denso CorporationSemiconductor deviceUS78637371 apr 20064 jan 2011Stats Chippac Ltd.Integrated circuit package system with wire bond patternUS817968819 okt 201015 maj 2012Denso CorporationSemiconductor deviceUS836539730 apr 20085 feb 2013Em Research, Inc.Method for producing a circuit board comprising a lead frameEP1067602A17 jul 199910 jan 2001EEMS Italia S.p.a.Un-packaged or semi-packaged electrically tested electronic semiconductor device free from infantile mortality and process for manufacture thereofRoteraOriginalbildGoogles startsida - Webbplatskarta - Massh�mtningar av USPTO - Sekretesspolicy - Anv�ndarvillkor - Om Google Patent - Skicka feedbackDessa data tillhandah�lls av IFI CLAIMS Patent Services©2012 Google