Source: http://www.google.com/patents/US6828975?dq=7,013,345/
Timestamp: 2015-03-01 21:33:00
Document Index: 24968726

Matched Legal Cases: ['art/9612', 'art4', 'art/9606', 'art4', 'art/9606', 'art7', 'art/9606', 'art5', 'art/9606', 'art6', 'art/9606', 'art8', 'art 2']

Patent US6828975 - Method and system for managing graphics objects in a graphics display system - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA method and system for controlling the algorithmic elements in 3D graphics systems via an improved 3D graphics API is provided. In one aspect, in a 3D graphics system having privatized formats with privatized drivers used to increase the efficiency of display, existing problems are eliminated that are...http://www.google.com/patents/US6828975?utm_source=gb-gplus-sharePatent US6828975 - Method and system for managing graphics objects in a graphics display systemAdvanced Patent SearchPublication numberUS6828975 B2Publication typeGrantApplication numberUS 09/796,787Publication dateDec 7, 2004Filing dateMar 1, 2001Priority dateMar 1, 2001Fee statusPaidAlso published asUS6954205, US7187384, US7466317, US7570268, US7646388, US8432407, US20020122040, US20050001845, US20050083327, US20050083334, US20050083335, US20050093870, US20100020071Publication number09796787, 796787, US 6828975 B2, US 6828975B2, US-B2-6828975, US6828975 B2, US6828975B2InventorsJeff M. J. NoyleOriginal AssigneeMicrosoft CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (16), Non-Patent Citations (68), Referenced by (7), Classifications (7), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetMethod and system for managing graphics objects in a graphics display system
Various techniques for memory management are described in the following patents which are herein incorporated by reference: U.S. Pat. No. 5,801,717, entitled �Method and system in display device interface for managing surface memory�; U.S. Pat. No. 5,844,569, entitled �Display device interface including support for generalized flipping of surfaces�; U.S. Pat No. 6,078,942, entitled �Resource management for multimedia devices in a computer�; and U.S. Pat. No. 6,134,602, entitled �Application programming interface enabling application programs to group code and data to control allocation of physical memory in a virtual memory system�.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4805098May 5, 1986Feb 14, 1989Mips Computer Systems, Inc.Write bufferUS4953073Feb 6, 1986Aug 28, 1990Mips Computer Systems, Inc.Cup chip having tag comparator and address translation unit on chip and connected to off-chip cache and main memoriesUS4959779Nov 28, 1988Sep 25, 1990Mips Computer Systems, Inc.Dual byte order computer architecture a functional unit for handling data sets with differnt byte ordersUS5027270Oct 11, 1988Jun 25, 1991Mips Computer Systems, Inc.Processor controlled interface with instruction streamingUS5398328Sep 27, 1993Mar 14, 1995Silicon Graphics, Inc.System for obtaining correct byte addresses by XOR-ING 2 LSB bits of byte address with binary 3 to facilitate compatibility between computer architecture having different memory ordersUS5590294May 24, 1995Dec 31, 1996Silicon Graphics, Inc.Method of processing instructions by a processorUS5673377Sep 2, 1994Sep 30, 1997Ray Dream, Inc.Method and system for displaying a representation of a three-dimensional object with surface features that conform to the surface of the three-dimensional objectUS5801717Apr 25, 1996Sep 1, 1998Microsoft CorporationMethod and system in display device interface for managing surface memoryUS5812136Oct 30, 1996Sep 22, 1998Microsoft CorporationSystem and method for fast rendering of a three dimensional graphical objectUS5822570Oct 30, 1996Oct 13, 1998Microsoft CorporationIn a computer systemUS5844569Apr 25, 1996Dec 1, 1998Microsoft CorporationDisplay device interface including support for generalized flipping of surfacesUS5850232Apr 25, 1996Dec 15, 1998Microsoft CorporationIn a computer systemUS5864703Oct 9, 1997Jan 26, 1999Mips Technologies, Inc.Method for providing extended precision in SIMD vector arithmetic operationsUS5964843Apr 25, 1996Oct 12, 1999Microsoft CorporationSystem for enhancing device driversUS6008816Apr 25, 1996Dec 28, 1999Microsoft CorporationMethod and system for managing color specification using attachable palettes and palettes that refer to other palettesUS6289396 *Nov 21, 1995Sep 11, 2001Diamond Multimedia Systems, Inc.Dynamic programmable mode switching device driver architecture* Cited by examinerNon-Patent CitationsReference1Abrash, M., "Inside Xbox Graphics," Dr. Dobb's J., Aug., 2000, 21-22, 24-26.2Antinori, F. et al., "Experience with a 30 cm<2 >silicon pixel plane in CERN experiment WA97," Nucl. Instr. Meth. Phys. Res. A., 1995, 360, 91-97.3Antinori, F. et al., "Experience with a 30 cm2 silicon pixel plane in CERN experiment WA97," Nucl. Instr. Meth. Phys. Res. A., 1995, 360, 91-97.4Bachstein, W. et al., "Single-Chip erledigt Multimedia," Elektronik, 1996, 17, 58-62.5Bajaj, C. et al., "Making 3D Textures Practical," IEEE: Proceedings-Seventh Pacific Conference on Computer Graphics and Applications, Oct. 5-7, 1999, 259-269.6Bakalash, R. et al., "A Barrel Shift Microsystem for Parallel Processing," in Micro 23 Microprogramming and Microarchitecture, IEEE: Proceedings of the 23<rd >Annual Workshop and Symposium, Orlando, Florida, Nov. 27-29, 1990, 223-229.7Bakalash, R. et al., "A Barrel Shift Microsystem for Parallel Processing," in Micro 23 Microprogramming and Microarchitecture, IEEE: Proceedings of the 23rd Annual Workshop and Symposium, Orlando, Florida, Nov. 27-29, 1990, 223-229.8Bankston, J. et al., "Pipeline Processing with Modula-2," J. Pascal, Ada, & Modula-2, 1986, 5(5), 46-51.9Biernat, M.J. et al., "Approximate Shadow Generation," IEEE Montech Conferences, Nov. 9-12, 1987, 97-101.10Brechb�hler, Ch. et al., "Parametrization of Closed Surfaces for 3-D Shape Description," Comp. Vision Image Understanding, Mar., 1995, 61(2), 154-170.11Chen, Li, "Generalization Discrete Object Tracking Algorithms and Implementation," in Vision Geometry VI, Proceedings of SPIE, Melter, R.A. et al. (eds.), Jul. 28-29, 1997, 3168, 185-195.12Chiarulli, D.M. et al., "Draft: A Dynamically Reconfigurable Processor for Integer Arithmetic," IEEE: Proceedings-7<th >Symposium on Computer Arithmetic, University of Illinois, Hwang, K. (ed.), Jun. 4-6, 1985, 309-317.13Chiarulli, D.M. et al., "Draft: A Dynamically Reconfigurable Processor for Integer Arithmetic," IEEE: Proceedings-7th Symposium on Computer Arithmetic, University of Illinois, Hwang, K. (ed.), Jun. 4-6, 1985, 309-317.14Conference Paper, "A Shading and Compositing Processor based on Crossbar Switches and SRAM Memory," 1999, 4 pages.15Cox, M. et al., "Multi-Level Texture Caching for 3D Graphics Hardware," IEEE: Proceedings-The 25<th >Annual International Symposium on Computer Architecture, Barcelona, Spain, Jun. 27-Jul. 1, 1998, 86-97.16Cox, M. et al., "Multi-Level Texture Caching for 3D Graphics Hardware," IEEE: Proceedings-The 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, Jun. 27-Jul. 1, 1998, 86-97.17Dietz, P.H. et al., "Simple Networks for Pixel Plane Medium Filtering," IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Dec. 1993, 40(12), 799-801.18Gomes, J. et al., "Graphical Objects," The Visual Computer, 1996, 12, 269-282.19Gordon, R.L., Ph.D. et al., Window Management, Graphics, and Operating Systems, Operating Systems Review, Jul., 1987, 21(3), 5-8.20Goris, A. et al., "A Configurable Pixel Cache for Fast Image Generation," IEEE Computer Graphics and Applications, Mar., 1987, 24-32.21Grimes, J. et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings: 10<th >Annual Conference and Exposition Dedicated to Computer Graphics, Philadelphia, Pennsylvania, Apr. 17-20, 1989, vol. 1, 275-284.22Grimes, J. et al., "The Intel i860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities," IEEE Computer Graphics and Applications, Jul., 1989, 85-94.23Grimes, J. et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings: 10th Annual Conference and Exposition Dedicated to Computer Graphics, Philadelphia, Pennsylvania, Apr. 17-20, 1989, vol. 1, 275-284.24Haig, T., "How to program in machine language," Electronics, Aug., 1982, 94-96, 98, 100-103.25Harrison, J.P. et al., "The Role of Microcomputers in Interactive Graphical Planning," Engin. Software for Microcomputers, Proc., Apr., 1984, 631-641.26Ho, C-H et al., "Efficient Point-Based Rendering Techniques for Haptic Display of Virtual Objects," Presence, Oct., 1999, 8(5), 477-491.27Hoffman, C. et al., "Automatic Surface Generation in Computer Aided Design," supported by the National Science Foundation, Department of Computer Science, Cornell University, Ithaca, New York, Jan., 1985, 1-22.28Hummel, R., "Render Benders: 26 Graphics Cards for Fast 3-D," Byte, Mar., 1998, 112-119.29James, M., "3-D graphics to become accessible to all," Scientific Computing World, Feb., 1997, 41 and 43.30Johnson, S.P., "Direct3D Revealed: Microsoft's 3-D API provides device-independent access to acceleration hardware. Here's how it works," Core Technologies, http://byte.com/art/9612/sec5/art4.htm, Dec. 1996, 5 pages.31Jones, M. et al., "High-Performance Graphics Via Silicon Compilation," VLSI Systems Design, Mar., 1987, 32, 33, 36 and 38.32Kaya, E.M., "New Trends in Graphic Display System Architecture," in Frontiers in Computer Graphics, Proceedings of Computer Graphics, Tokyo '84, Kunii, T.L. (ed.), 1985, 310-320.33Kumar, S. et al., "Efficient rendering of trimmed NURBS surfaces," Computer-Aided Disign, Jul., 1995, 27(7), 509-521.34Labsik, U. et al., "Progressive transmission of subdivision surfaces," Computational Geometry, 2000, 15, 25-39.35Lachaud, J-O. et al., "Continuous Analogs of Digital Boundaries: A Topological Approach to Iso-Surfaces," Graphical Models, 2000, 62, 129-164.36Lapidous, E. et al., "Optimal Depth Buffer for Low-Cost Graphics Hardware," Trident Microsystems, Inc., 1999, 67-73.37Lastra, A. et al., "Real-Time Programmable Shading," Proceedings: 1995 Symposium on Interative 3D Graphics, Monterey, California, Apr. 9-12, 1995, 59-66.38Lee, J-A. et al., "SPARP: a single pass antialiased rasterization processor," Comput. & Graphics, 2000, 24, 233-243.39Licthen, L., "A Solution to Surface Connectivity Problems in Computer-Aided Design," Computer Graphics, Mar., 1981, 14(4), 168-199.40Mabin, F.H. et al., "A Parallel Algorithm to Reconstruct Bounding Surfaces in 3D Images," J. Supercomputing, 1998, 12, 137-155.41McManus, D. et al., "Optimal Static 2-Dimensional Screen Subdivision for Parallel Rasterization Architectures," Comput. & Graphics, 1997, 21(2), 159-169.42Meyers, D. et al., "Surfaces from Contours," ACM Transactions on Graphics, Jul. 1992, 11(3), 228-258.43Micikevicius, P. et al., "Teaching a Computer Graphics Class Using DirectX," Comput. in Small Colleges; Proceedings of the Ninth CCSC South Central Conference, (Jackson, Mississippi, Apr. 17-18), Meinke, J.G. (ed.), Mar., 1998, 13(4), 61-66.44Nishimura, H. et al., "A Multicomputer System Links: Its Architecture and Graphics Applications," IECON '84: International Conference on Industrial Electronics, Control and Instrumentation, Tokyo, Japan, Oct. 22-26, 1984, 1, 270-274.45NVIDIA Corporation, "System Platform Porcessor (SSP)/Integrated Graphics Processor (IGP): Redefining System and Graphics Performance," nForce SSP/IGP Product Overview, Jan., 2002, Version 1, 2 pages.46NVIDIA Corporation, "Technical Brief: NVIDIA nfiniteFX II Engine From Research to Real Time," Jan. 16, 2002, 7 pages.47NVIDIA Corporation, "Technical Brief: NVIDIA nForce Platform Processing Architecture," 2001, 1-0.48Ohbuchi, R. et al., "Embedding Data in 3D Models," in Interactive Distributed Multimedia Systems and Telecommunications Services, 4<th >Workshop, IDMS '97, Darmstadt, Germany, Sep. 10-12, 1997, 1-10.49Ohbuchi, R. et al., "Embedding Data in 3D Models," in Interactive Distributed Multimedia Systems and Telecommunications Services, 4th Workshop, IDMS '97, Darmstadt, Germany, Sep. 10-12, 1997, 1-10.50Ohhashi, M. et al., "A 32b 3-D Graphic Processor Chip with 10M Pixel/s Gouraud Shading," 1998 IEEE International Solid-State Conference Digest of Technical Papers, Feb., 1988, 168-169 and 352.51Rowlan, J.S. et al., "A distributed, parallel, interactive volume rendering package," IEEE: Proceedings-Visualization '94, Washington, D.C., Oct. 17-21, 1994, 21-30.52Schneider, B-O. et al., "An adaptive framework for 3D graphics over networks," Comput. & Graphics, 1999, 23, 867-874.53Schneider, B-O. et al., "M-Buffer: A Flexible MISD Architecture for Advanced Graphics," Comput & Graphics, 1995, 19(2), 239-246.54Senthinathan, R. et al., "A 650-MHz, IA-32 Microprocessor with Enhanced Data Streaming for Graphics and Video," IEEE J. Solid-State Circuits, Nov., 1999, 34(11), 1454-1465.55Shinya, M., "Improvements on the Pixel-tracing Filter: Reflection/Refraction, Shadows, and Jittering," Proceedings: Graphics Interface '95, May 7-19, 1995, 92-102.56Shirali, N.S. et al., "A Parallel Architecture Graphics Processor," IEEE Southeastcon: Conference Proceedings, Knoxville, Tennessee, Apr. 11-13, 1998. 108-111.57Smith, D.R. et al., "A Circuit-Switched Shared-Memory Multiprocessor," International J. Mini Microcomputers, 1995, 17(3), 108-118.58Sussman, H. et al., "Graphics Memory Architectures," Wescon/86 Conference Record, 1986, 1-6.59Swanson, R.W. et al., "A Fast-Shaded Polygon Rendered," Computer Graphics, Aug., 1986, 20(4), 95-101.60Teonnies, K.D. et al., "Volume rendering for interactive 3-d segmentation," in Image Display, Proceedings of SPIE, Newport Beach, California, Feb. 23-25, 1997, 3031, 602-609.61Thompson, T., "An inside look at the most popular 3-D environments: OpenGL, QuickDraw 3D, and Direct3D," Must-See 3-D Engines, Jun., 1996, http://byte.com/art/9606/sec11/art4.htm, 7 pages.62Thompson, T., "Direct3D's Engine," Must-See 3-D Engines, Jun., 1996, http://byte.com/art/9606/sec11/art7.htm, 1 page.63Thompson, T., "Open GL's Command Structure," Must-See 3-D Engines, Jun., 1996, http://byte.com/art/9606/sec11/art5.htm, 1 page.64Thompson, T., "QuickDraw 3D's Command Structure," Must-See 3-D Engines, Jun., 1996, http://byte.com/art/9606/sec11/art6.htm, 1 page.65Thompson, T., "Three Says to Tackle Multithreading," Must-See 3-D Engines, Jun., 1996, http://byte.com/art/9606/sec11/art8.htm, 1 page.66Wilson, J.L. et al., "Designing a Graphics Application Interface," Proceedings Graphics Interface '85, Montreal, Quebec, May 27-31, 1985, 373-380.67Yoshida, M. et al., "Trend of the computer graphics hardware," Information Processing Soc. of Japan, Oct., 1988, 29(10), 1109-1115.68Zheng, Y. et al., "Three-dimensional unstructured mesh generation: Part 2. Surface meshes," Comput. Methods Appl. Mech. Engrg., 1996, 134, 269-284.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS7570267 *Sep 3, 2004Aug 4, 2009Microsoft CorporationSystems and methods for providing an enhanced graphics pipelineUS7595804 *Nov 14, 2003Sep 29, 2009Unisys CorporationSystems and methods for displaying individual processor usage in a multiprocessor systemUS7671862Sep 3, 2004Mar 2, 2010Microsoft CorporationSystems and methods for providing an enhanced graphics pipelineUS7903120 *Oct 17, 2006Mar 8, 2011Via Technologies, Inc.Method and system for synchronizing parallel engines in a graphics processing unitUS7978205Sep 3, 2004Jul 12, 2011Microsoft CorporationSystems and methods for providing an enhanced graphics pipelineUS8212832 *Dec 8, 2005Jul 3, 2012Ati Technologies UlcMethod and apparatus with dynamic graphics surface memory allocationUS8432407Jul 30, 2009Apr 30, 2013Microsoft CorporationMethod and system for managing graphics objects in a graphics display system* Cited by examinerClassifications U.S. Classification345/522, 345/537, 345/419, 345/538International ClassificationG06T1/20Cooperative ClassificationG06T1/20European ClassificationG06T1/20Legal EventsDateCodeEventDescriptionMay 9, 2012FPAYFee paymentYear of fee payment: 8May 23, 2008FPAYFee paymentYear of fee payment: 4Apr 19, 2001ASAssignmentOwner name: MICROSOFT CORPORATION, WASHINGTONFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NOYLE, JEFF M.J.;REEL/FRAME:011699/0991Effective date: 20010227Owner name: MICROSOFT CORPORATION ONE MICROSOFT WAYREDMOND, WAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NOYLE, JEFF M.J. /AR;REEL/FRAME:011699/0991RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services