Source: http://www.google.com/patents/US6773998?dq=inassignee:doubleclick
Timestamp: 2017-07-25 15:01:16
Document Index: 95253996

Matched Legal Cases: ['application No. 10', 'application No. 10', 'application No. 10', 'application No. 10', 'application No. 10', 'application No. 10', 'application No. 10', 'application No. 10', 'application No. 10']

Patent US6773998 - Modified film stack and patterning strategy for stress compensation and ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA method for an integrated circuit includes the use of an amorphous carbon ARC mask. A layer of amorphous carbon material is deposited above a layer of conductive material, and a layer of anti-reflective coating (ARC) material is deposited over the layer of amorphous carbon material. The layer of amorphous...http://www.google.com/patents/US6773998?utm_source=gb-gplus-sharePatent US6773998 - Modified film stack and patterning strategy for stress compensation and prevention of pattern distortion in amorphous carbon gate patterningAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS6773998 B1Publication typeGrantApplication numberUS 10/445,129Publication dateAug 10, 2004Filing dateMay 20, 2003Priority dateMay 20, 2003Fee statusPaidPublication number10445129, 445129, US 6773998 B1, US 6773998B1, US-B1-6773998, US6773998 B1, US6773998B1InventorsPhilip A. Fisher, Marina V. Plat, Chih-Yuh Yang, Christopher F. Lyons, Scott A. Bell, Douglas J. Bonser, Lu You, Srikanteswara Dakshina-MurthyOriginal AssigneeAdvanced Micro Devices, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (10), Non-Patent Citations (9), Referenced by (203), Classifications (27), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetModified film stack and patterning strategy for stress compensation and prevention of pattern distortion in amorphous carbon gate patterning
US 6773998 B1Abstract
A method for an integrated circuit includes the use of an amorphous carbon ARC mask. A layer of amorphous carbon material is deposited above a layer of conductive material, and a layer of anti-reflective coating (ARC) material is deposited over the layer of amorphous carbon material. The layer of amorphous carbon material and the layer of ARC material are etched to form a mask comprising an ARC material portion and an amorphous carbon portion. A feature may then be formed in the layer of conductive material by etching the layer of conductive material in accordance with the mask.
providing an amorphous carbon layer above a layer of polysilicon material, the layer of polysilicon material including a surface oxide layer; providing a layer of anti-reflective coating (ARC) material above the amorphous carbon layer; removing a portion of the amorphous carbon layer and the layer of ARC material to form an amorphous carbon ARC stack having an amorphous carbon region and an ARC material region; removing the surface oxide layer from a portion of the layer of polysilicon material, wherein at least a portion of the ARC material region remains after removing the surface oxide layer; patterning the layer of polysilicon material according to the amorphous carbon ARC stack; and removing the amorphous carbon ARC stack. 2. The method of claim 1, wherein the step of removing the surface oxide layer comprises removing a portion of the ARC material region.
3. The method of claim 2, wherein the step of removing the surface oxide layer produces a thinned ARC material region having a thickness of between approximately 100 and 150 angstroms.
4. The method of claim 2, wherein the step of removing the surface oxide layer comprises removing the surface oxide layer from areas not covered by the amorphous carbon ARC stack.
5. The method of claim 1, wherein the amorphous carbon layer and the layer of ARC material each have a deposited thickness of between approximately 250 and 300 angstroms.
6. The method of claim 1, wherein the step of patterning the layer of polysilicon material produces a polysilicon feature having a width of between approximately 30 and 50 nanometers.
7. The method of claim 1, wherein the ARC material is selected from silicon oxynitride, silicon nitride, silicon-rich nitride, and silicon-rich oxide.
8. The method of claim 1, wherein the amorphous carbon layer is doped with at least one of nitrogen, helium, argon, krypton, xenon, radon, and neon.
9. A method for forming features in an integrated circuit, the method comprising:
depositing a layer of amorphous carbon material above a layer of conductive material; depositing a layer of anti-reflective coating (ARC) material over the layer of amorphous carbon material; etching the layer of amorphous carbon material and the layer of ARC material to form a mask, the mask comprising an ARC material portion and an amorphous carbon portion; and forming a feature in the layer of conductive material by etching the layer of conductive material in accordance with the mask; wherein the ARC material portion is thinned prior to the step of forming a feature in the layer of conductive material such that a portion of the ARC material portion remains above the amorphous carbon material during the step of forming a feature in the layer of conductive material. 10. The method of claim 7, wherein the ARC material comprises silicon oxynitride.
11. The method of claim 8, wherein the amorphous carbon layer is doped with at least one of helium, argon, krypton, xenon, radon, and neon.
12. The method of claim 9, wherein the ARC material is selected from silicon oxynitride, silicon-rich nitride, and silicon-rich oxide.
13. The method of claim 9, wherein the layer of conductive material includes a layer of oxide formed thereon and the step of thinning the ARC material portion comprises performing a breakthrough etch to remove the layer of oxide not covered by the mask.
14. The method of claim 9, wherein the thinned ARC material portion has a thickness of between approximately 100 and 150 angstroms and the amorphous carbon portion has a thickness of between approximately 250 and 350 angstroms.
15. The method of claim 9, wherein the layers of amorphous carbon material and ARC material each have a deposited thickness of between approximately 250 and 300 angstroms.
16. The method of claim 9, wherein the feature formed in the layer of conductive material has a width of between approximately 30 and 50 nanometers.
17. The method of claim 9, wherein the ARC material is selected from silicon oxynitride, silicon nitride, silicon-rich nitride, and silicon-rich oxide.
18. The method of claim 9, wherein the conductive material is polysilicon.
19. An integrated circuit formed by a method comprising:
providing a layer of polysilicon above a semiconductor substrate; providing a layer of amorphous carbon above the layer of polysilicon; providing a cap layer over the layer of amorphous carbon, the cap layer comprising an anti-reflective coating (ARC) material; removing a portion of the cap layer to form a cap feature; removing a portion of the amorphous carbon layer to form an amorphous carbon feature beneath the cap feature; thinning the cap feature to form a thinned cap layer; and etching the layer of polysilicon according to the amorphous carbon feature and the thinned cap feature to form a conductive line. 20. The integrated circuit of claim 19, wherein the layer of amorphous carbon and the cap layer each have a deposited thickness of between approximately 250 and 350 angstroms and the thinned cap feature has a thickness of between approximately 100 and 150 angstroms.
21. The integrated circuit of claim 19, wherein the step of thinning the cap feature comprises removing a portion of a layer of oxide formed over the layer of polysilicon that is not covered by the amorphous carbon feature and the cap feature.
22. The integrated circuit of claim 19, wherein the step of removing a portion of the layer of amorphous carbon comprises etching the layer of amorphous carbon using an oxygen-based plasma.
This application is related to U.S. patent application Ser. No. 10/215,173 filed Aug. 8, 2002 and entitled “Use of Amorphous Carbon Hard Mask for Gate Patterning to Eliminate Requirement of Poly Re-Oxidation,” U.S. patent application Ser. No. 10/277,760 filed Oct. 22, 2002 and entitled “Sacrificial Air Gap Layer for Insulation of Metals,” U.S. patent application Ser. No. 10/244,650 filed Sep. 16, 2002 and entitled “Use of Multilayer Amorphous Carbon Hard Mask to Eliminate Line Warpage Phenomenon,” U.S. patent application Ser. No. 10/424,420 filed Apr. 28, 2003 and entitled “Use of Amorphous Carbon for Gate Patterning,” U.S. patent application Ser. No. 10/230,794 filed Aug. 29, 2002 and entitled “Formation of Amorphous Carbon ARC Stack Having Graded Transition Between Amorphous Carbon and ARC Material,” U.S. patent application Ser. No. 10/335,726 filed Jan. 2, 2003 and entitled “Use of Diamond as a Hard Mask Material,” U.S. patent application Ser. No. 10/424,675 filed Apr. 28, 2003 and entitled “Selective Stress-Inducing Implant and Resulting Pattern Distortion in Amorphous Carbon Gate Patterning,” and U.S. patent application Ser. No. 10/217,730 filed Aug. 13, 2002 and entitled “Ion Implantation to Modulate Amorphous Carbon Stress,” each of which is assigned to the assignee of the present application.
The present invention relates generally to the field of integrated circuits and methods of manufacturing integrated circuits. More particularly, the present invention relates to the use of masks formed of amorphous carbon to form features in integrated circuits.
Thus, there is a need to form structures in an integrated circuit using an improved method that produces structures having reduced critical dimensions. Further, there is a need to improve the shape integrity of structures formed during manufacturing (e.g., reducing or eliminating conductive line warpage, etc.). Even further, there is a need to use amorphous carbon as a mask in the formation of integrated circuit structures.
An exemplary embodiment relates to a method for producing an integrated circuit. The method includes providing an amorphous carbon layer above a layer of polysilicon material and providing a layer of anti-reflective coating (ARC) material above the amorphous carbon layer. The method also includes removing a portion of the amorphous carbon layer and the layer of ARC material to form an amorphous carbon ARC stack, patterning the layer of polysilicon material according to the amorphous carbon ARC stack, and removing the amorphous carbon ARC stack.
Another exemplary embodiment relates to a method for forming features in an integrated circuit. The method includes depositing a layer of amorphous carbon material above a layer of conductive material and depositing a layer of anti-reflective coating (ARC) material over the layer of amorphous carbon material. The method also includes etching the layer of amorphous carbon material and the layer of ARC material to form a mask. The mask comprises an ARC material portion and an amorphous carbon portion. The method further includes forming a feature in the layer of conductive material by etching the layer of conductive material in accordance with the mask.
A further exemplary embodiment relates to an integrated circuit formed by a method comprising providing a layer of polysilicon above a semiconductor substrate and providing a layer of amorphous carbon above the layer of polysilicon. The method also includes providing a cap layer over the layer of amorphous carbon. The cap layer comprises an anti-reflective coating (ARC) material. The method further includes removing a portion of the cap layer to form a cap feature, removing a portion of the amorphous carbon layer to form an amorphous carbon feature beneath the cap feature, and thinning the cap feature to form a thinned cap layer. The method further includes etching the layer of polysilicon according to the amorphous carbon feature and the thinned cap feature to form a conductive line.
FIG. 4 is a schematic cross-sectional view of the portion shown in FIG. 1 illustrating an amorphous carbon layer deposition step;
FIG. 5 is a schematic cross-sectional view of the portion shown in FIG. 1 illustrating an anti-reflective coating (ARC) layer deposition step;
FIG. 6 is a schematic cross-sectional view of the portion shown in FIG. 1 illustrating a mask formation step;
FIG. 7 is a schematic cross-sectional view of the portion shown in FIG. 1 illustrating a mask trimming step;
FIG. 8 is a schematic cross-sectional view of the portion shown in FIG. 1 illustrating the formation of an ARC mask for patterning an amorphous carbon layer;
FIG. 9 is a schematic cross-sectional view of the portion shown in FIG. 1 illustrating an amorphous carbon layer patterning step;
FIG. 10 is a schematic cross-sectional view of the portion shown in FIG. 1 illustrating the formation of an amorphous carbon ARC mask; and
FIG. 11 is a flow diagram illustrating the process of forming structures in an integrated circuit.
Conductive line 30 can be a metal, a polysilicon, or polysilicon/germanium (SixGe(1−x)) material that controls charge carriers in a channel region formed between source and drain regions in substrate 20 to turn the transistor on and off. Conductive line 30 may be doped or undoped. In an exemplary embodiment, conductive line 30 is made of a polysilicon material and has a thickness between approximately 500 and 1,000 angstroms and a width of between approximately 30 and 50 nanometers.
The warpage phenomenon may be illustrated with reference to FIGS. 2A and 2B. In manufacturing integrated circuits, it is desirable to produce conductive lines that have a generally straight profile. One example of such a conductive line is shown in FIG. 2A, where the sides or lateral edges 32, 34 of conductive line 30 have a substantially straight or linear configuration along their length. In contrast to conductive line 30, FIG. 28 shows a conductive line 40 manufactured by a method that does not reduce or eliminate warpage along the length of conductive line 40. As shown, sides or edges 42, 44 are not linear, but rather include a generally curved or warped shape. The amount or magnitude of curvature may vary depending on various conditions, including the properties of the mask or patterning material used, the properties of the material being patterned or etched, and the processing conditions used during the etching operation, among others.
One material that may be used as a hard mask in the formation of integrated circuit structures having reduced critical dimensions (e.g., approximately 30-50 nanometers or less) is amorphous carbon. It has been discovered that when a layer of amorphous carbon material is patterned to provide a hard mask for features having reduced critical dimensions, shape integrity may be impaired due to the internal properties of the amorphous carbon material. One theory currently being investigated is that internal stresses (e.g., compressive or tensile stresses) in the amorphous carbon material cause the mask to deform. For example, where a layer of amorphous carbon is patterned to form a mask for a conductive line to be formed in a material underlying the mask, a cap layer or anti-reflective coating (ARC) layer may be provided above the amorphous carbon pattern. When this cap or ARC layer is removed, stresses in the amorphous carbon material may cause the mask to buckle or deform to produce a wavy or serpentine pattern. This pattern is then transferred to the conductive line material in a subsequent etching step.
A method for producing portion 10 that reduces or eliminates warpage in the formation of conductive line 30 will now be described with reference to FIGS. 3 to 10. FIG. 11 is a flow diagram that outlines a process 200 used in the formation of portion 10.
In a step 210 illustrated in FIG. 3, a layer 50 of conductive or semiconductive material is provided above or over a layer 22 of dielectric material, which is in turn provided above a silicon wafer 20. Layer 50 may be any of a variety of materials suitable for use in a conductive line or gate structure (e.g., metal, polysilicon, polysilicon/germanium (SixGe(1−x)), etc.) and may be doped or undoped. Layer 22 may be any of a variety of materials suitable for use as a gate dielectric material (e.g., silicon dioxide, silicon nitride, etc.). In an exemplary embodiment, layer 50 is polysilicon deposited by chemical vapor deposition and layer 22 is silicon dioxide thermally grown on silicon substrate 20. In an alternative embodiment, layer 50 may include multiple layers of material, one or more of which may include polysilicon.
In an exemplary embodiment, layer 50 has a thickness of between approximately 1,500 and 2,000 angstroms and layer 22 has a thickness of between approximately 200 and 250 angstroms. In an alternative embodiment, layer 50 has a thickness of between approximately 1,000 and 2,500 angstroms and layer 22 has a thickness of between approximately 20 and 25 angstroms. In an alternative embodiment, layer 22 has a thickness of between approximately 15 and 20 angstroms. Alternatively, layer 22 can be other types of materials used in the formation of narrow lines or structures.
When layer 50 is formed, a thin layer 52 of oxide forms on the top or upper surface 54 of polysilicon layer 50. Oxide layer 52 may be referred to as a “native” oxide layer. The thickness of oxide layer 52 may vary depending on various processing conditions. In an exemplary embodiment, the thickness of oxide layer 52 is between approximately 5 and 20 angstroms.
In a step 220 shown in FIG. 4, a layer or film 60 of amorphous carbon material is deposited above or over polysilicon layer 50. Layer 60 is deposited in a plasma-enhanced chemical vapor deposition (PECVD) process using a hydrocarbon atmosphere including at least one of methane (CH4), ethane (C2H6), propylene (C3H6), and other hydrocarbons. The PECVD process is performed at a temperature of between approximately 400 and 550° C. and a pressure of between approximately 5 and 10 torr with a plasma power of between approximately 800 and 1,500 watts.
In a preferred embodiment, amorphous carbon layer 60 has a thickness of between approximately 250 and 350 angstroms. In alternative embodiments, the thickness of amorphous carbon layer 60 may vary depending on various design considerations. For example, amorphous carbon layer may have a thickness of less than 250 angstroms (e.g., between 100 and 250 angstroms or less). In another alternative embodiment, amorphous carbon layer may have a thickness of greater than 350 angstroms (e.g., between 350 and 700 angstroms or greater).
One advantageous feature of providing an amorphous carbon layer that may be produced with various thicknesses is that the amorphous carbon layer may be produced in a thickness suitable for patterning polysilicon layer 50. For example, where a particular thickness of polysilicon is provided, the thickness of the amorphous carbon layer may be altered so that the proper amount of mask material is provided over the polysilicon material to compensate for the etch selectivities of the materials used. This allows for increased manufacturing efficiency by eliminating unnecessary material use.
In a preferred embodiment, amorphous carbon layer 60 is deposited above polysilicon layer 50 in a pure or undoped form. In an alternative embodiment, the amorphous carbon layer may be deposited with nitrogen incorporated therein. For example, the amorphous carbon layer as deposited may include between approximately 0 and 10 atomic percent nitrogen. To deposit a nitrogen-containing amorphous carbon layer, a PECVD process using an atmosphere of propylene (C3H6) and nitrogen is used. To achieve a doping concentration of approximately 6 atomic percent nitrogen, for example, a flow ratio approximately 1:10 is used for the propylene to nitrogen gas flow rate (e.g., 300 cubic centimeters of propylene per minute to 3 liters of nitrogen per minute). In alternative embodiments, various other nitrogen concentrations may be achieved by varying the various processing conditions (e.g., increasing or decreasing the gas flow ratio of propylene to nitrogen, etc.).
In another alternative embodiment, an inert ion species may be implanted or introduced into the amorphous carbon layer. In this embodiment, the inert ions may be implanted at an energy between approximately 5 and 15 keV to a concentration of between approximately 0.1 and 1.0 atomic percent. The implantation of ions into the amorphous carbon layer may be performed in both nitrogen-doped and undoped amorphous carbon layers. Any of a variety of inert ions may be introduced or implanted into the amorphous carbon layer, including helium (He), argon (Ar), neon (Ne), krypton (Kr), xenon (Xe), and radon (Rn). Additionally, more than one inert ion species may be introduced into the amorphous carbon layer. For example, both helium and xenon ions may be implanted into the amorphous carbon layer. Other combinations are also possible in various alternative embodiments.
In yet another alternative embodiment, only a portion of the amorphous carbon layer is doped with nitrogen and/or an inert ion species. For example, a top portion of the amorphous carbon layer may be doped, while a bottom portion of the amorphous carbon layer may comprise pure or undoped amorphous carbon. In another example, the amorphous carbon layer may include alternating layers of doped and undoped amorphous carbon material.
One advantageous feature of doping the amorphous carbon layer with nitrogen and/or inert ions is that the doping may act to relieve or reduce the internal stress of the amorphous carbon layer. For example, where the internal stress of the amorphous carbon layer is generally compressive, the introduction of nitrogen or inert ions into the amorphous carbon layer may reduce the compressive stress or change the internal stress to tensile stress. By altering the stress profile of the amorphous carbon layer, better shape integrity of patterns formed in the amorphous carbon layer, and hence in the underlying material layer, may be obtained. For example, where the amorphous carbon layer is patterned to form a mask for creating a conductive line in an underlying material layer, reduced or altered internal stresses in the amorphous carbon mask may allow the mask to better retain its shape during processing, thus allowing the formation of conductive lines that do not exhibit warpage or wiggle characteristics.
To further compensate or manage the internal stress characteristics of amorphous carbon layer 60, a cap layer 70 is provided or deposited above amorphous carbon layer 60 in a step 230 shown in FIG. 5. To facilitate the description below, amorphous carbon layer 60 will be described with reference to the preferred embodiment described above, in which a layer of amorphous carbon is deposited in pure form (i.e., without nitrogen or inert ions being incorporated therein). Amorphous carbon layer 60 can be formed in any of a variety of ways depending on the desired amorphous carbon layer properties, as described above with regard to the various alternative embodiments.
Cap layer 70 may be formed of an anti-reflective material to form an anti-reflective coating (ARC) layer. Cap layer 70 may include silicon nitride (SiN), silicon oxynitride (SiON), silicon-rich oxide (e.g., non-stoichiometric oxide-containing silicon material), silicon-rich nitride, and the like. In an exemplary embodiment, cap layer 70 has a thickness of between approximately 250 and 350 angstroms. One advantageous feature of using a cap layer formed from an anti-reflective material is that the amorphous carbon layer will be protected during deposition and exposure of a photoresist material above amorphous carbon layer 60 and that reflection of ultraviolet (UV) rays used in the exposure of the photoresist will be reduced.
In a step 240 shown in FIG. 6, a layer of photoresist material is deposited above or over cap layer 70 (e.g., by spin-coating) and exposed to form a photoresist feature 80. The layer of photoresist is deposited by spin coating at a thickness of between approximately 2,000 and 4,000 angstroms and is patterned to have a width of between approximately 100 and 150 nanometers. Any of a variety of photoresist materials may be used, including photoresist materials that may be patterned using UV rays having wavelengths of 193 or 248 nanometers.
In a step 250 shown in FIG. 7, photoresist feature 80 is trimmed to form a photoresist mask 82 having reduced dimensions. Trimming is accomplished by oxidizing the photoresist feature and removing the oxidized portion, which results in a photoresist mask having reduced dimensions. The thickness of the photoresist mask formed may depend on the trim rate. For example, in an exemplary embodiment, a trim etching step may erode or remove between approximately 3 to 4 nanometers per second in the vertical direction and between approximately 1.5 and 2.5 nanometers per second in the lateral direction. Other trim rates may be used, and may depend on the type of photoresist material used. Process 200 is particularly advantageous when narrow gate conductors are formed when using trim etching techniques.
In an exemplary embodiment, photoresist mask 82 has a thickness of between approximately 1,000 and 2,500 angstroms and a width of approximately 30 and 50 nanometers after trim etching. In alternative embodiments, photoresist mask may have a thickness of between approximately 2,000 and 3,000 angstroms and a width of approximately 70 and 90 nanometers after trim etching.
In a step 260 shown in FIG. 8, photoresist mask 82 is used as a mask to pattern cap layer 70 to form a cap feature 72. A small amount of photoresist material 84 remains through the etching and overetching of cap layer 70. In an exemplary embodiment, cap layer 70 is etched using a fluorine-based plasma (e.g., CF4, CF4/CHF3, etc.). The etching is performed in an argon or helium atmosphere at a temperature of between approximately 30 and 50° C. and a pressure of between approximately 20 and 50 mTorr.
In a step 270 shown in FIG. 9, cap feature 72 is used as a mask to pattern amorphous carbon layer 60 to form amorphous carbon feature 62. In an exemplary embodiment, amorphous carbon layer 60 is etched using an oxygen-based plasma at a temperature of between approximately 40° and 60° C. and a pressure of between approximately 3 and 10 millitorr. For example, the plasma used may be an oxygen-hydrogen-bromide plasma, an oxygen-nitrogen plasma, an oxygen-CHF3 plasma, and the like. Argon may also be present in the atmosphere. The plasma power may be adjusted so that the ion density power is between approximately 800 and 1,200 watts and the ion energy control is between approximately 50 and 200 watts.
Using the plasma etch method described above, amorphous carbon feature 62 is formed without the introduction of aqueous etchants, which may damage or destroy feature 62 as processing proceeds. For example, the use of phosphoric acid as an etchant is eliminated by using amorphous carbon, since portions of the amorphous carbon layer may be removed using a plasma etch.
In a step 280 shown in FIG. 10, a breakthrough or native oxide removal etch is performed to remove oxide layer 52 from surface 54 of polysilicon layer 50 prior to patterning polysilicon layer 50. The breakthrough etch also removes any remaining photoresist material located on top of cap feature 72. The breakthrough etch step is performed using a plasma etch process. The plasma etch may utilize at least one of CF4 and CHF3 gas in an argon or helium atmosphere at a temperature of between approximately 30 and 50° C. and a pressure of between approximately 20 and 50 mTorr.
During the breakthrough etch, a portion of cap feature 72 is removed to form a reduced or thinned cap feature 74 above amorphous carbon feature 62. In an exemplary embodiment, the thickness of thinned cap feature 74 is between approximately 100 and 150 angstroms. In an alternative embodiment, the thickness of the thinned cap feature may be between 50 and 80 angstroms. The thickness of cap layer 70 may be initially selected to ensure that a portion of cap feature 72 remains after the breakthrough etch is performed.
Together, thinned cap feature 74 and amorphous carbon feature 62 comprise an amorphous carbon ARC stack 64. Thus, a portion or region of amorphous carbon ARC stock comprises amorphous carbon and another portion or region comprises ARC material. One advantageous feature of providing thinned cap feature 74 above amorphous carbon feature 62 is that thinned cap feature 74 may compensate for or otherwise manage the internal stress of amorphous carbon feature 62. Where a thinned cap feature is not provided above an amorphous carbon feature, removal of the overlying cap feature may allow internal stresses in the amorphous carbon feature to take over and deform amorphous carbon feature. In such a situation, line warpage or wiggle may occur. Thinned cap feature 74 acts to constrain deformation of amorphous carbon feature 62 to prevent the occurrence of warpage or wiggle. In this manner, transfer of a warped or wiggling pattern to polysilicon layer 50 during patterning is reduced or eliminated.
In an exemplary embodiment, amorphous carbon ARC mask 64 has a width of between approximately 30 and 60 nanometers. In an alternative embodiment, the amorphous carbon ARC mask may have a width of less than 30 nanometers (e.g., 10-25 nanometers, etc.) or greater than 60 nanometers (e.g., 60-80 nanometers, etc.).
In a step 290, amorphous carbon ARC stack 64 is used to pattern or form features in polysilicon layer 50. For example, polysilicon layer 50 may be etched to form conductive line 30 (shown in FIG. 1). The polysilicon etch is performed using HBr and Cl2 at a temperature of between approximately 40 and 70° C. and a pressure of between approximately 2 and 7 mTorr. In subsequent steps (not shown), additional material layers and features may be formed on or in portion 10.
In a step 300, amorphous carbon ARC stack 64 is removed after polysilicon layer 50 is patterned (e.g., to form conductive line 30 shown in FIG. 1). The constituents of amorphous carbon ARC stack 64 may be removed using methods similar to those described above. For example, the ARC portion of amorphous carbon ARC stack 64 may be removed using a fluorine-based plasma (e.g., CF4, CF4/CHF3, etc.). The amorphous carbon portion of amorphous carbon ARC stack 64 may be removed using an oxygen-containing plasma to expose the top surface of conductive line 30. In subsequent processing steps, other material layers and devices may be added to portion 10 to form a complete integrated circuit.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5185293Apr 10, 1992Feb 9, 1993Eastman Kodak CompanyMethod of forming and aligning patterns in deposted overlaying on GaAsUS5656128Mar 24, 1994Aug 12, 1997Fujitsu LimitedReduction of reflection by amorphous carbonUS5721090 *Sep 20, 1995Feb 24, 1998Tokyo Electron LimitedMethod of etching a substrateUS5759746May 24, 1996Jun 2, 1998Kabushiki Kaisha ToshibaFabrication process using a thin resistUS6030541 *Jun 19, 1998Feb 29, 2000International Business Machines CorporationProcess for defining a pattern using an anti-reflective coating and structure thereforUS6140200 *Sep 2, 1998Oct 31, 2000Micron Technology, Inc.Methods of forming void regions dielectric regions and capacitor constructionsUS6368924Oct 31, 2000Apr 9, 2002Motorola, Inc.Amorphous carbon layer for improved adhesion of photoresist and method of fabricationUS6388924Aug 2, 2000May 14, 2002Seiko Epson CorporationSemiconductor integrated device and electronic apparatus mounted with the deviceUS6413852 *Aug 31, 2000Jul 2, 2002International Business Machines CorporationMethod of forming multilevel interconnect structure containing air gaps including utilizing both sacrificial and placeholder materialUS6573030 *Jun 8, 2000Jun 3, 2003Applied Materials, Inc.Method for depositing an amorphous carbon layer* Cited by examinerNon-Patent CitationsReference1U.S. patent application No. 10/215,173, entitled "Use of Amorphous Carbon Hard Mask for Gate Patterning to Eliminate Requirement of Poly Re-Oxidation", as filed on Aug. 8, 2002, including claims, drawings, and abstract (29 pages).2U.S. patent application No. 10/217,730, entitled "Ion Implantation to Modulate Amorphous Carbon Stress", as filed on Aug. 13, 2002, including claims, drawings, and abstract (29 pages).3U.S. patent application No. 10/230,775 entitled "Use of Buffer Dielectric Layer with Amorphous Carbon Mask to Reduce Line Warpage", as shown on Aug. 29, 2002, including claims, drawings, and abstract (28 pages).4U.S. patent application No. 10/230,794, entitled "Formation of Amorphous Carbon Arc Stack Having Graded Transition Between Amorphous Carbon and Arc Material", as filed on Aug. 29, 2002, including claims, drawings, and abstract (29 pages).5U.S. patent application No. 10/244,650, entitled "Use of Multilayer Amorphous Carbon Arc Stack to Eliminate Line Warpage Phenomenon", as filed on Sep. 16, 2002, including claims, drawings, and abstract (30 pages).6U.S. patent application No. 10/277,760, entitled "Sacrificial Air Gap Layer for Insulation of Metals", as filed on Aug. 8, 2002, including claims, drawings, and abstract (17 pages).7U.S. patent application No. 10/335,726, entitled "Use of Diamond as a Hark Mask Material", as filed on Jan. 2, 2003, including claims, drawings, and abstract (25 pages).8U.S. patent application No. 10/424,420, entitled "Use of Amorphous Carbon for Gate Pattering", filed Apr. 28, 2003, by Fisher et al.9U.S. patent application No. 10/424,675, entitled "Selective Stress-inducing Implant and Resulting Pattern Distortion in Amorphous Carbon Patterning", as filed on Apr. 28, 2003, including claims, drawings, and abstract (28 pages).Referenced byCiting PatentFiling datePublication dateApplicantTitleUS7115525Sep 2, 2004Oct 3, 2006Micron Technology, Inc.Method for integrated circuit fabrication using pitch multiplicationUS7151040Aug 31, 2004Dec 19, 2006Micron Technology, Inc.Methods for increasing photo alignment marginsUS7253118Aug 29, 2005Aug 7, 2007Micron Technology, Inc.Pitch reduced patterns relative to photolithography featuresUS7268054Jul 31, 2006Sep 11, 2007Micron Technology, Inc.Methods for increasing photo-alignment marginsUS7361569Jul 31, 2006Apr 22, 2008Micron Technology, Inc.Methods for increasing photo-alignment marginsUS7368362Jun 8, 2006May 6, 2008Micron Technology, Inc.Methods for increasing photo alignment marginsUS7390746Aug 25, 2005Jun 24, 2008Micron Technology, Inc.Multiple deposition for integration of spacers in pitch multiplication processUS7393789Sep 1, 2005Jul 1, 2008Micron Technology, Inc.Protective coating for planarizationUS7396781Jun 9, 2005Jul 8, 2008Micron Technology, Inc.Method and apparatus for adjusting feature size and positionUS7413981Jul 29, 2005Aug 19, 2008Micron Technology, Inc.Pitch doubled circuit layoutUS7429536May 23, 2005Sep 30, 2008Micron Technology, Inc.Methods for forming arrays of small, closely spaced featuresUS7435536Jun 20, 2006Oct 14, 2008Micron Technology, Inc.Method to align mask patternsUS7455956Mar 26, 2007Nov 25, 2008Micron Technology, Inc.Method to align mask patternsUS7476933Mar 2, 2006Jan 13, 2009Micron Technology, Inc.Vertical gated access transistorUS7488685Apr 25, 2006Feb 10, 2009Micron Technology, Inc.Process for improving critical dimension uniformity of integrated circuit arraysUS7517804Aug 31, 2006Apr 14, 2009Micron Technologies, Inc.Selective etch chemistries for forming high aspect ratio features and associated structuresUS7541632Jun 14, 2005Jun 2, 2009Micron Technology, Inc.Relaxed-pitch method of aligning active area to digit lineUS7547640Jul 24, 2006Jun 16, 2009Micron Technology, Inc.Method for integrated circuit fabrication using pitch multiplicationUS7560327Jun 8, 2006Jul 14, 2009Hynix Semiconductor Inc.Method of fabricating semiconductor device with dual gate structureUS7560390Jun 2, 2005Jul 14, 2009Micron Technology, Inc.Multiple spacer steps for pitch multiplicationUS7572572Sep 1, 2005Aug 11, 2009Micron Technology, Inc.Methods for forming arrays of small, closely spaced featuresUS7611944Aug 31, 2005Nov 3, 2009Micron Technology, Inc.Integrated circuit fabricationUS7611980Aug 30, 2006Nov 3, 2009Micron Technology, Inc.Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structuresUS7629218 *Nov 3, 2006Dec 8, 2009Samsung Electronics Co., Ltd.Method of manufacturing a capacitor and method of manufacturing a semiconductor device using the sameUS7629693Jul 24, 2006Dec 8, 2009Micron Technology, IncMethod for integrated circuit fabrication using pitch multiplicationUS7648919Apr 20, 2006Jan 19, 2010Tran Luan CIntegrated circuit fabricationUS7651951Mar 1, 2007Jan 26, 2010Micron Technology, Inc.Pitch reduced patterns relative to photolithography featuresUS7655387Sep 2, 2004Feb 2, 2010Micron Technology, Inc.Method to align mask patternsUS7659208Dec 6, 2007Feb 9, 2010Micron Technology, IncMethod for forming high density patternsUS7666578Sep 14, 2006Feb 23, 2010Micron Technology, Inc.Efficient pitch multiplication processUS7687342Sep 1, 2005Mar 30, 2010Micron Technology, Inc.Method of manufacturing a memory deviceUS7687408Mar 8, 2007Mar 30, 2010Micron Technology, Inc.Method for integrated circuit fabrication using pitch multiplicationUS7696567Aug 31, 2005Apr 13, 2010Micron Technology, IncSemiconductor memory deviceUS7718540Feb 1, 2007May 18, 2010Round Rock Research, LlcPitch reduced patterns relative to photolithography featuresUS7732343May 3, 2007Jun 8, 2010Micron Technology, Inc.Simplified pitch doubling process flowUS7736980Nov 26, 2008Jun 15, 2010Micron Technology, Inc.Vertical gated access transistorUS7737039Nov 1, 2007Jun 15, 2010Micron Technology, Inc.Spacer process for on pitch contacts and related structuresUS7759197Sep 1, 2005Jul 20, 2010Micron Technology, Inc.Method of forming isolated features using pitch multiplicationUS7767573Aug 4, 2008Aug 3, 2010Round Rock Research, LlcLayout for high density conductive interconnectsUS7768051Jul 25, 2005Aug 3, 2010Micron Technology, Inc.DRAM including a vertical surround gate transistorUS7776683May 13, 2008Aug 17, 2010Micron Technology, Inc.Integrated circuit fabricationUS7776744Sep 1, 2005Aug 17, 2010Micron Technology, Inc.Pitch multiplication spacers and methods of forming the sameUS7790531Dec 18, 2007Sep 7, 2010Micron Technology, Inc.Methods for isolating portions of a loop of pitch-multiplied material and related structuresUS7795149Jun 1, 2006Sep 14, 2010Micron Technology, Inc.Masking techniques and contact imprint reticles for dense semiconductor fabricationUS7816262Aug 30, 2005Oct 19, 2010Micron Technology, Inc.Method and algorithm for random half pitched interconnect layout with constant spacingUS7829262Aug 31, 2005Nov 9, 2010Micron Technology, Inc.Method of forming pitch multipled contactsUS7842558Mar 2, 2006Nov 30, 2010Micron Technology, Inc.Masking process for simultaneously patterning separate regionsUS7884022Jan 19, 2007Feb 8, 2011Round Rock Research, LlcMultiple deposition for integration of spacers in pitch multiplication processUS7888721Jul 6, 2005Feb 15, 2011Micron Technology, Inc.Surround gate access transistors with grown ultra-thin bodiesUS7902074Apr 7, 2006Mar 8, 2011Micron Technology, Inc.Simplified pitch doubling process flowUS7910288Sep 1, 2004Mar 22, 2011Micron Technology, Inc.Mask material conversionUS7915116May 4, 2009Mar 29, 2011Micron Technology, Inc.Relaxed-pitch method of aligning active area to digit lineUS7923373Jun 4, 2007Apr 12, 2011Micron Technology, Inc.Pitch multiplication using self-assembling materialsUS7935999Feb 22, 2010May 3, 2011Micron Technology, Inc.Memory deviceUS7939409Jul 22, 2008May 10, 2011Micron Technology, Inc.Peripheral gate stacks and recessed array gatesUS7977236Jun 2, 2009Jul 12, 2011Micron Technology, Inc.Method of forming a transistor gate of a recessed access device, method of forming a recessed transistor gate and a non-recessed transistor gate, and method of fabricating an integrated circuitUS8003310Apr 24, 2006Aug 23, 2011Micron Technology, Inc.Masking techniques and templates for dense semiconductor fabricationUS8003542Jun 22, 2009Aug 23, 2011Micron Technology, Inc.Multiple spacer steps for pitch multiplicationUS8011090May 19, 2008Sep 6, 2011Micron Technology, Inc.Method for forming and planarizing adjacent regions of an integrated circuitUS8012674Jan 13, 2010Sep 6, 2011Micron Technology, Inc.Efficient pitch multiplication processUS8030217Apr 30, 2010Oct 4, 2011Micron Technology, Inc.Simplified pitch doubling process flowUS8030218Mar 21, 2008Oct 4, 2011Micron Technology, Inc.Method for selectively modifying spacing between pitch multiplied structuresUS8030222Jul 31, 2006Oct 4, 2011Round Rock Research, LlcStructures with increased photo-alignment marginsUS8039348May 24, 2010Oct 18, 2011Micron Technology, Inc.Vertical gated access transistorUS8043915Jun 10, 2010Oct 25, 2011Micron Technology, Inc.Pitch multiplied mask patterns for isolated featuresUS8048812Apr 28, 2010Nov 1, 2011Round Rock Research, LlcPitch reduced patterns relative to photolithography featuresUS8076208Jul 3, 2008Dec 13, 2011Micron Technology, Inc.Method for forming transistor with high breakdown voltage using pitch multiplication techniqueUS8088691Feb 26, 2009Jan 3, 2012Micron Technology, Inc.Selective etch chemistries for forming high aspect ratio features and associated structuresUS8101497Sep 11, 2008Jan 24, 2012Micron Technology, Inc.Self-aligned trench formationUS8101992Nov 19, 2010Jan 24, 2012Micron Technology, Inc.Memory array with surrounding gate access transistors and capacitors with global and staggered local bit linesUS8114573Apr 9, 2010Feb 14, 2012Micron Technology, Inc.Topography based patterningUS8115243Feb 14, 2011Feb 14, 2012Micron Technology, Inc.Surround gate access transistors with grown ultra-thin bodiesUS8119535Dec 11, 2009Feb 21, 2012Round Rock Research, LlcPitch reduced patterns relative to photolithography featuresUS8123968Mar 4, 2008Feb 28, 2012Round Rock Research, LlcMultiple deposition for integration of spacers in pitch multiplication processUS8148247Oct 18, 2010Apr 3, 2012Micron Technology, Inc.Method and algorithm for random half pitched interconnect layout with constant spacingUS8158476Aug 4, 2010Apr 17, 2012Micron Technology, Inc.Integrated circuit fabricationUS8173550Jul 11, 2011May 8, 2012Micron Technology, Inc.Method for positioning spacers for pitch multiplicationUS8207576Jan 31, 2007Jun 26, 2012Round Rock Research, LlcPitch reduced patterns relative to photolithography featuresUS8207583Nov 5, 2010Jun 26, 2012Micron Technology, Inc.Memory device comprising an array portion and a logic portionUS8207614Aug 5, 2008Jun 26, 2012Micron Technology, Inc.Methods for forming arrays of small, closely spaced featuresUS8211803May 17, 2010Jul 3, 2012Micron Technology, Inc.Spacer process for on pitch contacts and related structuresUS8216949Feb 17, 2010Jul 10, 2012Round Rock Research, LlcMethod for integrated circuit fabrication using pitch multiplicationUS8222105Feb 10, 2010Jul 17, 2012Micron Technology, Inc.Methods of fabricating a memory deviceUS8227305Mar 17, 2011Jul 24, 2012Micron Technology, Inc.Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit linesUS8252646Apr 11, 2011Aug 28, 2012Micron Technology, Inc.Peripheral gate stacks and recessed array gatesUS8264010Jul 6, 2010Sep 11, 2012Round Rock Research, LlcLayout for high density conductive interconnectsUS8266558Jul 7, 2009Sep 11, 2012Micron Technology, Inc.Methods for forming arrays of small, closely spaced featuresUS8324107Jan 13, 2010Dec 4, 2012Micron Technology, Inc.Method for forming high density patternsUS8334211Jan 27, 2009Dec 18, 2012Micron Technology, Inc.Process for improving critical dimension uniformity of integrated circuit arraysUS8338085Dec 11, 2009Dec 25, 2012Micron Technology, Inc.Method to align mask patternsUS8338959Sep 12, 2011Dec 25, 2012Micron Technology, Inc.Simplified pitch doubling process flowUS8343875Jan 10, 2012Jan 1, 2013Micron Technology, Inc.Methods of forming an integrated circuit with self-aligned trench formationUS8350320Jan 18, 2012Jan 8, 2013Micron Technology, Inc.Memory array and memory deviceUS8354317Mar 10, 2011Jan 15, 2013Micron Technology, Inc.Relaxed-pitch method of aligning active area to digit lineUS8390034Jul 28, 2010Mar 5, 2013Micron Technology, Inc.Methods for isolating portions of a loop of pitch-multiplied material and related structuresUS8426118Sep 30, 2010Apr 23, 2013Micron Technology, Inc.Method of forming pitch multiplied contactsUS8431971Sep 19, 2011Apr 30, 2013Micron Technology, Inc.Pitch multiplied mask patterns for isolated featuresUS8449805Jun 24, 2010May 28, 2013Micron Technology, Inc.Masking techniques and contact imprint reticles for dense semiconductor fabricationUS8450829Aug 4, 2011May 28, 2013Micron Technology, Inc.Efficient pitch multiplication processUS8479384Aug 11, 2011Jul 9, 2013Micron Technology, Inc.Methods for integrated circuit fabrication with protective coating for planarizationUS8481385May 11, 2012Jul 9, 2013Micron Technology, Inc.Methods of fabricating a memory deviceUS8486610Feb 9, 2011Jul 16, 2013Micron Technology, Inc.Mask material conversionUS8492282Aug 24, 2009Jul 23, 2013Micron Technology, Inc.Methods of forming a masking pattern for integrated circuitsUS8507341Apr 12, 2012Aug 13, 2013Micron Technology, Inc.Integrated circuit fabricationUS8507384Sep 21, 2011Aug 13, 2013Micron Technology, Inc.Method for selectively modifying spacing between pitch multiplied structuresUS8546215Mar 1, 2013Oct 1, 2013Micron Technology, Inc.Methods of fabricating a memory deviceUS8552526Dec 21, 2012Oct 8, 2013Micron Technology, Inc.Self-aligned semiconductor trench structuresUS8557704Oct 12, 2009Oct 15, 2013Micron Technology, Inc.Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structuresUS8563229Jul 31, 2007Oct 22, 2013Micron Technology, Inc.Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structuresUS8592898Oct 13, 2011Nov 26, 2013Micron Technology, Inc.Vertical gated access transistorUS8592940Jan 16, 2012Nov 26, 2013Micron Technology, Inc.Topography based patterningUS8598041Apr 16, 2012Dec 3, 2013Micron Technology, Inc.Method for positioning spacers in pitch multiplicationUS8598632Jun 22, 2012Dec 3, 2013Round Rock Research LlcIntegrated circuit having pitch reduced patterns relative to photoithography featuresUS8601410Jul 12, 2012Dec 3, 2013Micron Technology, Inc.Methods for forming arrays of small, closely spaced featuresUS8609324Mar 28, 2013Dec 17, 2013Micron Technology, Inc.Method of forming pitch multiplied contactsUS8609523Dec 5, 2012Dec 17, 2013Micron Technology, Inc.Method of making a memory array with surrounding gate access transistors and capacitors with global staggered local bit linesUS8637362Jul 13, 2012Jan 28, 2014Micron Technology, Inc.Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit linesUS8663532May 6, 2013Mar 4, 2014Micron Technology, Inc.Masking techniques and contact imprint reticles for dense semiconductor fabricationUS8674512Dec 21, 2012Mar 18, 2014Micron Technology, Inc.Method to align mask patternsUS8685859Sep 26, 2013Apr 1, 2014Micron Technology, Inc.Self-aligned semiconductor trench structuresUS8703616May 19, 2008Apr 22, 2014Round Rock Research, LlcMethod for adjusting feature size and positionUS8772166Jun 19, 2012Jul 8, 2014Micron Technology, Inc.Spacer process for on pitch contacts and related structuresUS8772840Jun 18, 2012Jul 8, 2014Micron Technology, Inc.Memory device comprising an array portion and a logic portionUS8859362Aug 8, 2013Oct 14, 2014Micron Technology, Inc.Integrated circuit fabricationUS8865598Dec 2, 2013Oct 21, 2014Micron Technology, Inc.Method for positioning spacers in pitch multiplicationUS8871646Jul 22, 2013Oct 28, 2014Micron Technology, Inc.Methods of forming a masking pattern for integrated circuitsUS8871648Nov 30, 2012Oct 28, 2014Micron Technology, Inc.Method for forming high density patternsUS8877639Mar 28, 2012Nov 4, 2014Micron Technology, Inc.Method and algorithm for random half pitched interconnect layout with constant spacingUS8883644Oct 14, 2013Nov 11, 2014Micron Technology, Inc.Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structuresUS8889020Dec 17, 2012Nov 18, 2014Micron Technology, Inc.Process for improving critical dimension uniformity of integrated circuit arraysUS8895232Jul 12, 2013Nov 25, 2014Micron Technology, Inc.Mask material conversionUS8928111Nov 22, 2011Jan 6, 2015Micron Technology, Inc.Transistor with high breakdown voltage having separated drain extensionsUS8932960Feb 26, 2013Jan 13, 2015Micron Technology, Inc.Methods for isolating portions of a loop of pitch-multiplied material and related structuresUS9003651Jul 5, 2013Apr 14, 2015Micron Technology, Inc.Methods for integrated circuit fabrication with protective coating for planarizationUS9035416May 24, 2013May 19, 2015Micron Technology, Inc.Efficient pitch multiplication processUS9048194Aug 9, 2013Jun 2, 2015Micron Technology, Inc.Method for selectively modifying spacing between pitch multiplied structuresUS9076888Dec 21, 2006Jul 7, 2015Micron Technology, Inc.Silicided recessed siliconUS9082829Dec 2, 2013Jul 14, 2015Micron Technology, Inc.Methods for forming arrays of small, closely spaced featuresUS9099314Jun 30, 2010Aug 4, 2015Micron Technology, Inc.Pitch multiplication spacers and methods of forming the sameUS9099402May 18, 2012Aug 4, 2015Micron Technology, Inc.Integrated circuit structure having arrays of small, closely spaced featuresUS9117766Sep 30, 2014Aug 25, 2015Micron Technology, Inc.Method for positioning spacers in pitch multiplicationUS9147608Sep 15, 2014Sep 29, 2015Micron Technology, Inc.Integrated circuit fabricationUS9184159Dec 21, 2012Nov 10, 2015Micron Technology, Inc.Simplified pitch doubling process flowUS9184161Nov 21, 2013Nov 10, 2015Micron Technology, Inc.Vertical gated access transistorUS9412591Oct 17, 2013Aug 9, 2016Micron Technology, Inc.Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structuresUS9412594Sep 16, 2015Aug 9, 2016Micron Technology, Inc.Integrated circuit fabricationUS9478497Oct 30, 2014Oct 25, 2016Micron Technology, Inc.Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structuresUS9553082Oct 17, 2014Jan 24, 2017Micron Technology, Inc.Process for improving critical dimension uniformity of integrated circuit arraysUS9666695Jan 8, 2015May 30, 2017Micron Technology, Inc.Methods for isolating portions of a loop of pitch-multiplied material and related structuresUS9679781Apr 13, 2015Jun 13, 2017Micron Technology, Inc.Methods for integrated circuit fabrication with protective coating for planarizationUS20060046200 *Sep 1, 2004Mar 2, 2006Abatchev Mirzafer KMask material conversionUS20060046201 *Sep 2, 2004Mar 2, 2006Sandhu Gurtej SMethod to align mask patternsUS20060046422 *Aug 31, 2004Mar 2, 2006Micron Technology, Inc.Methods for increasing photo alignment marginsUS20060046484 *Sep 2, 2004Mar 2, 2006Abatchev Mirzafer KMethod for integrated circuit fabrication using pitch multiplicationUS20060211260 *Aug 29, 2005Sep 21, 2006Luan TranPitch reduced patterns relative to photolithography featuresUS20060216923 *Aug 31, 2005Sep 28, 2006Tran Luan CIntegrated circuit fabricationUS20060228854 *Jun 8, 2006Oct 12, 2006Luan TranMethods for increasing photo alignment marginsUS20060240362 *Jun 20, 2006Oct 26, 2006Sandhu Gurtej SMethod to align mask patternsUS20060258162 *Jul 24, 2006Nov 16, 2006Abatchev Mirzafer KMethod for integrated circuit fabrication using pitch multiplicationUS20060262511 *Jul 24, 2006Nov 23, 2006Abatchev Mirzafer KMethod for integrated circuit fabrication using pitch multiplicationUS20060263699 *May 23, 2005Nov 23, 2006Mirzafer AbatchevMethods for forming arrays of a small, closely spaced featuresUS20060264001 *Jul 31, 2006Nov 23, 2006Luan TranStructures with increased photo-alignment marginsUS20060273456 *Jun 2, 2005Dec 7, 2006Micron Technology, Inc., A CorporationMultiple spacer steps for pitch multiplicationUS20060278911 *Jun 14, 2005Dec 14, 2006Eppich Anton PRelaxed-pitch method of aligning active area to digit lineUS20060281266 *Jun 9, 2005Dec 14, 2006Wells David HMethod and apparatus for adjusting feature size and positionUS20070026672 *Jul 29, 2005Feb 1, 2007Micron Technology, Inc.Pitch doubled circuit layoutUS20070049011 *Sep 1, 2005Mar 1, 2007Micron Technology, Inc., A CorporationMethod of forming isolated features using pitch multiplicationUS20070049030 *Sep 1, 2005Mar 1, 2007Sandhu Gurtej SPitch multiplication spacers and methods of forming the sameUS20070049035 *Aug 31, 2005Mar 1, 2007Tran Luan CMethod of forming pitch multipled contactsUS20070049040 *Aug 25, 2005Mar 1, 2007Micron Technology, Inc., A CorporationMultiple deposition for integration of spacers in pitch multiplication processUS20070050748 *Aug 30, 2005Mar 1, 2007Micron Technology, Inc., A CorporationMethod and algorithm for random half pitched interconnect layout with constant spacingUS20070111462 *Nov 3, 2006May 17, 2007Samsung Electronics Co. Ltd.Method of manufacturing a capacitor and method of manufacturing a semiconductor device using the sameUS20070128856 *Feb 1, 2007Jun 7, 2007Micron Technology, Inc.Pitch reduced patterns relative to photolithography featuresUS20070138526 *Jan 31, 2007Jun 21, 2007Micron Technology, Inc.Pitch reduced patterns relative to photolithography featuresUS20070148885 *Jun 8, 2006Jun 28, 2007Hynix Semiconductor, Inc.Method of fabricating semiconductor device with dual gate structureUS20070148984 *Mar 8, 2007Jun 28, 2007Micron Technology, Inc.Method for integrated circuit fabrication using pitch multiplicationUS20070161251 *Mar 1, 2007Jul 12, 2007Micron Technology, Inc.Pitch reduced patterns relative to photolithography featuresUS20070190463 *Mar 26, 2007Aug 16, 2007Micron Technology, Inc.Method to align mask patternsUS20070205443 *Mar 2, 2006Sep 6, 2007Werner JuenglingVertical gated access transistorUS20070238308 *Apr 7, 2006Oct 11, 2007Ardavan NiroomandSimplified pitch doubling process flowUS20070249170 *Apr 25, 2006Oct 25, 2007David KewleyProcess for improving critical dimension uniformity of integrated circuit arraysUS20070281219 *Jun 1, 2006Dec 6, 2007Sandhu Gurtej SMasking techniques and contact imprint reticles for dense semiconductor fabricationUS20080057724 *Aug 31, 2006Mar 6, 2008Mark KiehlbauchSelective etch chemistries for forming high aspect ratio features and associated structuresUS20080149593 *Mar 4, 2008Jun 26, 2008Micron Technology, Inc.Multiple deposition for integration of spacers in pitch multiplication processUS20080254627 *May 19, 2008Oct 16, 2008Micron Technology, Inc.Method for adjusting feature size and positionUS20080261349 *May 19, 2008Oct 23, 2008Micron Technology, Inc.Protective coating for planarizationUS20080299774 *Jun 4, 2007Dec 4, 2008Micron Technology, Inc.Pitch multiplication using self-assembling materialsUS20090035665 *Jul 31, 2007Feb 5, 2009Micron Technology, Inc.Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structuresUS20090104744 *Nov 26, 2008Apr 23, 2009Micron Technology, Inc.Vertical gated access transistorUS20090152645 *Dec 18, 2007Jun 18, 2009Micron Technology, Inc.Methods for isolating portions of a loop of pitch-multiplied material and related structuresUS20090159560 *Feb 26, 2009Jun 25, 2009Micron Technology, Inc.Selective etch chemistries for forming high aspect ratio features and associated structuresUS20090215236 *May 4, 2009Aug 27, 2009Micron Technology, Inc.Relaxed-pitch method of aligning active area to digit lineUS20100092891 *Dec 11, 2009Apr 15, 2010Micron Technology, Inc.Pitch reduced patterns relative to photolithography featuresUS20100210111 *Apr 28, 2010Aug 19, 2010Round Rock Research, LlcPitch reduced patterns relative to photolithography featuresUS20100230733 *May 24, 2010Sep 16, 2010Micron Technology, Inc.Vertical gated access transistorUS20110006347 *Jul 6, 2010Jan 13, 2011Round Rock Research, LlcLayout for high density conductive interconnectsUS20110117743 *Jan 21, 2011May 19, 2011Round Rock Research, LlcMultiple deposition for integration of spacers in pitch multiplication processUS20110156116 *Mar 10, 2011Jun 30, 2011Micron Technology, Inc.Relaxed-pitch method of aligning active area to digit lineCN100501975COct 27, 2006Jun 17, 2009海力士半导体有限公司Method of fabricating semiconductor device with dual gate structureCN102509694A *Oct 25, 2011Jun 20, 2012上海华力微电子有限公司Method for maintaining partial amorphous carbon layerCN102509694B *Oct 25, 2011Apr 1, 2015上海华力微电子有限公司Method for maintaining partial amorphous carbon layerWO2006028705A2 *Aug 23, 2005Mar 16, 2006Micron Technology, Inc.Mask material conversionWO2006028705A3 *Aug 23, 2005Apr 13, 2006Micron Technology IncMask material conversion* Cited by examinerClassifications U.S. Classification438/286, 438/488, 257/E21.029, 257/E21.27, 257/E21.206, 257/E21.314, 257/E21.252, 257/E21.312, 257/E21.035, 438/758International ClassificationH01L21/28, H01L21/033, H01L21/3213, H01L21/311, H01L21/027, H01L21/314Cooperative ClassificationH01L21/32139, H01L21/31116, H01L21/3146, H01L21/28123, H01L21/32137, H01L21/0332, H01L21/0276European ClassificationH01L21/033D, H01L21/3213D, H01L21/027B6B4, H01L21/314CLegal EventsDateCodeEventDescriptionMay 20, 2003ASAssignmentOwner name: ADVANCED MICRO DEVICES, INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FISHER, PHILIP A.;PLAT, MARINA V.;YANG, CHIH-YUH;AND OTHERS;REEL/FRAME:014123/0422;SIGNING DATES FROM 20030124 TO 20030313Jan 7, 2008FPAYFee paymentYear of fee payment: 4Sep 23, 2011FPAYFee paymentYear of fee payment: 8Jan 27, 2016FPAYFee paymentYear of fee payment: 12RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services