Source: http://www.google.com/patents/US7937557?dq=7,172,682
Timestamp: 2015-04-28 19:30:22
Document Index: 7799939

Matched Legal Cases: ['Application No. 200580008575', 'Application No. 200780000013', 'Application No. 200780000014', 'Application No. 200780000015', 'Application No. 05723250', 'Application No. 05723250', 'Application No. 05723250', 'Application No. 07250614', 'Application No. 07250614', 'Application No. 07250614', 'Application No. 07250645', 'Application No. 07250645', 'Application No. 07250645', 'Application No. 07250646', 'Application No. 07250646', 'Application No. 07250646', 'Application No. 07250647', 'Application No. 07250647', 'Application No. 07250647', 'Application No. 07250648', 'Application No. 07250648', 'Application No. 07250648', 'Application No. 07250649', 'Application No. 07250649', 'Application No. 07250649', 'Application No. 07250649', 'Application No. 08251499', 'Application No. 08251499', 'Application No. 08251505', 'Application No. 08251505', 'Application No. 2007', 'Application No. 2007']

Patent US7937557 - System and method for intercommunication between computers in an array - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA computer array (10) has a plurality of computers (12) for accomplishing a larger task that is divided into smaller tasks, each of the smaller tasks being assigned to one or more of the computers (12). Each of the computers (12) may be configured for specific functions and individual input/output circuits...http://www.google.com/patents/US7937557?utm_source=gb-gplus-sharePatent US7937557 - System and method for intercommunication between computers in an arrayAdvanced Patent SearchPublication numberUS7937557 B2Publication typeGrantApplication numberUS 10/801,942Publication dateMay 3, 2011Filing dateMar 16, 2004Priority dateMar 16, 2004Also published asCN101421703A, EP1784710A2, EP1784710A4, US7984266, US20050228904, US20070245121, WO2005091847A2, WO2005091847A3Publication number10801942, 801942, US 7937557 B2, US 7937557B2, US-B2-7937557, US7937557 B2, US7937557B2InventorsCharles H. MooreOriginal AssigneeVns Portfolio LlcExport CitationBiBTeX, EndNote, RefManPatent Citations (115), Non-Patent Citations (136), Classifications (9), Legal Events (6) External Links: USPTO, USPTO Assignment, EspacenetSystem and method for intercommunication between computers in an array
US 7937557 B2Abstract
A computer array (10) has a plurality of computers (12) for accomplishing a larger task that is divided into smaller tasks, each of the smaller tasks being assigned to one or more of the computers (12). Each of the computers (12) may be configured for specific functions and individual input/output circuits (26) associated with exterior computers (12) are specifically adapted for particular input/output functions. An example of 25 computers (12) arranged in the computer array (10) has a centralized computational core (34) with the computers (12) nearer the edge of the die (14) being configured for input and/or output.
a plurality of computers integrated on a unitary substrate, each of the plurality of computers including read-only memory for storing instructions, random access memory for storing data and instructions, and a processor for executing the instructions; and
a plurality of data paths connecting the computers, the data paths being dedicated for communication between associated pairs of the computers; and wherein,
at least some of the computers are assigned a task different from that assigned to the other computers;
intercommunication between one of the plurality of computers and a nearest neighbor computer connected to the one of the plurality of computers via one of the data paths is carried out by the execution of the instructions by the processors of the one of the plurality of computers and the nearest neighbor computer; and
intercommunication between the one of the plurality of computers and a non-nearest neighbor computer must be carried out by the execution of the instructions by the processors of the one of the plurality of computers and the nearest neighbor computer.
each of the computers is assigned a task different from that of the other computers.
at least some of the computers are configured for specific input functions, whereby the computers configured for specific input functions can receive data from an external device and communicate the received data to other computers of the array.
4. The computer array of claim 1, wherein:
at least some of the computers are configured for specific output functions, whereby the computers configured for specific output functions can receive data from other computers in the array and communicate the received data to an external device.
communication between the computers is asynchronous.
6. The computer array of claim 1, wherein:
communication between the computers is via a plurality of parallel data lines.
7. The computer array of claim 1, wherein:
each of the computers is wired to communicate with at least three of the plurality of computers.
8. The computer array of claim 1, wherein:
the quantity of the computers is 25.
9. The computer array of claim 1, wherein:
the computers are physically arrayed in a 5 by 5 array.
10. The computer array of claim 1, wherein:
at least some of the computers are physically arrayed in a 4 by 6 array.
11. The computer array of claim 1, wherein:
the quantity of the computers along each side of the array is an even number.
12. The computer array of claim 1, wherein:
at least one, but not all, of the computers is in direct communication with an external memory source.
13. The computer array of claim 1, wherein:
at least one of the computers communicates data from an external memory source to at least one other of the plurality of computers.
14. A method for performing a computerized job, comprising:
providing a plurality of computers integrated in a unitary substrate and interconnected via discrete sets of data lines, each set of data lines being dedicated to a particular pair of the computers;
assigning a different task to at least some of the computers; and
executing the tasks on the assigned computers; and wherein
each of the plurality of computers includes read-only memory for storing instructions, random access memory for storing data and instructions, and a processor for executing the instructions;
intercommunication between one of the plurality of computers and a nearest neighbor computer connected to the one of the plurality of computers via one of the sets of data lines is carried out by the execution of the instructions by the processors of the one of the plurality of computers and the nearest neighbor computer; and
at least one of the computers is assigned to communicate with an external flash memory.
at least one of the computers is assigned to communicate with an external random access memory.
at least one of the computers accomplishes an input/output function by transferring information between another of the computers and an external device.
one of the computers routes assignments to the remainder of the computers.
19. A computer array, comprising:
a plurality of computers on an integrated circuit chip, each of the plurality of computers including read-only memory for storing instructions, random access memory for storing data and instructions, and a processor for executing the instructions; and
a plurality of data connections between the computers, each of the data connections being directly accessible to no more than two of the computers; and wherein
at least some of the computers are programmed to perform different functions;
communication via each of the plurality of data connections is carried out by the execution of the instructions by the processors of the no more than two computers associated with each data connection;
communication between one of the plurality of computers and a nearest neighbor computer connected to the one of the plurality of computers via one of the data connections is carried out by the execution of the instructions by the processors of the one of the plurality of computers and the nearest neighbor computer; and
communication between the one of the plurality of computers and a non-nearest neighbor computer must be carried out through the processors of the one of the plurality of computers and the nearest neighbor computer.
20. The computer array of claim 19, wherein:
the different functions work together to accomplish a task.
21. The computer array of claim 19, wherein:
each of the functions is programmed into the respective computers when the computer array is initialized.
22. The computer array of claim 19, wherein:
23. A method for accomplishing a task using a plurality of computers, comprising:
providing the plurality of computers on an integrated substrate and interconnected by data lines, each of the data lines being accessible to no more than two of the computers;
dividing a task into operational components and assigning each of the operational components to one of the computers;
programming at least some of the computers to accomplish each of the operational components; and
executing the operational components on the assigned computers; and wherein
communication via each of the data lines is carried out by the execution of the instructions by the processors of the no more than two computers having access to the data line;
communication between one of the plurality of computers and a nearest neighbor computer connected to the one of the plurality of computers via one of the data lines is carried out by the execution of the instructions by the processors of the one of the plurality of computers and the nearest neighbor computer; and
communication between the one of the plurality of computers and a non-nearest neighbor computer must be carried out by the execution of the instructions by the processors of the one of the plurality of computers and the nearest neighbor computer.
24. The method for accomplishing a task of claim 23, wherein:
the operational components are operations used in accomplishing functions of a global positioning system receiver.
25. The method for accomplishing a task of claim 23, wherein:
before the task is begun, programming the computers to accomplish each of the operational components.
26. The method for accomplishing a task of claim 23, wherein:
the computers are arranged in a computer array.
27. The computer array of claim 1, wherein:
the computers operate internally in an asynchronous manner.
at least one of the read-only memory and the random access memory in each of the computers is dedicated memory.
29. The computer array of claim 1, wherein:
each of the computers is an independently functioning computer.
30. The computer array of claim 1, wherein:
the computers operate internally in an asynchronous manner; and
the computers communicate with each other asynchronously.
31. The computer array of claim 30, wherein:
at least one of the read-only memory and the random-access memory in each of the computers is dedicated memory.
the computers are the same with respect to at least one of structure, circuitry, layout, and operational characteristics.
33. The computer array of claim 32, wherein:
a first one of the computers is directly adjacent a second one of the computers; and
the first one of the computers is a mirror image of the second one of the computers.
34. A computer array, comprising:
a plurality of computers integrated on a substrate, each of the plurality of computers including read-only memory for storing instructions, random access memory for storing data and instructions, and a processor for executing the instructions; and
a plurality of dedicated data paths connecting pairs of the computers; and wherein
at least some of the computers include dedicated memory for the exclusive use of an associated one of the computers;
intercommunication between one of the plurality of computers and a nearest neighbor computer connected to the one of the plurality of computers via one of the data paths is carried out by the execution of the instructions by the processors of the one of said plurality of computers and the nearest neighbor computer; and
35. A computer array, comprising:
a plurality of computers on a unitary substrate, the computers operating asynchronously; and
a plurality of data paths between the computers, each of the data paths facilitating communication between no more than two of the computers; and wherein
communication between one of the plurality of computers and a nearest neighbor computer connected to the one of the plurality of computers via one of the data paths is carried out through by the execution of the instructions by the processors of the one of the plurality of computers and the nearest neighbor computer; and
36. The computer array of claim 35, wherein:
37. The computer array of claim 1, wherein:
the plurality of computers includes at least twenty-four computers.
38. The computer array of claim 1, wherein:
data communicated within the array from a first one of the computers to a second one of the computers must necessarily pass through at least one of the other computers.
39. The computer array of claim 38, wherein:
data communicated within the array from the first one of the computers to the second one of the computers must necessarily pass through at least two of the other computers.
40. The computer array of claim 1, wherein:
at least some of the computers are programmed to function as an input and/or output interface between an external device and other computers of the array.
41. The computer array of claim 1, wherein:
the computer array is a homogeneous array.
42. A computer array, comprising:
a plurality of computers each hard wired to communicate with at least three of the plurality of computers; and
a plurality of data paths connecting the computers, each of the data paths being dedicated to an adjacent pair of the computers; and wherein,
each of the plurality of computers is integrated on a unitary substrate;
communication between one of the plurality of computers and a nearest neighbor computer connected to the one of the plurality of computers via one of the data paths is carried out by the execution of the instructions by the processors of the one of the plurality of computers and the nearest neighbor; and
communication between the one of said plurality of computers and a non-nearest neighbor computer must be carried out by the execution of the instructions by the processors of the one of the plurality of computers and the nearest neighbor computer.
43. The computer array of claim 42, wherein:
every one of the computers of the array is hard wired to communicate with at least three of the plurality of computers.
44. The computer array of claim 42, wherein:
every one of the computers is hard wired to at least three data paths; and
each of the three data paths is coupled to a neighboring one of the computers or provides a connection to an external device.
45. A computer array, comprising:
a plurality of data paths connecting the computers, each of the data paths being connected to no more than two of the computers; and wherein,
at least some of the computers are assigned a task different from that assigned to the other computers; and wherein
communication between one of said plurality of computers and a nearest neighbor computer connected to the one of the plurality of computers via one of the data paths is carried out by the execution of the instructions by the processors of the one of the plurality of computers and the nearest neighbor computer; and
47. The computer array of claim 45, wherein:
48. A computer array, comprising:
at least twenty-four computers integrated in a unitary substrate; and
each of the computers includes dedicated read-only memory for storing instructions, dedicated random access memory for storing data and instructions, and a processor for executing the instructions;
each of the computers is coupled to communicate with at least two of the other computers;
each of the computers operates internally in an asynchronous manner;
each of the computers communicates with the other computers asynchronously;
communication between one of the plurality of computers and a nearest neighbor computer connected to the one of the plurality of computers via one of the data paths is carried out by the execution of the instructions by the processors of the one of the plurality of computers and the nearest neighbor computer; and
49. A computer array, comprising:
a plurality of computers integrated in a unitary substrate, each of the plurality of computers including read-only memory for storing instructions, random access memory for storing data and instructions, and a processor for executing the instructions; and
a plurality of data paths connecting the computers, the data paths being physical, point-to-point links between associated pairs of the computers; and wherein,
50. A computer array, comprising:
a plurality of independently functioning computers arranged in a matrix on a unitary substrate, each of said plurality of computers having at least two nearest neighbor computers; and
a plurality of sets of interconnecting dedicated data lines, each individual set of said plurality of sets of data lines being disposed between an individual computer and one of its nearest neighbor computers of said plurality of computers or between said individual computer and an external device, each of said plurality of sets of data lines being connected to no more than two of said plurality of computers;
thereby enabling execution of a plurality of tasks by said plurality of computers, the execution of some of said tasks being different from the execution of others of said tasks; and wherein
each of said plurality of computers communicates with at least three others of said plurality of computers within said matrix;
communication between one of said plurality of computers and one of its nearest neighbor computers is carried out by the execution of said instructions by said processors of said one of said plurality of computers and said one of its nearest neighbor computers; and
communication between said one of said plurality of computers and a non-nearest neighbor computer must be carried out by the execution of said instructions by said processors of said one of said plurality of computers and said one of its nearest neighbor computers.
51. A computer array, comprising:
a plurality of sets of interconnecting dedicated data lines, each individual set of said plurality of sets of data lines being disposed between an individual computer and one of its nearest neighbor computers of said plurality of computers;
each of said plurality of computers is dedicated to communicate with at least three of said plurality of computers within said matrix;
communication between said individual computer and said one of its nearest neighbor computers is carried out by the execution of said instructions by said processors of said individual computer and said one of said nearest neighbor computers connected to said set of interconnecting dedicated data lines; and
communication between said individual computer and a non-nearest neighbor computer must be carried out by the execution of said instructions by said processors of said individual computer and said one of its nearest neighbor computers.
52. The computer array of claim 1, wherein:
a plurality of separate tasks are assigned to the plurality of computers, each of the separate tasks to be performed by a different one of the plurality of computers; and
each separate task accomplishes a function of a subcomponent of a consumer device. Description
The present invention relates to the field of computers and computer processors, and more particularly to a method and means for connecting computers together such that the overall speed and efficiency of the combined computers is optimized. The predominant current usage of the present inventive computer array is in the combination of multiple computers on a single microchip, wherein cooperation of the computers to achieve a unified object is desirable.
In the art of computing, processing speed is a much desired quality, and the quest to create faster computers and processors is ongoing. Since, for any given state of the art, the maximum available processor speed is finite, there have been efforts to use multiple processors or multiple computers to speed up operations. It is known in the art to combine a plurality of computer processors or computers to divide a task or computation, such that the task is achieved in a minimum amount of time. An example is a multi-threading application wherein different program threads are operated upon by different processors.
As discussed above, it is a given that it is desirable to speed up the operation of a computer process. However no prior art method or apparatus has achieved an optimal speed for the performance of many computer operations.
It is still another object of the present invention to provide an apparatus and method for accomplishing computational intensive tasks.
Briefly, a known embodiment of the present invention is an array of computers, each computer having its own memory and being capable of independent computational functions. A task, such as the implementation of a digital radio, a digital stereo preamplifier, a Global Positioning System (�GPS�) receiver unit, a radio transceiver, a speech recognition device, or any of many other such functions, is divided into a plurality of sub-operations, and each operation is assigned to one of the computers at initiation of the operation of the array.
In the embodiment of the invention described, the computer array is implemented on a single die, with at least some computers near the edge of the die being configured to accomplish input and output tasks. Connections between the computers are arranged to keep the implementation of the device relatively simple, while minimizing the number of �hops� required to communicate across the array. In a described embodiment, the computers are arranged in a 5 by 5 matrix wherein each of the computers connects directly to three of its neighbor computers by a parallel connection, although other types and quantities of connections are within the scope of the invention.
The inventor has found that, although assigning a separate task initially to each of the computers may result in some idle time for some or all of the computers, the lack of complexity and inherent efficiency of the arrangement will more than make up for any inefficiency caused by such idle time, and the overall speed and ease of the accomplishment of the task is greatly enhanced.
FIG. 2 is a block diagrammatic view of an example of one of the computers of FIG. 1;
FIG. 3 is a diagrammatic view of a computer array configured for a specific application, according to the present invention; and
FIG. 4 is a flow diagram depicting an example of the present inventive method.
This invention is described in the following description with reference to the Figures, in which like numbers represent the same or similar elements. While this invention is described in terms of modes for achieving this invention's objectives, it will be appreciated by those skilled in the art that variations may be accomplished in view of these teachings without deviating from the spirit or scope of the present invention. The method form of the invention may be practiced by combining one or more machine readable storage devices containing the code, according to the present invention, with appropriate standard computer hardware to execute the code contained therein.
A known mode for carrying out the invention is an array of individual computers. The inventive computer array is depicted in a diagrammatic view in FIG. 1 and is designated therein by the general reference character 10. The computer array 10 has a plurality (twenty five in the example shown) of computers 12. In the example shown, all of the computers 12 are located on a single die 14. According to the present invention, each of the computers 12 is a generally independently functioning computer, as will be discussed in more detail hereinafter. The computers 12 are interconnected by a plurality (the quantities of which will be discussed in more detail hereinafter) of interconnecting data lines 16. In this example, the data lines 16 are asynchronous high speed parallel data lines, although it is within the scope of the invention that other interconnecting means (such as serial data lines) might be employed for the purpose. In the present embodiment of the array 10, not only is data communication between the computers 12 asynchronous, the individual computers 12 also operate in an asynchronous mode. While this is not a necessary aspect of the invention, it is thought by the inventor to provide important advantages. For example, since a clock signal does not have to be distributed throughout the computer array 12, a great deal of power is saved, and one skilled in the art will know that this is an important advantage. Furthermore, not having to distribute a clock signal eliminates many timing problems that could limit the size of the array 12 or cause other known difficulties.
It should be noted that the view of FIG. 1 is not intended to be a layout diagram of the computers 12. Rather, this view illustrates an example of possible interconnections of the computers 12. In the view of FIG. 1 it can be seen that adjacent examples of the computers 12 are connected to three of the neighbor computers 12 by three of the data lines 16. It is thought by the inventor that this quantity of data lines 16 is a reasonable quantity, since it minimizes the necessary quantity of metal layers on the die 14, while providing sufficient data paths that a minimum number of �hops� is required to communicate from one of the computers 12 on the perimeter of the array 10 to even the most interior computer 12, where the term �hops� is used to mean the connections or transfers between the computers 12 through which a signal must travel to move from one of the computers 12 to another computer 12.
Also pictured in the view of FIG. 1 are a flash memory 18 and a RAM 20. In the embodiment shown, the flash memory 18 and the RAM 20 are �off chip�, meaning that they are not on the die 14, although it is within the scope of the invention that one or both of these might conceivably be located on the die 14. The flash memory 18 is used to load initial programs into the computers 12 at power up, and the RAM 20 is used in the conventional manner. A memory controller computer 12 a controls access to memory in the flash memory 18 and the RAM 20. In the embodiment of the invention described, the flash memory 18 uses a serial data line 22 to transfer data to and through the memory controller computer 12 a, while the RAM 20 utilizes a parallel data bus 24, because it is desirable to have as fast as possible a connection to the RAM 20.
The example of the memory controller computer 12 a serves to illustrate an important aspect of the present invention. While, according to the present invention, the several computers 12 are either exactly or essentially alike, they each can be configured to perform very distinct and different functions. It should be noted that, according to the present invention, the computers 12 are essentially identical computers in that the structure, circuitry, layout, and operational characteristics are essentially the same. Some examples of minor differences that may be optionally provided will be discussed herein. However, it remains true that the arrays 10, 10 a of the present invention are arrays of computers 12 that are all essentially the same. In other words, the present arrays 10, 10 a are homogeneous arrays rather than heterogeneous arrays of computers which are designed from the outset to perform different functions. Although the computers 12 of the present homogeneous arrays 10, 10 a are all essentially the same, they can be adapted for special purposes by the addition of a small amount of additional circuitry, as will be discussed in more detail hereinafter. Among the many advantages of the homogeneous arrays of the present invention is versatility. According to the present invention, the arrays 10, 10 a can be used for a great many different purposes. Further, even if some modification is required or desirable for some special purpose, such modification can be easily accomplished during the manufacture of the devices.
The memory controller computer 12 a is just one such example of one of the computers 12 performing a dedicated function. As can be seen in the example of FIG. 1, it is expected that it might be beneficial for the memory controller computer 12 a to have a greater quantity of the data lines 16 to connect it to the remainder of the computers 12 than just the quantity of three, previously discussed.
As discussed briefly above, many of the computers 12 in the computer array 10 will have different functions. Accordingly, it is thought that it will be most beneficial for the computers 12 nearest the edge of the die 14 to have input/output functions, since it will be easier to connect to the required pins from those external computers 12 if they are placed on the edge of the die 14. The interior computers 12 (those which are not on the outside of the computer array 10) will, therefore, be used more to accomplish computational and control functions, or other functions which typically require less input/output capability. In the view of FIG. 1, a plurality of input/output circuits 26 are associated with the corresponding computers 12, and provide the input/output functions, which will be discussed in more detail in an example hereinafter. Since the various input/output circuits 26 might each differ, according to their intended respective functions, they are designated by the differentiating designations 26 a through 26 p inclusive.
FIG. 2 is a block diagrammatic view of an example of one of the computers 12 of FIG. 1. As can be seen in the view of FIG. 2, the computer 12 has a processor 28, a ROM 30 and a RAM 32. As discussed previously herein, the computer 12 is, therefore, capable of performing its assigned function generally independently from all of the other computers 12 in the computer array 10 (FIG. 1).
FIG. 3 is a diagrammatic representation of an example of a computer array 10 a showing one possible allocation of the computers 12 therein. The example of the computer array 10 a of FIG. 3 differs from the first example of the computer array 10 of FIG. 1 in the allocation of the computers 12, as will be discussed in more detail hereinafter. It should be noted that, as with the view of FIG. 1, the view of FIG. 3 is not intended as a layout diagram and, therefore, is not intended to indicate a necessary physical placement of any of the computers 12. Nevertheless, the example of FIG. 3 is indicative of the fact that it is thought that the 5 by 5 computer array 10 a is a useful physical arrangement of the computers 12. According to this arrangement there are sufficiently few computers that not too many are buried deep within the computer array 10 a, such that more than a few �hops� would be required to relay data from one of the exterior computers 12, through others of the computers 12, to an interior computer 12. Further, the quantity of twenty five computers is well suited to maximize the usage of available space on the die 14. It is anticipated that, even in many applications where all twenty five of the computers 12 are not required, it may well be cost efficient to use an array such as the example here described. It should be noted that the 5 by 5 arrangement of the computer array 10 a and the quantity of twenty five of the computers 12, while thought to be a useful arrangement and quantity (as discussed above), is by no means thought to be the only useful arrangement and quantity. Presently, a 6 by 4 matrix having 24 of the computers 12 in the matrix, as discussed previously in relation to FIG. 1, is thought to have some particular advantages. For example, in an array wherein there are even numbers of the computers 12, the array can be made up of a plurality of 2 by 2 blocks of the computers. In such case, each of the computers 12 can be made to be a mirror image of the computers across from it in the block. This might make easier the task of computer design and interconnection layout. Indeed, factors to be discussed in more detail hereinafter dictate that essentially any quantity, from as few as four, up to and including literally thousands of the computers, could be arrayed together according to the present invention. Also, although the example of FIG. 1 shows three of the data lines 16 connecting each of the computers 12 to its neighbors, the inventor believes that another useful arrangement would be to have data lines 16 connecting each of the computers 12 to all of its nearest neighbor computers 12. In such a connection arrangement, the number of data lines 16 connected to each of the computer 12 would vary according to the placement of each computer 12 in the array 10, 10 a. The example computer array 10 a of FIG. 3 has the computers 12 assigned to tasks such as might be useful to create a global positioning system (�GPS�) receiver. This example of FIG. 3 is presented only as an example of how various tasks might be assigned to the various computers 12. Interconnections are not shown, as they will not be substantially different from the example of FIG. 1, except as might be necessary or desirable to accomplish the specific tasks described.
In the example of FIG. 3 it can be seen that the computer array 10 a has a computational core 34 which includes computers 12 q through 12 v, inclusive. The peripheral computers, 12 a through 12 p, are configured generally for input and output, as will be described in more detail hereinafter. Note that in the diagrammatic example of FIG. 3 the input/output circuits 26 which were shown separately in FIG. 1 are not shown separately. This is an example of the fact that the input/output circuits 26 may be considered to be variations in the individual computers 12 a through 12 w. Whether the input/output circuits 26 are shown separately or are included as a part of the variations between the generally similar computers 12 a through 12 w is merely a difference in the manner of diagrammatic presentation.
In the example of FIG. 3, computer 12 i is configured to be a RAM input/output device, while computer 12 j is configured to be a flash memory input/output device. By a comparison to the example of FIG. 1, it can be seen that this example shows a variation in that the computer array 10 of FIG. 1 has a single computer 12 for handling the input and output from both the flash memory 18 and the RAM 20 (FIG. 1), while the present example of the computer array 10 a divides these tasks between computers 12. Such a variation is typical of many such variations that might be applied to the computer array 10, 10 a. Returning to a discussion of the peripheral computers 12 a through 12 p, the computers 12 a through 12 d are configured for input and output to external devices. In the example shown, computers 12 a through 12 d implement a LAN interface, a USB interface, a Firewire interface, and a wireless interface, respectively. One skilled in the art will be familiar with the pin out and hardware protocols necessary to implement each of these functions in the computers 12 a through 12 d. Alternatively, one of the computers 12 a through 12 d could be used to implement a video output. In some applications fewer than the four input/output computers 12 a through 12 d might be required. For example, in some applications, only a USB interface might be sufficient input/output to external devices.
In the GPS receiver example of FIG. 3, the computer 12 e provides a hardware control (which is a digital input and output) for setting parameters of the remainder of the receiver (not shown) external to the computer array 10 a. The computer 12 f provides hardware monitoring (which is an analog input and output) for monitoring parameters of operational aspects of the receiver. The hardware monitoring and control allows the computer array 10 a to determine how well the rest of the GPS receiver is operating, as well as providing a means to set or modify various operating configurations of the rest of the receiver external to the computer array 10 a. Computers 12 o and 12 p are configured and programmed to sample and process received RF signals (analog to digital conversion) and the computer 12 n is configured and programmed to provide reference frequencies for frequency down conversion prior to sampling (digital to analog conversion). Computer 12 w and 12 x are configured and programmed to decode the forward error corrected (�FEC�) bit stream from the GPS signal. The FEC used in GPS signals will be familiar to on skilled in the art of GPS receivers.
Computer 12 y and 12 h are optionally used for decrypting aspects of the GPS bit stream after reception demodulation. Note that the use of computers 12 y and 12 h as described is optional because encryption and decryption will not normally be required in a GPS receiver. Although some parts of a GPS signal are encrypted, a commercial receiver will generally not have access to those. However, encryption will be required in a military version of a GPS receiver. Computer 121 is configured and programmed to communicate with additional computer array(s) 10, as may be necessary or desirable.
In the example of the computer array 10 a of FIG. 3, computers 12 not specifically discussed above will either be spares (not used), or else could optionally be used to provide additional input and/or output functions and/or redundancy for the other computers 12.
FIG. 4 is a flow diagram depicting an example of an inventive computer array method 36, which will be understood in light of the preceding discussion of the computer array 10, 10 a. In a �provide interconnected computers� 38 operation, the computers 12 described previously herein are provided in the computer array 10 with the interconnecting data lines 16. In a �configure computers for tasks� 40 operation, the provided computers 12 are provided with the distinctive data lines 16 and any other features which might be required to adapt the computer array 10 to a particular application. Of course, the preceding operations 38 and 40 will be accomplished prior to and during the manufacture of the computer array 10. In an �assign tasks to computers� 42 operation, it is decided what portions of a particular task are best accomplished by which of the computers 12, and a program is written to assign and accomplish such tasks. When the computer array 10 is to be used, in an �initialize computers� 44 operation, the individual tasks are loaded into the computer RAM 32 of the computer 12 and operation is begun.
One skilled in the art will recognize that the listed operations of the computer array method 36 are not an exhaustive list of operations which will be used in conjunction with the manufacture and operation of the computer array 10, 10 a. As just one example, one skilled in the art will recognize that, upon initialization of the computer array 10, 10 a, a test routine will be run.
Various modifications may be made to the invention without altering its value or scope. For example, other quantities or arrangements of the computers 12 than those specifically discussed herein would be entirely within the spirit and scope of the invention. While specific examples of the arrangement and use of the computers 12 have been discussed herein, it is expected that there will be a great many applications for the inventive computer array 10 which have not yet been envisioned. Indeed, it is one of the advantages of the present invention that the inventive method and apparatus may be adapted to a great variety of uses.
The inventive computer array 10, 10 a and associated method are intended to be widely used in a great variety of computer applications. It is expected that it they will be particularly useful in computer intensive applications wherein a great number of different but related functions need to be accomplished. It is expected that some of the best applications for the inventive computer array 10, 10 a, and associated method, will be where the needed tasks can be divided such that each of the computers 12 has computational requirements which are nearly equal to that of the others. However, even where some of the computers 12 might sometimes, or even always, be working at far less than their maximum capabilities, the inventor has found that the overall efficiency and speed of the computer array 10, 10 a will generally exceed that of prior art computer arrays wherein tasks might be assigned dynamically.
It should be noted that there might be many applications wherein it would be advantageous to have more than one of the computer arrays 10, 10 a. One of many such possible examples would be where a digital radio might require a GPS input. In such an example the radio might be implemented by one computer array 10, which receives input from a separate computer array 10 configured to accomplish the function of a GPS.
It should further be noted that, although the computers 12 may be optimized to do an individual task, as discussed in the examples above, if that task is not needed in a particular application, the computers 12 can easily be programmed to perform some other task, as might be limited only by the imagination of the programmer.
It is anticipated that the present inventive computer array 10, 10 a will best be implemented using the Forth computer language, which is inherently segmented to readily divide tasks as required to implement the invention. Color Forth is a recent variation of the Forth language which would be equally applicable.
Since the computer array 10, 10 a and computer array method 36 of the present invention may be readily produced and integrated with existing tasks, input/output devices, and the like, and since the advantages as described herein are provided, it is expected that they will be readily accepted in the industry. For these and other reasons, it is expected that the utility and industrial applicability of the invention will be both significant in scope and long-lasting in duration.
12 a memory controller computer
18 flash memory
22 serial data line
24 parallel data bus
26 a through 26 p input/output circuits
28 processor
32 computer RAM
34 computational core
36 computer array method
38 provide interconnected computers
40 configure computers for tasks
42 assign tasks to computers
44 initialize computers
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3757306Aug 31, 1971Sep 4, 1973Texas Instruments IncComputing systems cpuUS3868677Jun 11, 1973Feb 25, 1975Gen ElectricPhase-locked voltage-to-digital converterUS4107773May 13, 1974Aug 15, 1978Texas Instruments IncorporatedAdvanced array transform processor with fixed/floating point formatsUS4215401Sep 28, 1978Jul 29, 1980Environmental Research Institute Of MichiganCellular digital array processorUS4215422May 22, 1978Jul 29, 1980International Business Machines CorporationSelectively modifiable phrase storage for a typewriterUS4298932Jun 11, 1979Nov 3, 1981International Business Machines CorporationSerial storage subsystem for a data processorUS4462074Nov 19, 1981Jul 24, 1984Codex CorporationDo loop circuitUS4589067May 27, 1983May 13, 1986Analogic CorporationFull floating point vector processor with dynamically configurable multifunction pipelined ALUUS4591980Feb 16, 1984May 27, 1986Xerox CorporationAdaptive self-repairing processor arrayUS4593351Jun 18, 1984Jun 3, 1986International Business Machines CorporationHigh speed machine for the physical design of very large scale integrated circuitsUS4665494Dec 16, 1983May 12, 1987Victor Company Of Japan, LimitedSpectrum display device for audio signalsUS4672331Feb 18, 1986Jun 9, 1987Cushing Vincent JFor receiving an input analog voltage and processingUS4739474Mar 10, 1983Apr 19, 1988Martin Marietta CorporationGeometric-arithmetic parallel processorUS4742511Jun 13, 1985May 3, 1988Texas Instruments IncorporatedMethod and apparatus for routing packets in a multinode computer interconnect networkUS4789927Apr 7, 1986Dec 6, 1988Silicon Graphics, Inc.Interleaved pipeline parallel processing architectureUS4821231Dec 21, 1987Apr 11, 1989Motorola, Inc.Method and apparatus for selectively evaluating an effective address for a coprocessorUS4868745May 30, 1986Sep 19, 1989Hewlett-Packard CompanyData processing system and method for the direct and indirect execution of uniformly structured object typesUS4942517Oct 8, 1987Jul 17, 1990Eastman Kodak CompanyEnhanced input/output architecture for toroidally-connected distributed-memory parallel computersUS4943909Jul 8, 1987Jul 24, 1990At&T Bell LaboratoriesComputational origamiUS4961167Jul 18, 1989Oct 2, 1990Mitsubishi Denki Kabushiki KaishaSubstrate bias generator in a dynamic random access memory with auto/self refresh functions and a method of generating a substrate bias thereinUS4984151Aug 2, 1988Jan 8, 1991Advanced Micro Devices, Inc.Flexible, next-address generation microprogram sequencerUS5021947Jan 30, 1990Jun 4, 1991Hughes Aircraft CompanyData-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and data processingUS5029124May 17, 1988Jul 2, 1991Digital Equipment CorporationMethod and apparatus for providing high speed parallel transfer of bursts of dataUS5053952Jun 5, 1987Oct 1, 1991Wisc Technologies, Inc.Stack-memory-based writable instruction set computer having a single data busUS5159338Nov 29, 1991Oct 27, 1992Kabushiki Kaisha ToshibaSampling frequency conversion apparatusUS5218682May 10, 1991Jun 8, 1993Chrysler CorporationTwo-way handshake circuit and method for communication between processorsUS5317735Jun 14, 1991May 31, 1994U.S. Philips CorporationSystem for parallel computation with three phase processing in processor tiers in which new instructions trigger execution and forwardingUS5319757Aug 16, 1991Jun 7, 1994Harris CorporationFORTH specific language microprocessorUS5359568Jun 3, 1993Oct 25, 1994Motorola, Inc.FIFO memory systemUS5375238Nov 20, 1991Dec 20, 1994Nec CorporationNesting management mechanism for use in loop control systemUS5377333 *Sep 15, 1992Dec 27, 1994Hitachi, Ltd.Parallel processor system having computing clusters and auxiliary clusters connected with network of partial networks and exchangersUS5386585Nov 18, 1993Jan 31, 1995Intel CorporationParallel processing systemUS5390304Sep 28, 1990Feb 14, 1995Texas Instruments, IncorporatedMethod and apparatus for processing block instructions in a data processorUS5396609Jan 18, 1990Mar 7, 1995Gesellschaft Fur Strahlen- Und Umweltforschung Mbh (Gsf)Method of protecting programs and data in a computer against unauthorized access and modification by monitoring address regionsUS5410723 *May 21, 1993Apr 25, 1995Deutsche Itt Industries GmbhWavefront array processor for blocking the issuance of first handshake signal (req) by the presence of second handshake signal (ack) which indicates the readyness of the receiving cellUS5434989Oct 11, 1994Jul 18, 1995Matsushita Electric Industrial Co., Ltd.Cache memory for efficient access with address selectorsUS5440749Aug 3, 1989Aug 8, 1995Nanotronics CorporationHigh performance, low cost microprocessor architectureUS5475856Oct 17, 1994Dec 12, 1995International Business Machines CorporationDynamic multi-mode parallel processing arrayUS5485624Jul 1, 1994Jan 16, 1996Hewlett-Packard CompanyCo-processor monitoring address generated by host processor to obtain DMA parameters in the unused portion of instructionsUS5535393 *Jun 5, 1995Jul 9, 1996Reeve; Christopher L.System for parallel processing that compiles a filed sequence of instructions within an iteration spaceUS5535417Sep 27, 1993Jul 9, 1996Hitachi America, Inc.On-chip DMA controller with host computer interface employing boot sequencing and address generation schemesUS5550489Sep 29, 1995Aug 27, 1996Quantum CorporationSecondary clock source for low power, fast response clockingUS5551045May 18, 1994Aug 27, 1996Mitsubishi Denki Kabushiki KaishaMicroprocessor with reset execution from an arbitrary addressUS5581767Nov 28, 1994Dec 3, 1996Nippon Sheet Glass Co., Ltd.Bus structure for multiprocessor system having separated processor section and control/memory sectionUS5630154Oct 11, 1994May 13, 1997Hughes Aircraft CompanyProgrammable systolic array system arranged in a found arrangement for passing data through programmable number of cells in a time interleaved mannerUS5649198Sep 16, 1996Jul 15, 1997Fujitsu LimitedMapping calculation units by dividing a calculation model which can be calculated in parallel on an application programUS5657485Aug 1, 1995Aug 12, 1997Mitsubishi Denki Kabushiki KaishaProgram control operation to execute a loop processing not immediately following a loop instructionUS5673423Nov 23, 1994Sep 30, 1997Tm Patents, L.P.Method of controlling a computer systemUS5692197Mar 31, 1995Nov 25, 1997Sun Microsystems, Inc.Method and apparatus for reducing power consumption in a computer network without sacrificing performanceUS5706491Feb 26, 1996Jan 6, 1998Cyrix CorporationBranch processing unit with a return stack including repair using pointers from different pipe stagesUS5717943Jun 5, 1995Feb 10, 1998International Business Machines CorporationComputer systemUS5727194Jun 7, 1995Mar 10, 1998Hitachi America, Ltd.Repeat-bit based, compact system and method for implementing zero-overhead loopsUS5737628 *Jun 12, 1996Apr 7, 1998Cray Research, Inc.Multiprocessor computer system with interleaved processing element nodesUS5740463Jul 20, 1995Apr 14, 1998Mitsubishi Denki Kabushiki KaishaInformation processing system and method of computation performed with an information processing systemUS5752259Mar 26, 1996May 12, 1998Advanced Micro Devices, Inc.Instruction cache configured to provide instructions to a microprocessor having a clock cycle time less than a cache access time of said instruction cacheUS5765015Jun 1, 1995Jun 9, 1998International Business Machines CorporationSlide network for an array processorUS5784602 *Oct 8, 1996Jul 21, 1998Advanced Risc Machines LimitedMethod and apparatus for digital signal processing for integrated circuit architectureUS5826101Aug 19, 1993Oct 20, 1998Texas Instruments IncorporatedData processing device having split-mode DMA channelUS5832291Dec 15, 1995Nov 3, 1998Raytheon CompanyData processor with dynamic and selectable interconnections between processor array, external memory and I/O portsUS5867330Nov 1, 1995Feb 2, 1999Canon Kabushiki KaishaReproducing apparatus detecting pilot signals by binary data processingUS5893148Nov 10, 1997Apr 6, 1999International Business Machines CorporationSystem and method for allocating cache memory storage spaceUS5911082Feb 25, 1997Jun 8, 1999Audio Digitalimaging Inc.Parallel processing building block chipUS5937202 *Feb 15, 1996Aug 10, 19993-D Computing, Inc.High-speed, parallel, processor architecture for front-end electronics, based on a single type of ASIC, and method use thereofUS5944814Mar 5, 1996Aug 31, 1999Sony CorporationParallel processing digital audio processing apparatusUS6003128May 1, 1997Dec 14, 1999Advanced Micro Devices, Inc.Number of pipeline stages and loop length related counter differential based end-loop predictionUS6023753 *Jun 30, 1997Feb 8, 2000Billion Of Operations Per Second, Inc.Manifold array processorUS6038655Jan 16, 1997Mar 14, 2000Dallas Semiconductor CorporationMicrocontroller having register direct and register indirect addressingUS6057791Feb 18, 1998May 2, 2000Oasis Design, Inc.Apparatus and method for clocking digital and analog circuits on a common substrate to enhance digital operation and reduce analog sampling errorUS6081215Jul 6, 1998Jun 27, 2000Motorola, Inc.High speed interlaced analog interfaceUS6085304 *Nov 28, 1997Jul 4, 2000Teranex, Inc.Interface for processing element arrayUS6092183Mar 10, 1995Jul 18, 2000Hitachi, Ltd.Data processor for processing a complex instruction by dividing it into executing unitsUS6094030May 13, 1999Jul 25, 2000Deltatee Enterprises Ltd.Resistance and charging monitor within a standby battery bankUS6101598 *Nov 14, 1997Aug 8, 2000Cirrus Logic, Inc.Methods for debugging a multiprocessor systemUS6112296Dec 18, 1997Aug 29, 2000Advanced Micro Devices, Inc.Floating point stack manipulation using a register map and speculative top of stack valuesUS6145072Sep 20, 1994Nov 7, 2000Hughes Electronics CorporationIndependently non-homogeneously dynamically reconfigurable two dimensional interprocessor communication topology for SIMD multi-processors and apparatus for implementing sameUS6148392Sep 8, 1998Nov 14, 2000Hyundai Electronics Industries Co., Ltd.Low power implementation of an asynchronous stock having a constant response timeUS6154809 *Sep 11, 1998Nov 28, 2000Nippon Telegraph & Telephone CorporationMathematical morphology processing methodUS6173389 *Dec 4, 1998Jan 9, 2001Billions Of Operations Per Second, Inc.Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processorUS6178525Feb 23, 1998Jan 23, 2001Sgs-Thomson Microelectronics LimitedTrigger sequencing controllerUS6192388Jun 20, 1996Feb 20, 2001Avid Technology, Inc.Detecting available computers to participate in computationally complex distributed processing problemUS6219685Sep 4, 1998Apr 17, 2001Intel CorporationMethod to detect IEEE overflow and underflow conditionsUS6223282Jul 30, 1998Apr 24, 2001Samsung Electronics Co., Ltd.Circuit for controlling execution of loop in digital signal processing chipUS6232905Mar 8, 1999May 15, 2001Agere Systems Guardian Corp.Clocking technique for reducing sampling noise in an analog-to-digital converterUS6233670May 29, 1997May 15, 2001Mitsubishi Denki Kabushiki KaishaSuperscalar processor with direct result bypass between execution units having comparators in execution units for comparing operand and result addresses and activating result bypassingUS6236645Mar 9, 1998May 22, 2001Broadcom CorporationApparatus for, and method of, reducing noise in a communications systemUS6279101Jun 7, 1995Aug 21, 2001Advanced Micro Devices, Inc.Instruction decoder/dispatchUS6307425Aug 31, 2000Oct 23, 2001Micron Technology, Inc.Clocking scheme and charge transfer switch for increasing the efficiency of a charge pump or other circuitUS6308229Jul 24, 2000Oct 23, 2001Theseus Logic, Inc.System for facilitating interfacing between multiple non-synchronous systems utilizing an asynchronous FIFO that uses asynchronous logicUS6353880Jul 22, 1998Mar 5, 2002Scenix Semiconductor, Inc.Four stage pipeline processing for a microcontrollerUS6367005Oct 2, 2000Apr 2, 2002Idea Corporation Of DelawareSystem and method for synchronizing a register stack engine (RSE) and backing memory image with a processor's execution of instructions during a state saving context switchUS6381705Nov 8, 1999Apr 30, 2002Stmicroelectronics S.A.Method and device for reducing current consumption of a microcontrollerUS6388600Nov 13, 2000May 14, 2002Trw Inc.Asynchronous superconductor serial multiply-accumulatorUS6404274Apr 9, 1999Jun 11, 2002Kabushiki Kaisha ToshibaInternal voltage generating circuit capable of generating variable multi-level voltagesUS6404663Feb 5, 2001Jun 11, 2002Fujitsu LimitedSemiconductor integrated circuit having testing mode for modifying operation timingUS6427204Jun 25, 1999Jul 30, 2002International Business Machines CorporationMethod for just in-time delivery of instructions in a data processing systemUS6449709May 27, 1999Sep 10, 2002Adaptec, Inc.Fast stack save and restore system and methodUS6460128 *Jun 12, 2001Oct 1, 2002Intel CorporationMesh network with method and apparatus for interleaved binary exchangeUS6502141Dec 14, 1999Dec 31, 2002International Business Machines CorporationMethod and system for approximate, monotonic time synchronization for a multiple node NUMA systemUS6507649Dec 18, 1998Jan 14, 2003Ericsson Inc.Mechanism and method for distributing ISUP stacks over multiple loosely coupled processorsUS6507947 *Aug 20, 1999Jan 14, 2003Hewlett-Packard CompanyProgrammatic synthesis of processor element arraysUS6560716Nov 10, 1999May 6, 2003Lsi Logic CorporationSystem for measuring delay of digital signal using clock generator and delay unit wherein a set of digital elements of clock generator identical to a set of digital elements of delay unitUS6598148Jul 29, 1998Jul 22, 2003Patriot Scientific CorporationHigh performance microprocessor having variable speed system clockUS6636122Oct 9, 2001Oct 21, 2003Zilog, Inc.Analog frequency locked loop with digital oversampling feedback control and filterUS6647027Nov 10, 1999Nov 11, 2003Lsi Logic CorporationMethod and apparatus for multi-channel data delay equalizationUS6657462Jan 22, 2003Dec 2, 2003Broadcom CorporationConditional clock buffer circuitUS6665793Dec 28, 1999Dec 16, 2003Institute For The Development Of Emerging Architectures, L.L.C.Method and apparatus for managing access to out-of-frame RegistersUS6671112Dec 21, 2001Dec 30, 2003Fujitsu LimitedSemiconductor integrated circuit deviceUS6725361Jun 16, 2000Apr 20, 2004Transmeta CorporationMethod and apparatus for emulating a floating point stack in a translation processUS6732253Nov 13, 2000May 4, 2004Chipwrights Design, Inc.Loop handling for single instruction multiple datapath processor architecturesUS6782468Dec 13, 1999Aug 24, 2004Nec CorporationShared memory type vector processing system, including a bus for transferring a vector processing instruction, and control method thereofUS6825843Nov 22, 2002Nov 30, 2004Nvidia CorporationMethod and apparatus for loop and branch instructions in a programmable graphics pipelineUS6826674Aug 30, 2000Nov 30, 2004Ip Flex, Inc.Program product and data processorUS20030028750 *Jul 25, 2001Feb 6, 2003Hogenauer Eugene B.Method and system for digital signal processing in an adaptive computing engineUS20040107332 *Oct 29, 2003Jun 3, 2004Nec Electronics CorporationArray-type processorUS20040250046 *Dec 31, 2003Dec 9, 2004Gonzalez Ricardo E.Systems and methods for software extensible multi-processing* Cited by examinerNon-Patent CitationsReference125x Emulator; Chuck Moore; EUROFORTH 2001 (Online); Nov. 26, 2001, XP002490984,Schloss Dagstuhl, Saarland, Germany; Retreived from the Internet: p. 2, para 8; url:http:///www.complang.tuwien.ac.at/anton/euroforth/ef01/moore01b.pdf>.28Xc251SB Embedded Microcontroller User's Manual, Intel, Feb. 1995, pp. 1-9, 9-438, and sections 9-1 to 9-4.3A Digital Background Calibration Technique for Time-Interleaved Analog-To-Digital Converters, Daihong Fu et al.; IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998.4Ambric's New Parallel Processor; Globally Asynchronous Architecture Eases Parallel Programming; Tom R. Halfhill; Microprocessor Report, Scottsdale, AZ; Oct. 10, 2006; pp. 1-9.5An Asynchronous Array of Simple Processors for DSP Applications; Zhiyi et al., Yu; IEEE International Conference Digest of Technical Papers, Feb. 6-9, 2006; pp. 1696-1705.6An Improved Dynamic Register Array Concept for High-Performance RISC Processors; Scholz, T. et al.; IEEE; 1995; pp. 181-190.7An Instruction Buffer for Low-Power DSP; Brackenbury, M. L. L.; Advanced Research In Asynchronous Circuits And Systems, 2000 (ASYNC 2000) Proceedings, Sixth international Symposium On Eilat, Israel, Apr. 2-6, 2000; Los Alamitos, CA, USA, IEEE Comput. Soc., US; Apr. 2, 2000, pp. 176-186.8An Ultra Low-Power Processor for Sensor Networks; Ekanayake et al., V.; Sigplan Notices ACM, vol. 39, No. 11, Nov. 2004; pp. 27-36.9Analog to Digital Conversion: Technical Aspects; Loumeau et al.; Annales des Telecommunications, vol. 57, Nos. 5-6; Jun. 3, 2002; pp. 338-385.10ASPRO-216: A Standard-Cell Q.D.I. 16-Bit RISC Asynchronous Microprocessor; Renaudin et al.;Proceedings. International Symposium On Advanced Research In Asychronous Circuits And Systems; Jan. 1, 1989, p. 2231.11B16�Ein Forth Prozessor im FPGA; Bernd Paysan; INET (Online); Feb. 2, 2003, XP002490986; Retreived from the Internet: url:http://www.jwdt.com/{paysan/b16.pdf> p. 1.12BitSNAP: Dynamic Significance Compression for a Low-Energy Sensor Network Asynchronous Processor; Ekanayake et al., V.N.; Asynchronous Circuits & Systems, Mar. 14-16, 2005; pp. 144-154.13C18 Colorforth Compiler; Chuck Moore; EUROFORTH 2001 (Online); Nov. 26, 2001, XP002490985, Schloss Dagstuhl, Saarland, Germany; Retreived from the Internet: url:http://www.complang.tuwien.ac.at/anton/euroforth/ef01/moore0l a.pdf> p. 1.14CMOS Digital Integrated Circuits, Kang et al., 1999, McGraw-Hill, 2nd edition, pp. 549-550.15CN Application No. 200580008575.7, Office Action dated Mar. 15, 2010 (English translation).16CN Application No. 200780000013.7, Office Action dated Mar. 30, 2010 (English translation).17CN Application No. 200780000014.1, Office Action dated Jul. 24, 2009 (English translation).18CN Application No. 200780000015.6, Office Action dated Dec. 18, 2009 (English translation).19Computer Archtecture: a Quantitative Approach; Hennessy et al., John L.; Morgan Kaufmann Publishers, 3rd Edition, 2003; p. 98.20Connection Machine Model CM-5 System Overview; Palmer et al., Thinking Machine Corp., Cambridge, Mass., IEEE Jul. 1992, pp. 474-483.21Datawave: A Single-Chip Multiprocessor for Video Applications; Schmidt et al.; IEEE Micro, IEEE Service Center, Los Alamitos, CA; vol. 11, No. 3, Jun. 1, 1991; pp. 22-25, 88.22Energy Characterization of a Tiled Architecture Processor with On-Chip Networks; Kim, J.S.; Proceedings of the 2003 International Symposium on Low Power Electronics & Design, Aug. 25-27, 2003; pp. 424-427.23Enhanced Serial Port on the 83C51FA, Intel, Nov. 1987.24EP Application No. 05723250.6, European Search Report dated Jul. 31, 2009.25EP Application No. 05723250.6, Office Action dated Mar. 19, 2010.26EP Application No. 05723250.6, Office Action dated Sep. 7, 2010.27EP Application No. 07250614.0, European Search Report dated Jun. 13, 2007.28EP Application No. 07250614.0, Office Action dated Feb. 18, 2008.29EP Application No. 07250614.0, Office Action dated Jan. 29, 2010.30EP Application No. 07250645.4, European Search Report dated Jun. 27, 2007.31EP Application No. 07250645.4, Notice of Allowance dated Oct. 21, 2009.32EP Application No. 07250645.4, Office Action dated Feb. 14, 2008.33EP Application No. 07250646.2, Extended European Search Report dated Aug. 25, 2008.34EP Application No. 07250646.2, Office Action dated May 5, 2009.35EP Application No. 07250646.2, Partial European Search Report dated Jul. 24, 2007.36EP Application No. 07250647.0, Extended European Search Report dated May 21, 2008.37EP Application No. 07250647.0, Office Action dated Jan. 9, 2009.38EP Application No. 07250647.0, Partial European Search Report dated Jul. 3, 2007.39EP Application No. 07250648.8, European Search Report dated May 21, 2007.40EP Application No. 07250648.8, Office Action dated Feb. 14, 2008.41EP Application No. 07250648.8, Office Action dated Jul. 15, 2009.42EP Application No. 07250649.6, Extended European Search Report dated Jul. 2, 2007.43EP Application No. 07250649.6, Notice of Allowance dated Jul. 26, 2010.44EP Application No. 07250649.6, Office Action dated Feb. 14, 2008.45EP Application No. 07250649.6, Office Action dated Jan. 29, 2010.46EP Application No. 08251499.3, Office Action dated Aug. 13, 2008.47EP Application No. 08251499.3, Office Action dated May 20, 2009.48EP Application No. 08251505.7, European Search Report dated Aug. 4, 2008.49EP Application No. 08251505.7, Office Action dated Jul. 15, 2009.50Evolvable Platform for Array Processing: A One-Chip Approach, Girau et al., Microelectronics for Neural, Fuzzy and Bio-Inspired Systems, 1999. MIC Roneuro '99. Proceedings of the Seventh International Conference on Granada, Spain, Apr. 7-9, 1999,Los Alamitos, CA(US) IEEE Computer Soc, US, Apr. 7, 1999, pp. 187-193, XP010329509.51Field Programmable Processor Arrays, Nussbaum et al., Evolvable Systems: From Biology to Hardware. Second International Conference, ICES 98 Proceedings, Springer-VerlagBerlin, DE, 1998, pp. 311-322, XP002536744.52Flits: Pervasive Computing for Processor and Memory Constrained Systems, Majurski et al., NIST, pp. 31-38; not dated.53Forth Session�The Evolution of Forth, Rather et al., Sigplan Notices USA, vol. 28, No. 3, Mar. 1993, pp. 177-199.54Functionally Asynchronous Array Processor for Morphological Filtering of Grayscale Images;Robin et al., F.; IEEE Proceedings: Computers and Digital Techniques, vol. 143, No. 5, Sep. 24, 1996; pp. 273-281.55IEEE Standard for Boot (Initialization Configuration) Firmware: Core Requirements and Practices, IEEE Std 1275; 1994.56Introduction to Java's Architecture, Bill Venners, Artima.com; Jan. 8, 1999, pp. 1-10.57Itanium Processor Microarchitecture; Sharangpani, H. et al.: IEEE; 2000; pp. 24-43.58iWarp: A 100-MPOS, LIW Microprocessor for Multicomputers; Peterson et al.; IEEE Micro; IEEE Service Center, Los Alamitos, CA; vol. 11, No. 3, Jun. 1, 1991, pp. 26-29, 81-87.59JP Application No. 2007-503910, Office Action dated Jan. 4, 2011 (English translation).60JP Application No. 2007-503910, Office Action dated Sep. 2, 2009 (English translation).61Low-Power Electronics Design, Christian Piguet, CRC Press, 2005 pp. 7-1-7-18 (Logic Circuits & Standard Cells�Chapter 7).62M68HC11 Microcontrollers Reference Manual, Motorola, Rev.6, Apr. 2002, p. 29-31, 46, 203,234, 549.63Mikroprozessortechnik�pp. 528-533; Flik, T.; 2001, Springer Verlag, Berlin; ISBN: 3-540-42042-8; p. 528; figures 8-5a.64PCT Application No. PCT/US2005/005140, International Preliminary Report on Patentability dated Mar. 5, 2009.65PCT Application No. PCT/US2005/005140, International Search Report and Written Opinion dated Jun. 17, 2008.66PCT Application No. PCT/US2007/004029, International Preliminary Report on Patentability dated Sep. 18, 2008.67PCT Application No. PCT/US2007/004029, International Search Report and Written Opinion dated Aug. 25, 2008.68PCT Application No. PCT/US2007/004030, International Preliminary Report on Patentability dated Dec. 18, 2008.69PCT Application No. PCT/US2007/004030, International Search Report and Written Opinion dated Nov. 10, 2008.70PCT Application No. PCT/US2007/004031, International Preliminary Report on Patentability dated Aug. 28, 2008.71PCT Application No. PCT/US2007/004031, International Search Report and Written Opinion dated Jul. 7, 2008.72PCT Application No. PCT/US2007/004080, International Preliminary Report on Patentability dated Aug. 28, 2008.73PCT Application No. PCT/US2007/004080, International Search Report and Written Opinion dated May 5, 2008.74PCT Application No. PCT/US2007/004082, International Preliminary Report on Patentability dated Dec. 31, 2008.75PCT Application No. PCT/US2007/004082, International Search Report and Written Opinion dated Nov. 10, 2008.76PCT Application No. PCT/US2007/004083, International Preliminary Report on Patentability dated Mar. 12, 2009.77PCT Application No. PCT/US2007/004083, International Search Report and Written Opinion dated Sep. 4, 2008.78PCT Application No. PCT/US2008/005335, International Preliminary Report on Patentability dated May 29, 2009.79PCT Application No. PCT/US2008/005335, International Search Report and Written Opinion dated Dec. 8, 2008.80PCT Application No. PCT/US2008/005336, International Preliminary Report on Patentability dated Dec. 28, 2009.81PCT Application No. PCT/US2008/005336, International Search Report and Written Opinion dated Oct. 9, 2008.82Performance and Power Analysis of Globally Asynchronous Locally Synchronous Multi-Processor Systems, Zhiyi Yu et al., Emerging VLSI Technologies And Architectures, 2006. IEEE Computer Society Annual Symposium On Klarlsruhe, Germany, Mar. 2-3, 2006, Piscataway, NJ, USA, IEEE, Mar. 2, 2006 pp. 378-383.83Stack Computers, The New Wave; Koopman, Jr., Phillip; Mountain View Press, La Honda, CA; 1989.84Teilzeitarbeit im Prozessor; Frees, W.; Electronik, WEKA Fachzeitschriftenverlag, Poing, DE, vol. 45, No. 9, Apr. 30, 1996; pp. 100-106.85The Architecture of the SC32 Forth Engine; Hayes et al.; Journal of Forth Application And Research, Institute For Applied Forth Research; Rochester, US; vol. 5, No. 4, 1989, pp. 493-506 (p. 500-501 Fig 3).86The Computer Engineering Handbook; Oklobdzija, Vojin G.; CRC Press, 2002; Chapter 7: Architectures for Low Power.87The Evolution Of Forth; Rather et al; ACM SIGPLAN Notices, vol. 28, No. 3, Mar. 1993.88The PASM Project: A Study of Reconfigurable Parallel Computing; Siegel et al., H.J.; Parallel Architectures, Algorithms and Networks, Jun. 12-14, 1996; pp. 529-536.89The Raw Microprocessor: A Computational Fabric for Software Circuits & General-Purpose Programs; Agarwal et al., IEEE Micro, IEEE Service Center, vol. 22, No. 2, Mar. 2002; pp. 25-35.90U.S. Appl. No. 10/365,089, Feb. 12, 2003, Swarztrauber.91U.S. Appl. No. 11/355,495, Interview Summary dated Nov. 18, 2008.92U.S. Appl. No. 11/355,495, Interview Summary dated Sep. 29, 2010.93U.S. Appl. No. 11/355,495, Notice of Allowance dated Nov. 2, 2010.94U.S. Appl. No. 11/355,495, Office Action dated Apr. 20, 2010.95U.S. Appl. No. 11/355,495, Office Action dated Feb. 2, 2009.96U.S. Appl. No. 11/355,495, Office Action dated Jun. 10, 2008.97U.S. Appl. No. 11/355,495, Office Action dated Oct. 3, 2007.98U.S. Appl. No. 11/355,495, Office Action dated Sep. 24, 2009.99U.S. Appl. No. 11/355,513, Interview Summary dated Oct. 12, 2010.100U.S. Appl. No. 11/355,513, Notice of Allowance dated Nov. 3, 2010.101U.S. Appl. No. 11/355,513, Office Action dated Dec. 28, 2009.102U.S. Appl. No. 11/355,513, Office Action dated Jul. 22, 2010.103U.S. Appl. No. 11/355,513, Office Action dated May 1, 2009.104U.S. Appl. No. 11/355,513, Office Action dated Sep. 25, 2008.105U.S. Appl. No. 11/441,784, Amendment Considered Notice dated Apr. 15, 2010.106U.S. Appl. No. 11/441,784, Interview Summary dated Nov. 9, 2009.107U.S. Appl. No. 11/441,784, Notice of Allowance dated Jan. 27, 2010.108U.S. Appl. No. 11/441,784, Office Action dated Feb. 19, 2008.109U.S. Appl. No. 11/441,784, Office Action dated Mar. 17, 2010.110U.S. Appl. No. 11/441,784, Office Action dated Nov. 27, 2007.111U.S. Appl. No. 11/441,784, Office Action dated Nov. 7, 2008.112U.S. Appl. No. 11/441,784, Restriction Requirement dated Aug. 21, 2007.113U.S. Appl. No. 11/441,812, Notice of Allowance dated Oct. 21, 2010.114U.S. Appl. No. 11/441,812, Office Action dated Apr. 2, 2009.115U.S. Appl. No. 11/441,812, Office Action dated Aug. 21, 2007.116U.S. Appl. No. 11/441,812, Office Action dated Jan. 15, 2010.117U.S. Appl. No. 11/441,812, Restriction Requirement dated Jul. 10, 2008.118U.S. Appl. No. 11/441,818, Notice of Allowance dated Dec. 9, 2010.119U.S. Appl. No. 11/441,818, Office Action dated Apr. 1, 2009.120U.S. Appl. No. 11/441,818, Office Action dated Jan. 5, 2010.121U.S. Appl. No. 11/441,818, Office Action dated Jul. 10, 2008.122U.S. Appl. No. 11/441,818, Office Action dated Sep. 5, 2007.123U.S. Appl. No. 11/653,187, Office Action dated Jul. 23, 2010.124U.S. Appl. No. 11/653,187, Office Action dated Mar. 13, 2009.125U.S. Appl. No. 11/653,187, Office Action dated Nov. 3, 2009.126U.S. Appl. No. 11/653,187, Restriction Requirement dated Oct. 24, 2008.127U.S. Appl. No. 11/741,649, Notice of Allowance dated Feb. 27, 2009.128U.S. Appl. No. 11/741,649, Office Action dated May 12, 2008.129U.S. Appl. No. 11/741,659, Notice of Allowance dated Jun. 9, 2010.130U.S. Appl. No. 11/741,659, Office Action dated Dec. 29, 2008.131U.S. Appl. No. 11/741,659, Office Action dated Sep. 16, 2009.132U.S. Appl. No. 11/810,183, Office Action dated Jun. 23, 2008.133U.S. Appl. No. 12/803,652, Office Action dated Sep. 22, 2010.134Use IRAM For Rasterization, Kang Y et al., Image Processing, 1998, ICIP 98. Proceedings. 1998; International Conference on Chicago, IL, USA. Oct. 4-7, 1998, Los Alamitos, CA, USA, IEEE Comput. Soc. US, vol. 3, Oct. 4, 1998, pp. 1010-1013.135VBScript Looping Statements; W3Schools; www.w3schools.com/vbscript/vbsript�looping.asp; Jul. 2000.136XP-002488692 (2.1.3 Adressierungsarten und Befehlsformate); Flik, T.; 2 Der Mikroprozessortechnik; 2001, Springer, Berlin; ISBN: 3-540-42042-8; pp. 76-84.Classifications U.S. Classification712/11, 712/16, 712/10International ClassificationG06F3/00, G06F15/76Cooperative ClassificationG06F9/5044, G06F9/5066European ClassificationG06F9/50C2, G06F9/50A6HLegal EventsDateCodeEventDescriptionDec 12, 2014REMIMaintenance fee reminder mailedAug 2, 2013ASAssignmentOwner name: ARRAY PORTFOLIO LLC, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VNS PORTFOLIO LLC;REEL/FRAME:030935/0747Effective date: 20130123Apr 25, 2013ASAssignmentOwner name: ARRAY PORTFOLIO LLC, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MOORE, CHARLES H.;GREENARRAYS, INC.;REEL/FRAME:030289/0279Effective date: 20130127Mar 5, 2009ASAssignmentOwner name: TECHNOLOGY PROPERTIES LIMITED LLC, CALIFORNIAFree format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;REEL/FRAME:022353/0124Effective date: 20060419Owner name: TECHNOLOGY PROPERTIES LIMITED LLC,CALIFORNIAFree format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100311;REEL/FRAME:22353/124Free format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100408;REEL/FRAME:22353/124Free format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100422;REEL/FRAME:22353/124Free format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100504;REEL/FRAME:22353/124Free format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;US-ASSIGNMENT DATABASE UPDATED:20100520;REEL/FRAME:22353/124Free format text: LICENSE;ASSIGNOR:VNS PORTFOLIO LLC;REEL/FRAME:22353/124Apr 25, 2008ASAssignmentOwner name: VNS PORTFOLIO LLC, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TECHNOLOGY PROPERTIES LIMITED;REEL/FRAME:020856/0008Effective date: 20080423Owner name: VNS PORTFOLIO LLC,CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TECHNOLOGY PROPERTIES LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100504;REEL/FRAME:20856/8Aug 2, 2004ASAssignmentOwner name: TECHNOLOGY PROPERTIES, LTD., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOORE, CHARLES H.;REEL/FRAME:015657/0652Effective date: 20040619RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services