Source: http://www.google.com/patents/US5203006?dq=6,163,776
Timestamp: 2016-02-12 10:39:34
Document Index: 462083599

Matched Legal Cases: ['art 27', 'art 27', 'art 27', 'art 50', 'art 51', 'art 50', 'art 51', 'art 27', 'art 50', 'art 51', 'art 50', 'art 50', 'art 51', 'art 51', 'art 50']

Patent US5203006 - System for selecting next instruction address between unit incremented ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA microprogram branching method and apparatus generate a continue address by successively incrementing an address, generate a branch address by referring to a branch address table depending on predetermined branch conditions, where the branch address table prestores branch addresses, discriminate whether...http://www.google.com/patents/US5203006?utm_source=gb-gplus-sharePatent US5203006 - System for selecting next instruction address between unit incremented address and address from table specified by operating condition signalsAdvanced Patent SearchPublication numberUS5203006 APublication typeGrantApplication numberUS 07/338,823Publication dateApr 13, 1993Filing dateApr 17, 1989Priority dateApr 22, 1988Fee statusPaidAlso published asDE68925060D1, EP0338564A2, EP0338564A3, EP0338564B1Publication number07338823, 338823, US 5203006 A, US 5203006A, US-A-5203006, US5203006 A, US5203006AInventorsTakayoshi TaniaiOriginal AssigneeFujitsu LimitedExport CitationBiBTeX, EndNote, RefManPatent Citations (17), Non-Patent Citations (4), Referenced by (11), Classifications (7), Legal Events (5) External Links: USPTO, USPTO Assignment, EspacenetSystem for selecting next instruction address between unit incremented address and address from table specified by operating condition signals
US 5203006 AAbstract
A microprogram branching method and apparatus generate a continue address by successively incrementing an address, generate a branch address by referring to a branch address table depending on predetermined branch conditions, where the branch address table prestores branch addresses, discriminate whether or not a branch is to be made depending on the predetermined branch conditions and obtaining a discrimination result, select the continue address normally and selecting the branch address when the discrimination result indicates that the branch is to be made, and output a data which is read out from an address of a main memory depending on the selected address, where the main memory prestores microprograms.
1. A microprogram branching method comprising the steps of:generating a next microinstruction address by successively incrementing an address of current microinstruction; generating a branched next microinstruction address from a branch address table based on predetermined operating condition signals, said branch address table prestoring a plurality of branch addresses in correspondence with operating condition signals; discriminating whether or not a branch is to be made depending on the predetermined operating condition signals and obtaining a discrimination result; selecting the next microinstruction address normally and selecting the branched next microinstruction address when the discrimination result indicates that the branch is to be made; and outputting data from an address location of a main memory depending on the selected address, said main memory prestoring microprograms. 2. The microprogram branching method as claimed in claim 1 wherein said selecting step designates the data which is to be read out from the main memory based on the selected address and said output step outputs said data based on the discrimination result when said discriminating step discriminates certain branch conditions.
3. The microprogram branching method as claimed in claim 2 wherein said selecting step selects the data from the main memory based on said selected address and said output step outputs said data when a branch, which is presently processed, is an unconditional branch.
4. The microprogram branching method as claimed in claim 1 wherein said latter generating step and said discriminating step respectively use a programmable logic array.
5. The microprogram branching method as claimed in claim 1 which is employed in a microsequencer which controls each part of a direct memory access controller by the microprograms.
6. A microsequencer adaptable to control each part of a direct memory access controller, said microsequencer comprising:memory means for prestoring microprograms; first generating means for generating a next microinstruction address by successively incrementing an address of current microinstruction; a branch address table prestored with a plurality of branch addresses in correspondence with operating condition signals; second generating means for generating a branched next microinstruction address from said branch address table based on predetermined operating condition signals; discriminating means for discriminating whether or not a branch is to be made based on the predetermined operating condition signals and for obtaining a discrimination result; selecting means for selecting the next microinstruction address normally and selecting the branched next microinstruction address when the discrimination result indicates that the branch is to be made; and output means for outputting data which is read out from an address location of said memory means based on the address selected by said selecting means wherein, said second generating means generating said branched next microinstruction address prior to said selecting means selecting an address based on the discriminating result. 7. The microsequencer as claimed in claim 6 wherein said selecting means selects the data from said memory means based on said selected address and said output means outputs said data via said output means based on the discrimination result when said discriminating means discriminates certain branch conditions.
8. The microsequencer as claimed in claim 7 wherein said selecting means selects the data from said memory means based on said selected address and said output means outputs said data via said output means when a branch which is presently processed is an unconditional branch.
9. The microsequencer as claimed in claim 6 wherein said second generating means and said discriminating means are respectively made up of a programmable logic array.
10. The microsequencer as claimed in claim 6 wherein said memory means comprises a read only memory.
11. The microsequencer as claimed in claim 6 wherein said memory means comprises a read only memory and said output means comprises a register for storing an output data of said read only memory.
The present invention generally relates to microprogram branching methods and microsequencers employing such microprogram branching methods, and more particularly to a microprogram branching method and a microsequencer employing the microprogram branching method for realizing a high-speed branch process with a reduced number of program steps. The present invention is suited for application to a direct memory access controller (DMAC) which employs an internal control system using microprograms.
Generally, when constructing a microcomputer system, various peripheral large scale integrated circuits (LSIs) are required in addition to a central processing unit (CPU), and the DMAC is one of such peripheral LSIs. With the increase of the number of bits of the CPU to 16 or 32 bits, for example, there is now a demand for high performance DMACs which have a large number of functions. For this reason, there are proposed DMACs which employ the internal control system using microprograms, and the design facility and flexibility of the DMACs are improved together with the improved functions thereof.
FIG. 1 shows an essential part of an example of a conventional DMAC, that is, a microsequencer of the conventional DMAC. In FIG. 1, the microsequencer includes a micro read only memory (ROM) 10 which stores microprograms, an increment circuit 11 which generates a continue address CA by incrementing (adding +1 to) an address which is presently executed, an address register 12 which latches the continue address CA, a start address generating circuit 13 which generates a predetermined start address SA in response to a predetermined start signal START, a discriminating circuit 14 which discriminates whether or not a branch is to be made depending on various predetermined branch conditions, and a selection circuit 15 which operates responsive to a discrimination result obtained in the discriminating circuit 14. The selection circuit 15 normally selects the continue address CA, selects the start address SA when the start signal START is received, and selects the data (a branch address JA ') obtained from the micro ROM 10 when the branch is to be made.
Normally, according to this microsequencer, the data within the micro ROM 10 is successively obtained depending on the continue address CA and a required operation is carried out in an operation execution part (not shown) so as to carry out various functions of the DMAC. In addition, the branch address JA ' is selected depending on an operation information obtained from the operation execution part or status information (so-called branch conditions) obtained from various registers (not shown), and a branch process is carried out by executing a predetermined sub program indicated by the branch address JA '.
The branch process is carried out as follows, for example. That is, when the discriminating circuit 14 determines the branch conditions after examining the branch conditions and the data read out from the micro ROM 10 in an arbitrary step, the selection circuit 15 selects the branch address JA ' at this point in time and a new branch address JA ' is read out from the address of the micro ROM 10 indicated by the branch address JA '. Then, the micro ROM 10 is addressed by the new branch address JA ' and the process advances to the data processing of the branch address.
However, in the conventional DMAC, the branch address information is stored in the same microprogram. For this reason, when a branch is to be made, for example, an addressing operation must be carried out in duplicate by once obtaining the branch address JA ' from the microprogram and then obtain the new branch address JA ' for designating the sub program based on the previously obtained branch address JA '. In other words, there is a problem in that the efficiency of the branch process is poor.
FIG. 2 shows an example of the branch addresses stored in the micro ROM 10. For example, a branch instruction "JMP A(20)" at an address "10" instructs a branch to an address "20" when certain branch conditions are satisfied. When the branch is made, a branch instruction "JMP B(30)" instructs a branch to an address "30" when certain branch conditions are satisfied. In this typical example, it takes three clock cycles to process the two branch instructions as may be seen from FIGS. 3(A) through 3(C). FIG. 3(A) shows a clock signal CLK, where P and D respectively denote precharge and discharge times of the micro ROM 10. FIGS. 3(B) and 3(C) respectively show the address ADR and the data DATA.
Especially in the case of recent DMACs which are provided with a plurality of kinds of transfer functions, there is a need to frequently carry out a branch process to switch the functions. Hence, the above described problem is particularly notable in this case.
Accordingly, it is a general object of the present invention to provide a novel and useful microprogram branching method and a microsequencer employing the microprogram branching method in which the problems described above are eliminated.
Another and more specific object of the present invention is to provide a microprogram branching method comprising the steps of generating a continue address by successively incrementing an address, generating a branch address by referring to a branch address table depending on predetermined branch conditions, where the branch address table prestores branch addresses, discriminating whether or not a branch is to be made depending on the predetermined branch conditions and obtaining a discrimination result, selecting the continue address normally and selecting the branch address when the discrimination result indicates that the branch is to be made, and outputting a data which is read out from an address of a main memory depending on the selected address, where the main memory prestores microprograms. According to the microprogram branching method of the present invention, it is possible to carry out a search operation to search for a branch address in parallel with an operation of discriminating whether or not a branch is to be made because the branch address is held separately from the main memory, and only one addressing of the main memory is needed when the branch is to be made. For this reason, the efficiency of the branch process is improved and the processing speed is improved thereby.
Still another object of the present invention is to provide a microsequencer adaptable to control each part of a direct memory access controller, comprising memory device for prestoring microprograms, first generating device for generating a continue address by successively incrementing an address, a branch address table which prestores branch addresses, second generating device for generating a branch address by referring to the branch address table depending on predetermined branch conditions, discriminating device for discriminating whether or not a branch is to be made depending on the predetermined branch conditions and for obtaining a discrimination result, selecting device for selecting the continue address normally and selecting the branch address when the discrimination result indicates that the branch is to be made, and output device for outputting a data which is read out from an address of the memory device depending on the address selected by the selecting device. The advantageous features referred above are particularly notable when the present invention is applied to a DMAC involving a large number of branch processes.
FIG. 1 is a system block diagram showing an essential part of an example of a conventional DMAC;
FIG. 2 shows an example of branch addresses stored in a micro ROM in the microsequencer of the conventional DMAC shown in FIG. 1.
FIGS. 3(A) through 3(C) are timing charts for explaining branch processes shown in FIG. 2;
FIG. 4 is a system block diagram showing a first embodiment of a microsequencer according to the present invention for explaining an operating principle of the present invention;
FIG. 5 is a system block diagram showing a second embodiment of the microsequencer according to the present invention;
FIG. 6 is a system block diagram showing an essential part of a DMAC together with the microsequence shown in FIG. 5;
FIG. 7 is a system block diagram generally showing a construction of the DMAC;
FIG. 8 is a system block diagram showing an embodiment of a branch address generating circuit of the microsequencer shown in FIG. 6;
FIG. 9 is a system block diagram showing an embodiment of a discriminating circuit of the microsequencer shown in FIG. 6;
FIG. 10 shows an embodiment of a relationship between input and output signals of the branch address generating circuit shown in FIG. 8;
FIG. 11 shows an embodiment of a relationship between input and output signals of the discriminating circuit shown in FIG. 9; and
FIG. 12 shows a flow chart for the branching method.
FIG. 4 shows a first embodiment of a microsequencer according to the present invention. This embodiment of the microsequencer employs a first embodiment of a microprogram branching method according to the present invention. In FIG. 4, the microsequencer includes a main memory 21, a first address generator 22, a branch (jump) address table 23, a second address generator 24, a discriminator 25, a selector 26, and an output part 27. The first address generator 22 generates a continue address which is incremented by one from an address which is presently executed. The branch address table 23 stores branch (jump) addresses. The second address generator 24 refers to the branch address table 23 depending on predetermined branch conditions and generates a branch address. The discriminator 25 discriminates whether or not a branch is to be made depending on the predetermined branch conditions. The selector 26 operates based on a discrimination result of the discriminator 25, and normally selects the continue address and selects the branch address when the branch is to be made. The output part 27 obtains and outputs the data from a corresponding address within the main memory 21 dependent on the continue address or the branch address selected by the selector 26.
The second address generator 24 refers to the branch address table 23 and generates the branch address in parallel to the discriminator 25 which discriminates whether or not the branch is to be made. When the branch is to be made, the selector 26 selects the branch address and this branch address is used to output the data at the branch address of the main memory 21 in one addressing of the output part 27. Therefore, only one addressing is required at the time when the branch is to be made and the efficiency of the branch process is improved, thereby enabling a high-speed operation of the microsequencer.
Next, a description will be given of a second embodiment of the microsequencer according to the present invention, by referring to FIG. 5. In FIG. 5, a microsequencer 30 which constitutes a part of a direct memory access controller (DMAC) is supplied with various signals Fa through Fn indicative of the branch conditions from other parts of the DMAC which are not shown.
FIG. 6 shows an essential part of the DMAC together with the microsequencer 30. In FIG. 6, a circuit group 31 includes an error test circuit 31a for making an error check on a transfer mode which is to be used, a setting circuit 31b for setting the transfer conditions, and registers 31c through 31e for storing various status information and exception process information. Output signals of the circuit group 31 are supplied to the microsequencer 30 as the signals Fa through Fn.
Although omitted in FIG. 6, the DMAC actually has an operation execution part, a bus input/output control part, a first-in-first-out (FIFO) unit, an input/output buffer and the like.
FIG. 7 shows an essential part of the DMAC including the microsequencer 30 which controls each part of the DMAC by the microprograms. The DMAC includes the microsequencer 30, a register part 50, a PLA part 51, a request handler 52, an arithmetic logic unit (ALU) 53, a data handler 54, and an internal data bus 55. For example, the register part 50 includes a transfer mode register, an operation definition register and the like. The request handler 52 carries out various operations including determination of priorities of transfer requests, starting an internal process of the DMAC to inform the transfer request to each part of the DMAC and the like. The internal data bus 55 is used for transferring internal information such as transferring an output data of the PLA part 51 to the data handler 54. The ALU 53 carries out an addition or subtraction of the address and the byte count. The data handler 54 is connected to a system bus (not shown) and controls the exchange of signals between the DMAC and external devices coupled thereto. The central processing unit (CPU, not shown), the memory (not shown), the input/output interface (not shown) and the like of a data processing system which includes the DMAC are connected to the system bus.
Returning now to the description of FIG. 5, the microsequencer 30 has a micro ROM 32, an increment circuit 33a, an address latch 33b, a branch address table 34, a branch address generating circuit 35, a discriminating circuit 36, a selection circuit 37, and a data register 38. The increment circuit 33a functions as the first generator 22 shown in FIG. 4 and generates a continue address CA which is incremented by one from an address which is presently executed. The address latch 33b latches the continue address CA obtained from the increment circuit 33a. The branch address table 34 stores the branch addresses. The branch address generating circuit 35 refers to the branch address table 34 depending on signals Fa through Fn which are used as predetermined branch conditions and a read out data FD, and generates a corresponding branch address as a branch address JA. In other words, the branch address generating circuit 35 functions as the second address generator 24 shown in FIG. 4. The discriminating circuit 36 discriminates the whether or not the branch is to be made based on the signals Fa through Fn (predetermined branch conditions), the read out data FD and the like and outputs a signal SJ indicative of the discrimination result. The discriminating circuit 36 functions as the discriminator 25 shown in FIG. 4. The selection circuit 37 normally selects the continue address CA and selects the branch address JA when the signal SJ indicates that the branch is to be made. The selection circuit 37 functions as the selector 26 shown in FIG. 4. The data register 38 holds the data obtained from the micro ROM 32, and the micro ROM 32 and the data register 38 constitute the output part 27 shown in FIG. 4.
Next, a description will be given of an operation of this embodiment (see FIG. 12). Generally, an initial setting of the DMAC is made by the CPU and the DMAC obtains an exclusive right to use the system bus from the CPU to control a data transfer between the input/output interface and the memory, for example. The DMAC also selects various transfer modes depending on a content of the initial setting and carries out processes such as various exception processes which include interrupt processes and various error processes. For this reason, based on the initial setting made from the CPU and the status information obtained from the input/output device and the memory, for example, the DMAC generates the signals Fa through Fn for use in selecting the mode and branching to various processes and also carries out appropriate processes by reading out required data depending on the signals Fa through Fn.
In other words, while the microsequencer 30 is operating, the discriminating circuit 36 discriminates whether or not the branch is to be made depending on the signals Fa through Fn, and the selection circuit 37 selects the continue address CA when the discriminating circuit 36 discriminates that no branch is to be made. Accordingly, the microsequencer 30 obtains and outputs microprograms MP step by step and the operation execution part (not shown) successively carries out processes with respect to the obtained data.
On the other hand, when the discriminating circuit 36 discriminates that the branch is to be made, the selection circuit 37 selects the branch address JA in response to the signal SJ which is obtained from the discriminating circuit 36. The branch address JA is mapped from the branch address table 34 in parallel to the discrimination operation of the discriminating circuit 36, and is obtained as the branch address JA when the discriminating circuit 36 discriminates that no branch is to be made. Hence, the operations carried out from a time when the branch is to be made to a time when the branch address JA is selected are carried out approximately at the same time, and as a result, a data corresponding to the branch address is immediately obtained from the microprogram MP after the branch is completed. That is, according to this embodiment, it is possible to advance to the processing of the branch address in one operation without having to carry out first and second operations as in the conventional case, the first operation being to obtain the branch address from the microprogram MP after the branch and the second operation being to address the microprogram MP by the obtained branch address and to obtain the data at the branch address. In addition, it is possible to select an appropriate address from the plurality of branch addresses by referring to the branch address table 34, whereas it is only possible to select from two addresses in the conventional case. Therefore, it is possible to improve the efficiency of the branch process and increase the processing speed. These advantageous features of this embodiment are particularly notable when applied to a DMAC involving a large number of conditional branch processes.
In the conventional case, the number of program steps is increased by the need to make two addressings, but this embodiment requires only one addressing. Moreover, the number of program steps can be reduced considerably because the table of the branch addresses is provided outside of the program.
FIGS. 8 and 9 respectively show an embodiment of the branch address generating circuit 35 and an embodiment of the discriminating circuit 36. The branch address generating circuit 35 and the discriminating circuit 36 are respectively constituted by programmable logic arrays (PLAs).
First, a description will be given of signals supplied to the branch address generating circuit 35 shown in FIG. 8. Signals MSCD0 through MSCD4 are output signals of the micro ROM 32 which designate the kind of branch instruction and are obtained via the data register 38. In this embodiment, it is possible to discriminate 128 kinds of conditions from "00000" to "11111" by a field of the five bits. A configuration error signal MSCNFEX indicates that an abnormality exists in the initial setting (register setting made by the user) of the DMAC and that the DMAC is inoperative. This configuration error signal MSCNFEX is output from a test circuit (not shown). Operation mode signals OM0 and OM1 indicate a part of the content of the transfer mode register of the register part 50 which is initially set in a field of two bits. Because the process of the DMAC differs depending on whether the operation mode is a register direct, sequential descriptor chain or a link descriptor chain, the operation mode signals OM0 and OM1 are supplied to the branch address generating circuit 35 to discriminate the conditions. A signal MSFINALX indicates a termination of the DMA transfer and is outputted from the PLA part 51 which carries out a process in parallel to the microsequencer 30. The branch address generating circuit 35 generates an address for carrying out the termination process responsive to the signal MSFINALX when predetermined conditions are satisfied. A signal MSBTENDX indicates a termination of all of the transfers of one block of descriptors, and thus, this signal MSBTENDX has a meaning only in the descriptor chain mode in which the signals OM0 and OM1 have a value "1X". Device type signals DTYP0 and DTYP1 indicate a part of the content of the operation definition register of the register part 50 which is initially set in a field of two bits. The device type signals DTYP0 and DTYP1 designate the type of device connected to the DMAC. Because the internal process of the DMAC differs depending on the device type, the device type signals DTYP0 and DTYP1 are supplied to the branch address generating circuit 35 to discriminate the conditions.
A source type signal STP and a destination type signal DTP respectively indicate a part of the content of the operation definition register in a field of one bit. The signals STP and DTP indicate whether an input/output interface or a memory is connected to the DMAC. Because the internal process of the DMAC differs depending on whether the input/output interface or the memory is connected to the DMAC, the signals STP and DTP are supplied to the branch address generating circuit 35 to discriminate the conditions. Signals BIU and DIO respectively indicate a part of the content of the transfer mode register in a field of one bit. An operation request signal OREQX is an internal signal for requesting a process with respect to the microsequencer 30 from the request handler 52 of the DMAC. Signals OCODE0 and OCODE1 are signals for designating the kind of requested operation. In this embodiment, it is possible to make up to four kinds of process requests to the microsequencer 30 from the request handler 52 because the kinds of requests are designated in a field of two bits. A bus error signal BERRX, an external done signal EDONEX and a slave chip select error signal SCSEX are signals for informing an abnormal termination (exception) to the DMAC. The DMAC makes a corresponding abnormal process with a highest priority when these signals BERRX, EDONEX and SCSEX are asserted. Signals MSMA0 through MSMA8 are output from the branch address generating circuit 35.
FIG. 10 shows an embodiment of a relationship between the input and output signals of the branch address generating circuit 35 shown in FIG. 8. In FIG. 10, the same signal designations are used as in FIG. 8, and a symbol "X" denote a "don't care".
Next, a description will be given of signals supplied to the discriminating circuit 36 shown in FIG. 9. A branch flag signal JUMPFX indicates whether or not a code (MSCD0 through MSCD4) outputted from the microsequencer 30 is valid, that is, whether or not a branch is to be made. An access error signal MSACEX is a signal for informing an error which occurs when a transfer is started in a channel which corresponds to a channel in which an exception process remains to be made. In other words, the access error signal MSACEX indicates that the user has made an access to a register of the DMAC when certain conditions are not satisfied. For example, when starting a transfer in a channel, the channel must be made active by writing an information "1" in a start bit of a register of the register part 50 which corresponds to the channel, but when an exception process remains to be made an access error is generated by discriminating that an error recovery of a previously made transfer has not been made. A continue signal CONTINX indicates that a process which is presently executed is re-executed, and this continue signal CONTINX is output from the PLA part 51 which carries out the process in parallel to the microsequencer 30. For example, when the process of the source is presently carried out and and the continue signal CONTINX is asserted, the process of the source is carried out again in the next bus cycle.
A next side signal NEXTS indicates whether the next process is carried out by the source or the destination, and this next side signal NEXTS is output from the PLA part 51 which carries out the process in parallel to the microsequencer 30. Descriptor format signals DF0 and DF1 respectively indicate a part of the content of the transfer mode register of the register part 50 which is initially set in a field of two bits. A transfer/descriptor signal TD indicates whether the process which is presently carried out is a transfer process or a descriptor process, and a source/destination signal SD indicates whether the present process is carried out by the source or the destination. A selection signal INCS indicates an incrementor route (an address obtained by incrementing the present address by one), a selection signal IMDS indicates an immediate route (an address directly designated by the micro ROM 32), and a selection signal MAPS indicates a branch address generating circuit route (an address output from the branch address generating circuit 35).
FIG. 11 shows an embodiment of a relationship between the input and output signals of the discriminating circuit 36 shown in FIG. 9. In FIG. 11, the same signal designations are used as in FIG. 9, and a symbol "X" denote a "don't care".
In FIGS. 8 and 9, the input signals MSCD0 through MSCD4 and JUMPFX to the circuits 35 and 36 correspond to the read out data FD, and the remaining input signals to the circuits 35 and 36 correspond to the signals Fa through Fn.
As a modification of this embodiment, it is also possible to couple the data register 38 and the selection circuit 37 by a path P indicated by a phantom line and make the selection circuit 37 select the signal obtained from this path P depending on the discriminated result in the discrimination circuit 36. For example, the path P is used and the selecting circuit 37 selects the data obtained via the path P when the branch which is presently processed instructs an unconditional branch.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3634883 *Nov 12, 1969Jan 11, 1972Honeywell IncMicroinstruction address modification and branch systemUS3868649 *Jun 26, 1973Feb 25, 1975Fujitsu LtdMicroprogram control systemUS4062058 *Feb 13, 1976Dec 6, 1977The United States Of America As Represented By The Secretary Of The NavyNext address subprocessorUS4179731 *Apr 4, 1977Dec 18, 1979Tokyo Shibaura Electric Co., Ltd.Microprogrammed control systemUS4181938 *Nov 9, 1977Jan 1, 1980Tokyo Shibaura Electric Co., Ltd.Processor deviceUS4338661 *May 21, 1979Jul 6, 1982Motorola, Inc.Conditional branch unit for microprogrammed data processorUS4679141 *Apr 29, 1985Jul 7, 1987International Business Machines CorporationPageable branch history tableUS4691277 *Oct 24, 1984Sep 1, 1987International Business Machines Corp.Small instruction cache using branch target table to effect instruction prefetchUS4763245 *Oct 30, 1985Aug 9, 1988International Business Machines CorporationBranch prediction mechanism in which a branch history table is updated using an operand sensitive branch tableUS4764861 *Feb 7, 1985Aug 16, 1988Nec CorporationInstruction fpefetching device with prediction of a branch destination for each branch count instructionUS4853840 *Jan 5, 1987Aug 1, 1989Nec CorporationInstruction prefetching device including a circuit for checking prediction of a branch instruction before the instruction is executedUS4860199 *Jul 31, 1987Aug 22, 1989Prime Computer, Inc.Hashing indexer for branch cacheUS4943908 *Dec 2, 1987Jul 24, 1990International Business Machines CorporationMultiple branch analyzer for prefetching cache linesUS4984151 *Aug 2, 1988Jan 8, 1991Advanced Micro Devices, Inc.Flexible, next-address generation microprogram sequencerUS4984154 *Dec 19, 1988Jan 8, 1991Nec CorporationInstruction prefetching device with prediction of a branch destination addressUS5058007 *Apr 13, 1990Oct 15, 1991Raytheon CompanyNext microinstruction generator in a microprogram control unitEP0114194A2 *Oct 11, 1983Aug 1, 1984International Business Machines CorporationMicroword generation mechanism utilizing a separate branch decision programmable logic array* Cited by examinerNon-Patent CitationsReference1"Microprogram Control System", J. A. Hirschman et al., IBM Technical Disclosure Bulletin, vol. 22, No. 10, Mar. 1980, pp. 4753-4758.2"Microprogram Control System", Shinichi Okugawa, JP-A-62-186333, Aug. 14, 1987, Patent Abstracts of Japan, vol. 12, No. 34, (P-662) [2882], Feb. 2, 1988.3 *Microprogram Control System , J. A. Hirschman et al., IBM Technical Disclosure Bulletin, vol. 22, No. 10, Mar. 1980, pp. 4753 4758.4 *Microprogram Control System , Shinichi Okugawa, JP A 62 186333, Aug. 14, 1987, Patent Abstracts of Japan, vol. 12, No. 34, (P 662) 2882 , Feb. 2, 1988.* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS5388236 *Oct 25, 1993Feb 7, 1995Mitsubishi Denki Kabushiki KaishaDigital signal processor with multiway branching based on parallel evaluation of N threshold values followed by sequential evaluation of MUS5410660 *Mar 7, 1994Apr 25, 1995Motorola, Inc.System and method for executing branch on bit set/clear instructions using microprogramming flowUS5471597 *Dec 8, 1994Nov 28, 1995Unisys CorporationSystem and method for executing branch instructions wherein branch target addresses are dynamically selectable under programmer control from writable branch address tablesUS5539888 *Jan 6, 1995Jul 23, 1996Unisys CorporationSystem and method for processing external conditional branch instructionsUS6631464 *Jun 10, 1993Oct 7, 2003Fujitsu LimitedInstruction pipeline with a branch prefetch when the branch is certainUS6851046Nov 13, 2001Feb 1, 2005Globespanvirata, Inc.Jumping to a recombine target address which is encoded in a ternary branch instructionUS7577818 *May 6, 2002Aug 18, 2009Nxp B.V.Microprocessor program addressing arrangement having multiple independent complete address generatorsUS7725698 *Jan 26, 2005May 25, 2010Fujitsu LimitedOperation apparatus having sequencer controlling states of plurality of operation units and operation apparatus control method thereforUS20020169939 *May 6, 2002Nov 14, 2002Wolfram DrescherAddress-generating arrangementUS20060004999 *Jan 26, 2005Jan 5, 2006Miyoshi SaitoOperation apparatus and operation apparatus control methodCN100405353CFeb 16, 2005Jul 23, 2008富士通株式会社Operation apparatus and operation apparatus control method* Cited by examinerClassifications U.S. Classification711/213, 712/243, 712/E09.012International ClassificationG06F9/26, G06F9/22Cooperative ClassificationG06F9/264European ClassificationG06F9/26N1Legal EventsDateCodeEventDescriptionApr 17, 1989ASAssignmentOwner name: FUJITSU LIMITED, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:TANIAI, TAKAYOSHI;REEL/FRAME:005064/0679Effective date: 19890411Sep 20, 1996FPAYFee paymentYear of fee payment: 4Sep 25, 2000FPAYFee paymentYear of fee payment: 8Sep 8, 2004FPAYFee paymentYear of fee payment: 12Dec 12, 2008ASAssignmentOwner name: FUJITSU MICROELECTRONICS LIMITED, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021998/0645Effective date: 20081104Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021998/0645Effective date: 20081104RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services