Source: http://www.google.com/patents/US5821761?dq=6,455,937
Timestamp: 2015-01-25 11:36:23
Document Index: 377540410

Matched Legal Cases: ['art 306', 'art 306', 'art 306', 'art 15', 'art 306', 'art 306', 'art 15', 'art 15', 'art 306', 'art 306', 'art 306']

Patent US5821761 - Apparatus detecting an IC defect by comparing electron emissions from two ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsTest patterns are applied to an IC under test under a test pattern address by which the first fail is caused and under other test pattern addresses. A defect candidate area is moved to the position where a charged particle beam can scan the area and defect candidate wiring portions are specified. A potential...http://www.google.com/patents/US5821761?utm_source=gb-gplus-sharePatent US5821761 - Apparatus detecting an IC defect by comparing electron emissions from two integrated circuitsAdvanced Patent SearchPublication numberUS5821761 APublication typeGrantApplication numberUS 08/781,836Publication dateOct 13, 1998Filing dateJan 10, 1997Priority dateJul 18, 1994Fee statusLapsedAlso published asDE19526194A1, DE19526194C2, US5592100, US5757198Publication number08781836, 781836, US 5821761 A, US 5821761A, US-A-5821761, US5821761 A, US5821761AInventorsSoichi Shida, Hiroshi Kawamoto, Hironobu NiijimaOriginal AssigneeAdvantest CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (10), Referenced by (14), Classifications (6), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetApparatus detecting an IC defect by comparing electron emissions from two integrated circuitsUS 5821761 AAbstract Test patterns are applied to an IC under test under a test pattern address by which the first fail is caused and under other test pattern addresses. A defect candidate area is moved to the position where a charged particle beam can scan the area and defect candidate wiring portions are specified. A potential data of the specified wiring is acquired for each of the test patterns and stored in a memory. This process is process performed by sequentially stepping back the stop test pattern addresses. Then, a potential data of the specified wiring in thee specified area is similarly acquired for non-defect IC. The respective potential data of the IC under test and the non-defect IC are compared to locate the mismatch test pattern address and wiring.
What is claimed is: 1. An apparatus for detecting an IC defect using a charged particle beam comprising:means for sequentially applying test patterns to an IC under test or a second IC one test pattern at a time, one test pattern having been applied to the IC or second IC being updated when the subsequent one test pattern is applied to the IC or second IC; means for going back test pattern addresses one address by one address from said preset test pattern address to a predetermined test pattern address, and acquiring data of a potential contrast image with regard to said IC under test or said second IC at every test pattern address between said preset test address and said predetermined test pattern address by stopping the test pattern applied to the IC under test or the second IC from being updated at the corresponding test pattern address, and irradiating a charged particle beam to a specified area of the IC under test or second IC while the test pattern stopped from being updated is applying, to detect a secondary electron emission; potential data acquisition means for acquiring a binary value potential data of a specified wiring portion in said specified area of said IC under test or said second IC from each of the potential contrast image data of the IC under test or the second IC at each of the test pattern addresses at which the update of the test pattern was stopped, each of the acquired binary value potential data being logical H or L; conversion table means, supplied with the binary value potential data from said potential data acquisition means in order of the test pattern addresses, for converting it to a numeric value, said conversion table being constructed such that it outputs different numerical values depending upon logical values H and L and outputs different numerical values depending upon respective test pattern addresses, said numerical values being selected so that the sum of the numerical values outputted from said conversion table means in response to the logical values H or L of a series of the acquired binary value potential data is different if the series of the acquired binary value potential data is different from another one; summing means for summing the respective numerical values outputted from said conversion table means; comparator means for comparing these summed values for a series of the acquired binary value potential data of the IC under test with the summed value for a series of the acquired binary value potential data of the second IC; and mismatch generating address identification means for identifying, when a mismatch is detected between the summed value of the IC under test and the summed value of the second IC by said comparator means, at which test pattern address said mismatch is produced. 2. The apparatus as recited in claim 1 further comprising:a difference data acquisition means for acquiring two potential contrast image data of said IC under test under two different conditions of operation thereof at each of the test pattern address at which the update of the applied test pattern was stopped, thereby to obtain a difference between the two potential contrast image data, and acquiring two potential contrast image data of said second IC under said two different conditions of operation thereof at each of the test pattern addresses at which the update of the applied test pattern was stopped, thereby to obtain a difference between the two potential contrast image data, and wherein the difference image data of the IC under test and the second IC are used as the potential data thereof, respectively. Description
This application is a division of application 08/640,437, filed Apr. 30, 1996, now abandoned which is a division of application Ser. No. 08/503,003, filed Jul. 17, 1995, now abandoned.
In order to identify a defect portion in an IC, an IC defect analyzing apparatus utilizing a charged particle beam has been used. In this IC defect analyzing apparatus, a charged particle beam such as an electron beam is irradiated to a chip of an IC under test (DUT=Device Under Test hereinafter), and amount of a secondary electron emission from a wiring pattern portion formed on the IC chip is measured to know a potential of the wiring pattern. Also in the IC defect analyzing apparatus, the surface of the IC chip is scanned by a charged particle beam, and the potential state of the scanned area is acquired as a potential contrast image and displayed such that a low potential portion of the wiring pattern is displayed as white (amount of secondary electron emission is large) and a high potential portion is displayed as black (amount of secondary electron emission is small). Thus a defect portion can be identified from the potential state of a wiring pattern. Such a method for detecting an IC defect using a charged particle beam is shown in U.S. patent application Ser. No. 08/181,584 entitled "IC Analysis System and Electron Beam Probe System and Fault Isolation Method Therefor" filed on Jan. 14, 1994, or U.S. patent application Ser. No. 08/337,230 entitled "Method and Apparatus for Forming a Potential Distribution Image of Semiconductor Integrated Circuit" filed on Nov. 7, 1994.
In the case that a plurality of areas are specified, every time potential contrast image data are acquired for predetermined test pattern addresses, potential contrast image data are acquired for another-specified area by shifting the area sequentially.
According to the other view point of the method of the present invention, it is performed until the stop pattern address reaches a predetermined test pattern address by stepping back the stop test pattern addresses sequentially that the test patterns are sequentially applied to a DUT, the test pattern update is stopped at the stop test pattern address and a charged particle beam is irradiated to the specified area of a DUT to detect a secondary electron emission and to acquire a potential contrast image data (first step). Then, the test patterns are sequentially applied to a second IC, the test pattern update is stopped at the stop test pattern address and a charged particle beam is irradiated to the specified area of the second IC to detect a secondary electron emission and to acquire a potential contrast image data. This process is also performed until the stop pattern address reaches the predetermined test pattern address by stepping back the stop test pattern addresses sequentially (second step). Then, the potential data of the specified portion in the specified area is acquired from the respective potential contrast image data at each of the stop test pattern addresses for the DUT. (third step). Then, the potential data of the specified portion in the specified area is acquired from the respective potential contrast image data at each of the stop pattern addresses for the second IC (fourth step). Then, each of the potential data acquired in the third step is converted to a binary value (fifth step). Each of the potential data acquired in the fourth step is also converted to a binary value (sixth step). At this point, a conversion table (shown in FIG. 9) is used to proceed to the next step. In the conversion table, a numeric value is given in response to each of the logical values H and L (corresponding to the potential data) for each of the reference numbers corresponding to the test pattern addresses. The numeric value is selected so that a series of binary data is converted to a series of numeric value by using the conversion table, then the series of numeric value is accumulated, if even only one of the binary data is different, the accumulated value is also different. Then, using this conversion table, a series of the numeric values corresponding to the series of the binary value potential data acquired in the fifth step is acquired for the DUT (seventh step). Similarly, a series of the numeric values corresponding to the series of the binary potential value acquired in sixth step is acquired for the second IC (eighth step). Then, the series of the numeric values acquired in the seventh step is accumulated (ninth step) and the series of the numeric values acquired in eighth step is accumulated (tenth step). Then, the accumulated value obtained in the ninth step is compared with the accumulated value obtained in the tenth step (eleventh step).
The apparatus of the present invention is constructed to implement each of the methods mentioned above. In other word, in an apparatus for irradiating a charged particle beam to an IC and for detecting a secondary electron emission to acquire a potential contrast image data, a potential data acquisition unit acquiring a potential data associated with a specified wiring potential for each of the applied test patterns for the DUT and the second IC from each of the potential contrast image data of the DUT and the second IC respectively, and comparator for comparing the acquired two potential data are provided.
The potential data acquisition unit takes out data of the specified wiring portion from a potential contrast image data to convert the data to a binary value or takes out data of the specified wiring portion in a potential contrast image data to convert the data to a multi-value data.
In the other view point of the apparatus of the present invention, the apparatus comprises a potential data acquisition unit for acquiring a binary value potential data associated with a specified wiring potential for each of the applied test patterns for the DUT and the second IC and a monitor displaying each potential data of the DUT and the second IC in a waveform for pattern addresses as a common axis.
In the further different view point of the apparatus of the present invention, the apparatus comprises a potential data acquisition unit similar to the potential data acquisition means in the above other view point, a conversion table containing selected numeric values for each of the reference numbers corresponding to the respective pattern addresses and for H and L binary value corresponding to the potential data (FIG. 9), a summing unit for accumulating the respective read numeric value from the conversion table in response to the each potential data for the DUT and the second IC, a comparator comparing the accumulated values, and a mismatch address detecting means for identifying a test pattern address by which a mismatch operation is caused when the comparator unit detects a mismatch.
FIG. 11A and 11B are flow charts showing another embodiment of a method of the present invention.
The test pattern generator 200 furnishes test pattern signals to an IC under test (referred to as DUT=Device Under Test hereinafter) 11 placed in the charged particle beam tester 300. The test pattern generator 200 includes a start switch 201 for starting the generation of the test patterns, a stop switch 202 for stopping the generation of the test patterns at any time, stop pattern setting unit 203, pattern holding unit 204 for stopping the test pattern update operations upon the detection of the test pattern of the test pattern address set in the stop pattern setting unit 203, voltage switching unit 205 for allowing the switching of the operation voltage being applied to the DUT 11 between the normal 5 V and the abnormal 4 V every time the test pattern update is stopped and restarted, and number of patterns controlling unit 206 for controlling the number of generated test patterns. In such a configuration, a start control and a stop control of the test pattern signal generation, and a control for stopping the test pattern update at a particular test pattern address can be carried out. When the test pattern update operation is stopped by the pattern holding unit 204, stop signal generating unit 207 sends a stop signal to the charged particle beam tester 300.
On the other hand, the charged particle beam tester 300 comprises a column 301 for irradiating an electron beam 12 to the DUT 11, a chamber 302 provided under the column 301 in connection with the column 301 for positioning the DUT 11 in the vacuum therein, a stage 303 for moving the DUT 11 in X-Y directions thereon, and a sensor 304 for measuring amount of a secondary electron emission. Further, every time the test pattern generated by the test pattern generator 200 stops at the set pattern address, a detected electric signal of the sensor 304 corresponding to the potential distribution on the DUT 11 under the condition that the stop test pattern is furnished is taken into an image data acquisition apparatus 305. The potential contrast image data taken into the image data acquisition apparatus 305 is displayed on a monitor 306 as an image. The radiation and amount of the radiation (current value) of the electron beam 12, the acceleration voltage, the scanning speed and the scanning area etc. are controlled by a column control 307. The data corresponding to the potential of the wiring for check acquired in the image data acquisition apparatus 305 is stored in mass storage unit 308 for each of non-defect and defect ICs for each test pattern. A part of the data stored in the mass storage unit 308 is transferred to a defect analysis memory 309 piece by piece and a defect data and a non-defect data in the memory 309 are compared by comparator unit, 310. The data transfer to the monitor 306 from the image data acquisition apparatus, the data transfer to the mass storage unit 308 from the image data acquisition apparatus 305, the data transfer to the defect analysis memory 309 from the mass storage unit 308 and the comparison of the data at the comparator 310 are performed in so called CPU 311. Incidentally, the monitor 306, the mass storage unit 308, the defect analysis memory 309, the comparator 310 and the CPU 311 can be arranged as so called an engineering workstation.
FIG. 2 functionally shows the image data acquisition apparatus 305 and the defect analysis memory 309. The image data acquisition apparatus 305 includes a frame memory 305A for storing an image data from a sensor 304 and the frame memory 305A provides the number of addresses corresponding to the number of pixels sufficient to display full screen of a potential contrast image display part 306A of the monitor 306. A tone signal for each pixel of a potential contrast image data is stored in each of the addresses. In other word, an analog voltage signal corresponding to the number of electrons detected by the sensor 304 is converted, for example, to a digital tone signal of 256 levels of 8 bits, and this digital signal is stored in each address of the frame memory 305A corresponding to the irradiated spot of a charged particle beam to acquire an image data. The acquisition of the image data is performed every time the update of the applied test pattern stops at the predetermined test pattern address and the test pattern address at which the update of the applied test pattern is stopped is stepped back sequentially to the prior test pattern address to acquire a potential contrast image data of the DUT 11 in the respective condition that each update stopped test pattern is applied.
For example, test patterns are sequentially applied to a DUT 11 first by an IC tester. Then, the output of the DUT is compared with the corresponding expected value for each test pattern. Then, a test pattern address by which a first mismatch is detected is identified. Alternatively, test patterns are applied to the DUT 11 from a test pattern generator 200 and then the output is compared with the corresponding expected value. The test patterns are updated until a mismatch (fail) is detected. In this state (the first mismatch is detected), the test pattern update is stopped. Then, a charged particle beam is irradiated to the DUT while the update stopped test pattern is applied to the DUT to acquire the potential contrast image data. In the case that the test pattern address of the first fail is obtained from the IC tester, this update stopped test pattern address is set in the stop pattern setting unit 203 and then, the test patterns are applied to the DUT starting from the first test pattern address. When a test pattern address being applied matches the address set in the stop pattern setting unit 203, the pattern holding unit detects this and stops the test pattern update. Under the condition that the update stopped pattern is applied to the DUT 11, a stop signal is sent to the image data acquisition apparatus 305 from the stop signal generating unit 207.
When the potential contrast image data of one screen corresponding to the potential contrast image display part 306A of the monitor 306 is acquired, the image data acquisition apparatus 305 sends an acquisition completion signal to the number of patterns control unit 206. Upon receipt of the acquisition completion signal, the number of patterns control unit 206 decrements by one the stop address set in the stop pattern setting unit 203 and then the test pattern generator 200 generates the test patterns again starting from the first pattern address. Thus, assuming that ADRn is the pattern address of the first fail, as shown in FIG. 3A, the test patterns are generated starting the first test pattern address ADR1 and are applied to the DUT 11 sequentially. When the test pattern of address ADRn is generated, the test pattern update is stopped and a potential contrast image data is acquired in that condition. Then, as shown in FIG. 3B, the test patterns are applied to the DUT 11 again starting from ADR1. When the test pattern of address ADRn-1 (which is the previous address of ADRn) is generated, the test pattern update is stopped and a potential contrast image data is acquired in that condition. Similarly, the successive processes are performed by decrementing the stop address by one and a potential contrast image data is acquired each time.
In summary, as shown in FIG. 4, in the method of the invention, a test pattern address of the first fail is obtained from an IC tester (S1). Then the test patterns are applied to the IC 11 up to the pattern address at which the first fail occurred thereby to make the fail state of the IC 11 occur again (S2). Then, as described above, the IC 11 is moved so that one of the specified defect candidate area can be scanned by a charged particle beam 12 (S3). In this state, a defect candidate portion which is presumed to be associated with the fail within the defect candidate area is specified (S4). In this process, for example, a potential contrast image data of the specified defect candidate area is acquired and displayed on the potential contrast image display part 306A of the monitor 306 as shown in FIG. 2. Then an operator observes the screen and specifies the checking points as A1, A2, A3 and A4 by input means such as a mouse or a light pen on the wiring images presumed from the first fail output pin. By this operation, the addresses AD1, AD2, AD3 and AD4 of the frame memory 305A corresponding to the checking points A1, A2, A3 and A4 respectively are stored in the memory part 15 of the reading means 305B provided on the frame memory 305A.
The reading means 305B reads out the potential data from the checking addresses AD1, AD2, AD3 and AD4 of the frame memory 305A. Each of the potential data read out by the reading unit 305B is converted to a binary value H or L by binary value converting unit 305C which contains a threshold value to determine white or black as necessary and the binary values are stored in the mass storage 308 (S5).
Then a check is made to see if the stepping back of the test pattern address is completed (S6). If not completed, the pattern address in the stop pattern address setting means is decremented by one and the process returns to S5 (S7) as described above. Then the test pattern of address ADRn-1 is applied to the DUT 11 and the potential data in the addresses AD1, AD2, AD3 and AD4 corresponding to the specified portions A1, A2, A3 and A4 respectively in the acquired potential contrast image data are acquired and stored in the mass storage unit 308. Similarly, the stop test pattern address is decremented by one and the potential data of the specified portions A1-A2 i.e., addresses AD1-AD4 under the decremented stop pattern address are stored in the mass storage unit 308. In the practical way, when the acquired potential data are stored to some extent in the memory of CPU 311, those data are usually transferred in batch to the mass storage unit 308.
In step Ss, if no remaining defect candidate area, the process proceeds to the data acquisition for a non-defect IC. A non-defect IC of the same kind as the DUT 11 is placed on the XY stage 303. The position of the non-defect IC is moved by utilizing the position information obtained for acquiring the potential data of the previous defect IC (DUT 11). That is, the position of the non-defect IC is moved to a position of the area corresponding to the defect candidate area for the defect IC where the potential data can be acquired (S10). The potential data of the non-defect IC is acquired from the same portion corresponding to the defect candidate portion (wiring) of the defect candidate area in the defect IC for each of the same test pattern address and then the data is stored in the mass storage unit 308 (S11). Then, a check is made to see if the step back of the test pattern address is completed (S12). If not completed, the stop test pattern address is decremented by one and the process returns to step S11 (S13). In such a manner, when the potential data of the respective wiring in the area of non-defect IC corresponding to the defect candidate area of the defect IC is acquired for each stop test pattern address, a check is made to see if there is any remaining area (S13). If there is any remaining area corresponding to the defect candidate area, a next area is specified and the process returns to step S11 (S15).
In such a manner, when the potential data for each portion of each area of the non-defect IC corresponding to the defect candidate portion of the defect candidate area is acquired, defect IC data is compared with the non-defect IC data (S16). This comparison is performed between the data of the corresponding portions of the corresponding areas for each pattern address. An appropriate amount of data is transferred to the defect analysis memory 309 from the mass storage unit 308 and the comparison is performed by the comparator 310. The defect analysis memory 309 is organized as shown in FIG. 2 such that each binary converted potential data for each of the portions (wiring portions) A1, A2, A3 and A4 for a defect IC and a non-defect IC for the test pattern address ADR, is stored in an address T1 and the binary value potential data for each of the portions A1-A4 for a defect IC and a non-defect IC for the next pattern address ADRn-1 is stored in an address T2 respectively. Similarly, the other potential data are stored.
The comparator 310 compares the binary data stored in the defect analysis memory 309 in the basis of the same pattern address and the same portion (wiring). In other word, the binary data of the portion A1 of the non-defect and the binary data of the portion A1 of the defect, similarly A2 of the non-defect and A2 of defect . . . are compared respectively for each of the pattern addresses T1 (i=1, 2, . . . ). T1 corresponds to the test pattern address ADRn, T2 corresponds to ADRn-1 . . . By each of the above comparison, the test pattern address containing mismatch data between a defect IC and a non-defect IC is identified. In the example in FIG. 2, the addresses T3 and T4 contain mismatch data and the mismatch data in the defect side are hatched. When a mismatch occurs, the mismatch defect candidate portion and the test pattern address are displayed on the monitor 306 (S17). If no mismatch, "no mismatch" is indicated on the monitor 306 (S18).
Such a comparison of the logical states can easily be performed by CPU 311. By knowing the mismatch address T1, the mismatch test pattern address can be known. Also, a defect location can be presumed from the mismatch wiring. A potential contrast image data of the defect IC 11 under the applied test pattern can be displayed on the potential contrast image display part 306A based on the mismatch wiring address.
Incidentally, although a multi-value tone data acquired in the frame memory 305A is converted to a binary value by the binary value conversion unit 305C and is written in the mass storage unit 308 in the above embodiment by arranging the mass storage means 308 and the defect analysis memory 309 as multi-value storage, the multi-value tone data stored in the frame memory 305A is written in the defect analysis memory 309 for the comparison.
For example, four corner addresses (X0, Y0), (X1, Y0), (X0, Y1) and (X1, Y1) indicating a defect candidate area of an IC 11 of a potential contrast image data to be acquired in the frame memory 305A are acquired and sent to CAD data storage unit 312 and CAD data corresponding to the area is read out from the CAD data storage unit 312. The read CAD data is sent to the monitor 306 and the layout image is displayed on the potential contrast image display part 306A. The checking points i.e., the defect candidate portions (wiring portions) A1, A2, A3 and A4 are inputted on the layout image displayed on the monitor 306 using input means such as a mouse or a light pen. The defect candidate portions A1, A2, A3 and A4 inputted by the input means are taken into the memory part 15 of the reading unit 305B and the addresses on the frame memory 305A corresponding to the respective defect candidate portions AD1, AD2, AD3 and AD4 are set in the memory part 15.
A digital tone data (potential data) in each address of AD1, AD2, AD3 and AD4 acquired in the memory 305A in the potential contrast image data of non-defect IC or defect IC is read out by the reading unit 305B. The digital tone data read out by the reading unit 305B is inputted to color conversion unit 313 to convert the potential state of each defect candidate portion of A1, A2, A3 and A4 to a color signal. The color signal is given to the monitor 306 to provide a color to each of the wiring patterns of the respective defect candidate portions A1, A2, A3 and A4 in the wiring image obtained from the CAD data. Thus, the wiring patterns displayed on the monitor 306 are colored responsive to the potential states of the wiring patterns so that the identification can be easily made. In other word, as shown in FIG. 6, for example, the colored wiring pattern of the non-defect IC is displayed on the left half of the potential contrast image display part 306A and the colored wiring pattern of the defect IC is displayed on the right half. By this, the difference between the two (non-defect/defect) can be easily identified.
Incidentally, the color converted potential data is sent to the defect analysis memory 309 and this color data is stored in the memory for each pattern address as described referring to FIG. 2. In the example of FIG. 5, a potential data is converted to one of R (red), G (green), B (blue) and CY (cyan). Since CPU 311 provides up to 4000 colors, different colors can be allocated to all of the 256 tone data. The color data in the defect analysis memory 309 can be compared by the comparator 310 for the color difference between a non-defect IC and a defect IC. In other word, each color data handled in the CPU 311 has a unique symbol (number) and match/mismatch of the symbol (number) may be checked for each of the pattern addresses T1, T2, T3 . . . The effect of the operation in CPU 311 is same as that of the multi-tone case in the embodiment in FIG. 2 and in this case, an easy identification on the monitor display is provided.
In the embodiment shown in FIG. 2, the binary value potential data of the same defect candidate portion in the same defect candidate area is read out for each of the non-defect IC and the defect IC in the order of the test pattern addresses from the data stored in the mass storage unit 308 and is stored in a waveform memory 312 as shown in FIG. 7. The variations of the binary value data based on the variations of the test pattern addresses for each of the non-defect IC and the defect IC stored in the waveform memory 312 are displayed up and down on the waveform display part 306B of the monitor 306 as the curves (waveforms) 21 and 22 respectively. In the display part 306B, the horizontal axis indicates the values of the test pattern addresses or the values corresponding to the test pattern addresses. In this example, the waveform of the non-defect IC 21 and the waveform of the defect IC 22 do not match at the test pattern address 3. This mismatch portion may be indicated by a cursor 23, and the mismatch portion on the IC 11 and the associated test pattern address may be displayed on the monitor. 306.
FIG. 8 shows a further different embodiment. The binary value potential data from the mass storage unit 308 acquired as shown in FIG. 2 are sent to a conversion table 313 and are converted to values changing in response to both of the value of logical H or L and the test pattern address. FIG. 9 shows a conversion example of the conversion table 313. At the pattern address 1, if the input value is logical H, then the output value is "1". If the input value is logical L, then the output value is "10". At the pattern address 2, the output is "100" for the input H and the output is "1,000" for the input L. In such a way, the output values are selected to construct the conversion table 313 such that the sum of the output values (taken dependent on H or L) for all the applied test patterns is different if at least one mismatch between the non-defect and the defect ICs is present. The output values of the conversion table 313 corresponding to the respective binary value data taken out from the mass storage unit 308 are summed up by a summing unit 314 for all the applied test patterns for each of the non-defect IC and the DUT. Then the summed values for each of the non-defect IC and DUT are compared by defect IC judging unit 315. If both values match, the DUT is judged as a non-defect IC. If mismatch, the DUT is considered to be a defect IC. Then, the summing process is tracked back to search the test pattern address by which the mismatch is caused. The mismatch pattern address can be identified as the last mismatch address from the back. This search operation is performed by the mismatch generating address identification unit 316 without an operator intervention.
In the example of the conversion table shown in FIG. 9, as shown in FIG. 10, if a series of binary value potential data for a certain test pattern is inputted and if the binary value at first address #1 is logical H, the summing value is "1", if the binary value is logical H at second address #2, 100 is added, and if logical L, 100 is added. Then, in the case of logical H at address #2, 10,000 is added for logical H or 100,000 is added for logical L at address #3. Similarly, dependent on the logical value at first address #1, at second address #2 the binary value potential data branches to logical H or L based on the values "1" or "10" as a root. Thus, this embodiment provides two tree structures as shown in FIG. 10.
The sum of the values at the branch points on each path from the root provides a unique number different from any of the summed value. Therefore, if the summed results for the non-defect IC and the defect IC are mismatch, the address is tracked back on the same path until the address where the two summed values (for non-defect and defect) match. The next address of the above address corresponds to the test pattern address by which the mismatch is caused. If the summed values for non-defect and defect ICs are compared each time a new value is added, the process for tracking back the tree can be eliminated.
In the above description, a potential data of each defect candidate portion (wiring) and the corresponding non-defect IC data are stored once in the mass storage unit 308 and afterward these data are taken out to compare between non-defect IC and DUT. Alternatively, after a potential contrast image data of each defect candidate area for each test pattern address and the corresponding potential contrast image data of a non-defect IC are stored in the mass storage unit 308, these data may be taken out from the mass storage unit 308 and then the data of the defect candidate portion (wiring) and the corresponding non-defect IC data may be selected for the processing.
The process sequence in this case is shown in FIG. 11. In FIG. 11, the same step symbol is assigned to a process corresponding to FIG. 4. In this example, the process steps S1, S2 and S3 in FIG. 4 are performed first. In this embodiment, a potential contrast image data representing the potential distribution of the entire area of the moved IC 11 is acquired and stored in the mass storage unit 308 (S21). The acquisition of the potential contrast image data is performed every time the test pattern address is stepped back one address by one address (S6, S7). When each potential contrast image data is acquired for each of the target test pattern addresses (step back process is completed), the process returns to step S3 until all the remaining defect candidate areas are processed. Thus, the potential contrast image data for all the defect candidate areas are acquired for each of the test pattern addresses and stored in the mass storage means 308 (S8, S9, S3).
When the necessary potential contrast image data for the DUT 11 are acquired, the process proceeds to the corresponding data acquisition process for the non-defect IC as in FIG. 4. The non-defect IC is moved to the area corresponding to the defect candidate area in step S9 as in FIG. 4, and then the potential contrast image data of that area is acquired similarly to step S21 and is stored in the mass storage unit 308 (S22). This potential contrast data acquisition is performed for each test pattern address by stepping back the pattern address one by one (S12, S13). If there is any remaining area, the non-defect IC is moved to the area and similar data acquisition is performed for each test pattern address (S14, S15). When all the necessary potential contrast image data for a non-defect IC are acquired in such a manner, a potential contrast image data for one area of the DUT for one pattern address is read out from the mass storage unit 308 and displayed on the monitor 306. Then, the defect candidate portions (wiring portions) are specified (S4) as in step S4 of FIG. 4 by a cursor pointing by an operator or by an automatic pointing from the CAD data. Incidentally, the defect candidate portions may also be automatically specified using the CAD data in step S4 of FIG. 4.
Then, each data (potential data) of each defect candidate portion specified in step S4 is extracted from the two (defect/non-defect) potential contrast image data for the specified defect candidate area and the corresponding non-defect IC area for the specified pattern address stored in the mass storage unit 308. Then, these two potential data are compared for the same specified portion (S23). If the comparison result indicates a mismatch, the mismatch portion and the corresponding test pattern address are displayed on the monitor 306. If no mismatch, "no mismatch" is indicated (S24). Incidentally, the comparison in step S24 can be performed with multi-value data or with binary value data as in FIG. 2, or with colored data if the potential contrast image data are displayed on the monitor 306 in color.
When all the areas are specified and the associated processes are completed, all the mismatch portions and the corresponding test pattern addresses are displayed or "no mismatch is indicated on the screen. (S29).
This process for specifying defect candidate portions after all the potential contrast image data are acquired can be applied to the embodiments shown in FIGS. 7 and 8. When this is applied to the embodiment shown in FIG. 7, in step S23, the potential data of the specified portions in the specified area are extracted in the order of the test pattern addresses for each of the non-defect IC and the defect IC simultaneously or either data for non-defect IC or defect IC is extracted first and then the other data is extracted later. Then those data are converted to binary values to display on the monitor 306 via the waveform memory 312. For the embodiment shown in FIG. 8, similarly to the embodiment in FIG. 7, the potential data of the specified portions in the specified area are extracted in the order of the test pattern addresses for either of non-defect IC or defect IC first and then the other later, and then those data are inputted to the conversion table 313. In either case, the process for all the test pattern addresses is not necessarily performed in a batch but can be divided in separate processes as required.
In the comparison between the non-defect IC and the defect IC, the potential data itself may be used or the processed potential data may be used. For the process of the potential data, for example, the process flow shown in FIG. 12 can be utilized. First, i is initialized to 0 (P0) and the normal power supply voltage 5 V (for example) is applied to the DUT 11(P1) and then the test patterns are applied to the DUT until a preset stop pattern address is applied (P2) and a potential contrast image data (referred to as a first potential contrast image data) is acquired (P3). Then the power supply voltage is changed to the abnormal 4V, for example, (P4) and the test patterns of P2 are applied to the DUT again (P5), and then a potential contrast image data (referred to as a second potential contrast image data) is acquired (P6). Then a difference image data between the first potential contrast image data and the second potential contrast image data is generated (P7) and this difference image data is added to the accumulated difference image data to obtain a summed data (P8). Then a check is made to see if i is N (P9) and if i is not N, then 1 is added to i and the process returns to P1 (P9). These steps are repeated N times. When the summed data obtained in such a way is displayed on the monitor 306, if there is a difference between the first potential contrast image data and the second potential contrast image data, the difference is intensified. Thus, a display image shown in FIG. 13 can be obtained. In FIG. 13, a white pattern 23 and a black pattern 24 are displayed. The white pattern 23 indicates a wiring where the first potential contrast image data is high level and the second potential contrast image data is low level. The black pattern 24 indicates a wiring where the first potential contrast image data is low level and the second potential contrast image data is high level. A specific process method shown in FIG. 12 is described, for example, in U.S. patent application Ser. No. 08/337,230.
In each process shown in FIGS. 4 and 11, the summed data obtained in FIG. 12 can be used as the potential data of the specified portion for either of the non-defect IC or the defect IC. For the process shown in FIG. 12, as indicated by a dotted line in FIG. 1, an acquisition completion signal from the image data acquisition apparatus 305 is inputted to the test pattern generator 200 rather than to the number of patterns control unit 206. Then, the test patterns are generated starting from the first address and the voltage switching unit 205 switches the supply voltage from normal 5 V to abnormal 4 V or vice versa. When the predetermined number (N) of the summed difference image data are obtained, a number of patterns changing command is supplied to the number of patterns control unit 206 from the CPU 311 as shown by a dotted line. Then the stop pattern address set in the stop pattern setting unit 203 is decremented by one by the control unit 206.
Incidentally, the test patterns are applied up to the first fail pattern address given by the IC tester to perform the process shown in FIG. 12 for the entire surface of the DUT. Then a check is made to see if there is any changed portion greater than a predetermined value Th (i.e. portion of white pattern 23 or black pattern 24 in FIG. 13) in the summed data for each area. The process shown in FIG. 12 is repeated until any such a portion is not detected by stepping back the test pattern addresses. The test pattern address under which any black pattern or white pattern is not detected in the summed data of any area can be used as a last pattern address (step back ending address) in step S6 of FIG. 4. In the above description, the potential data of a DUT is compared with the corresponding potential data of a non-defect IC. However, a non-defect IC may not necessarily be used but other IC may be used. In this case, either one of the mismatch portions is considered as a defect and both of the matched portions are considered as non-defect or defect portions. The latter case, however, is rare. From this view point, the non-defect IC in this specification may mean an IC other than the DUT 11. In the process shown in FIG. 12, the power supply voltage is changed to generate a difference image. However other operational conditions such as test pattern generation frequency may be changed instead of the power supply voltage. The color indication shown in FIG. 6 can be applied to the embodiments shown in FIGS. 2, 7 and 8.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4358732 *Aug 22, 1980Nov 9, 1982California Institute Of TechnologySynchronized voltage contrast display analysis systemUS4864228 *Aug 16, 1985Sep 5, 1989Fairchild Camera And Instrument CorporationElectron beam test probe for integrated circuit testingUS4870344 *May 2, 1985Sep 26, 1989Stiftelsen Institutet For Mikrovagsteknik Vid Tekniska Hogskolan I StockholmMethod for inspecting integrated circuits or other objectsUS4924307 *Jun 3, 1988May 8, 1990Allen-Bradley Company, Inc.Image processorUS5144225 *Jul 25, 1991Sep 1, 1992Schlumberger Technologies, Inc.Methods and apparatus for acquiring data from intermittently failing circuitsUS5164665 *Apr 27, 1992Nov 17, 1992Mitsubishi Denki Kabushiki KaishaIC testerUS5164666 *Jul 10, 1985Nov 17, 1992ICT Integrated Circuit Testing Gesellschaft fur Halbeleiterpruftechnik mbHMethod and apparatus for analyzing errors in integrated circuitsUS5210487 *Jun 4, 1991May 11, 1993Schlumberger Technologies Inc.Double-gated integrating scheme for electron beam testerUS5391985 *Mar 6, 1992Feb 21, 1995Photon Dynamics, Inc.Method and apparatus for measuring high speed logic states using voltage imaging with burst clockingUS5528156 *Jan 14, 1994Jun 18, 1996Advantest CorporationIC analysis system and electron beam probe system and fault isolation method therefor* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS6091249 *Jan 23, 1998Jul 18, 2000Schlumberger Technologies, Inc.Method and apparatus for detecting defects in wafersUS6137295 *May 15, 1998Oct 24, 2000Mitsubishi Denki Kabushiki KaishaMethod of detecting defect of integrated circuit and apparatus thereofUS6204075 *May 12, 1999Mar 20, 2001Nec CorporationMethod of detecting defects in a wiring processUS6268717 *Mar 4, 1999Jul 31, 2001Advanced Micro Devices, Inc.Semiconductor test structure with intentional partial defects and method of useUS6297644Mar 4, 1999Oct 2, 2001Advanced Micro Devices, Inc.Multipurpose defect test structure with switchable voltage contrast capability and method of useUS6452412Mar 4, 1999Sep 17, 2002Advanced Micro Devices, Inc.Drop-in test structure and methodology for characterizing an integrated circuit process flow and topographyUS6495856 *Apr 25, 2001Dec 17, 2002Nec CorporationSemiconductor device having a test pattern same as conductive pattern to be tested and method for testing semiconductor device for short-circuitUS6605478 *Mar 30, 2001Aug 12, 2003Appleid Materials, Inc,Kill index analysis for automatic defect classification in semiconductor wafersUS7026830 *Mar 6, 2003Apr 11, 2006Hitachi, Ltd.Method and apparatus for inspecting integrated circuit patternUS7417444Nov 9, 2005Aug 26, 2008Hitachi, Ltd.Method and apparatus for inspecting integrated circuit patternUS7952074Aug 12, 2008May 31, 2011Hitachi, Ltd.Method and apparatus for inspecting integrated circuit patternUS8527826 *Nov 7, 2011Sep 3, 2013International Business Machines CorporationLogic corruption verificationUS8589108Sep 23, 2010Nov 19, 2013Renesas Electronics CorporationSemiconductor device failure analysis method and apparatus and programUS20130117619 *Nov 7, 2011May 9, 2013International Business Machines CorporationLogic corruption verification* Cited by examinerClassifications U.S. Classification324/754.22, 324/762.02International ClassificationG01R31/307, G01R31/28Cooperative ClassificationG01R31/307European ClassificationG01R31/307Legal EventsDateCodeEventDescriptionDec 12, 2006FPExpired due to failure to pay maintenance feeEffective date: 20061013Oct 13, 2006LAPSLapse for failure to pay maintenance feesMay 3, 2006REMIMaintenance fee reminder mailedApr 4, 2002FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services