Source: https://patents.google.com/patent/CN103119735B/en
Timestamp: 2019-12-13 05:21:13
Document Index: 486378234

Matched Legal Cases: ['art 35', 'art 35', 'art 35', 'art 135', 'art 135', 'art 130', 'art 135']

CN103119735B - Wafer LED packaging part and manufacture method thereof - Google Patents
Wafer LED packaging part and manufacture method thereof Download PDF
CN103119735B
CN103119735B CN201180046150.0A CN201180046150A CN103119735B CN 103119735 B CN103119735 B CN 103119735B CN 201180046150 A CN201180046150 A CN 201180046150A CN 103119735 B CN103119735 B CN 103119735B
CN201180046150.0A
CN103119735A (en
徐源哲
葛大成
2010-09-24 Priority to KR10-2010-0092807 priority Critical
2010-09-24 Priority to KR1020100092807A priority patent/KR101142965B1/en
2011-09-05 Application filed by 首尔半导体株式会社 filed Critical 首尔半导体株式会社
2011-09-05 Priority to PCT/KR2011/006544 priority patent/WO2012039555A2/en
2013-05-22 Publication of CN103119735A publication Critical patent/CN103119735A/en
2016-04-06 Publication of CN103119735B publication Critical patent/CN103119735B/en
Exemplary embodiment of the present invention provides a kind of wafer LED (LED) packaging part and manufacture method thereof.Described LED encapsulation piece comprises: semiconductor stack overlapping piece, comprises the first conductive-type semiconductor layer, active layer and the second conductive-type semiconductor layer; Multiple contact hole, is arranged in the second conductive-type semiconductor layer and active layer, contact holes exposing first conductive-type semiconductor layer; First projection, be arranged on the first side of semiconductor stack overlapping piece, the first projection is electrically connected to the first conductive-type semiconductor layer by multiple contact hole; Second projection, is arranged on the first side of semiconductor stack overlapping piece, and the second projection is electrically connected to the second conductive-type semiconductor layer and protection insulating barrier, covers the sidewall of semiconductor stack overlapping piece.
Wafer LED packaging part and manufacture method thereof
The present invention relates to a kind of light emission diode package member and manufacture method thereof, more particularly, relate to a kind of wafer LED packaging part and manufacture method thereof.
Light-emitting diode (LED) comprises N type semiconductor and P type semiconductor and the semiconductor device of recombination luminescence by hole and electronics.Such LED has been used in the scope of application widely of such as display unit, traffic lights and back light unit.In addition, consider that the scope of application of LED is by replacing current incandescent lamp and fluorescent lamp to expand general lighting to than current bulb or the low power consumption of fluorescent lamp and the potential advantage in longer life-span.
LED can be used in LED module.LED module is the technique of LED chip, packaging technology and modularization (modulation) manufacture technics by manufacturing wafer scale.Specifically, semiconductor growth layer, in the substrate of such as sapphire substrates, manufactures the LED chip with electrode pad through wafer scale Patternized technique, is then divided into one single chip (chip manufacturing process).Then, one single chip being arranged on after on lead frame or printed circuit board (PCB), by bonding wire, electrode pad being electrically connected to lead terminal, covering LED chip by shaped component, thus LED encapsulation piece (packaging technology) is provided.Then, LED encapsulation piece is arranged on the circuit board of such as metallic core printed circuit board (PCB) (MC-PCB), thus the LED module (modular process) of such as light source module is provided.
In packaging technology, shell and/or shaped component can be set to LED chip to protect LED chip from the impact of external environment condition.In addition, phosphor can be comprised to change the light launched by LED chip in shaped component, make LED encapsulation piece can transmitting white, thus White LED packaging part is provided.Such White LED packaging part can be arranged on the circuit board of such as MC-PCB, secondary lens can be set to LED encapsulation piece to regulate the directional characteristic of the light launched from LED encapsulation piece, thus the White LED module of expectation is provided.
But, may be difficult to realize the miniaturization of the conventional LED packages comprising lead frame or printed circuit board (PCB) and gratifying heat radiation.In addition, due to the absorption to light by lead frame or printed circuit board (PCB), the resistance heat etc. because of lead terminal, the luminous efficiency of LED may be made to worsen.
In addition, separately can carry out chip manufacturing process, packaging technology and modular process, which increase the time for the manufacture of LED module and cost.
Meanwhile, alternating current (AC) LED has produced and has put goods on the market.ACLED comprises and is directly connected to AC power supplies to allow the LED of continuous luminous.Disclosing in the the Sakai etc. delivers the 7th, 417, No. 259 United States Patent (USP) can by the example of ACLED being directly connected to high voltage AC power supply to use.
According to the the 7th, 417, No. 259 United States Patent (USP), LED element is arranged in dielectric base (such as, sapphire substrates) with two-dimensional pattern, and is connected in series to form LED array.LED array is one another in series connection, thus provides the light-emitting device that can run under high voltages.In addition, such LED array can connect each other in sapphire substrates reverse parallel connection, thus provides AC power supplies can be utilized to run with single chip light emitting device luminous continuously.
Because AC-LED is included in the luminescence unit of (such as, in sapphire substrates) in growth substrate, so AC-LED limits the structure of luminescence unit and may limit the improvement of light extraction efficiency.Therefore, light-emitting diode (such as, based on substrate separating technology and comprise the AC-LED of luminescence unit being one another in series and connecting) is investigated.
Exemplary embodiment of the present invention provides and a kind ofly can be formed directly into wafer scale LED encapsulation piece in the module of circuit board and manufacture method thereof when not using traditional lead frame or printed circuit board (PCB).
Exemplary embodiment of the present invention additionally provides a kind ofly to be had high efficiency and shows wafer scale LED encapsulation piece and the manufacture method thereof of the heat radiation of improvement.
Exemplary embodiment of the present invention additionally provides a kind of manufacture method reducing the manufacturing time of LED module and the LED encapsulation piece of manufacturing cost.
Exemplary embodiment of the present invention additionally provides a kind ofly to be had high efficiency and shows LED module and the manufacture method thereof of the heat radiation of improvement.
Exemplary embodiment of the present invention additionally provides and a kind ofly comprises multiple luminescence unit and can be formed directly into wafer LED packaging part in the module of circuit board and manufacture method thereof when not using traditional lead frame or printed circuit board (PCB).
Other aspects of the present invention will be set forth in part in the following description, and will be partly obvious according to description, or can be understood by enforcement of the present invention.
Exemplary embodiment of the present invention discloses a kind of LED encapsulation piece, and described LED encapsulation piece comprises: semiconductor stack overlapping piece, comprises the first conductive-type semiconductor layer, active layer and the second conductive-type semiconductor layer; Multiple contact hole, is arranged in the second conductive-type semiconductor layer and active layer, contact holes exposing first conductive-type semiconductor layer; First projection, be arranged on the first side of semiconductor stack overlapping piece, the first projection is electrically connected to the first conductive-type semiconductor layer by multiple contact hole; Second projection, be arranged on the first side of semiconductor stack overlapping piece, the second projection is electrically connected to the second conductive-type semiconductor layer; And protection insulating barrier, cover the sidewall of semiconductor stack overlapping piece.
Exemplary embodiment of the present invention also discloses a kind of light-emitting diode (LED) module, and described light-emitting diode (LED) module comprises the LED encapsulation piece according to above-mentioned exemplary embodiment.Described LED module can comprise: circuit board; LED encapsulation piece, installs on circuit boards; And lens, regulate the deflection of the light launched from LED encapsulation piece.
Exemplary embodiment of the present invention also discloses a kind of method manufacturing LED encapsulation piece.Described method comprises: in the first substrate, form the semiconductor stack overlapping piece comprising the first conductive-type semiconductor layer, active layer and the second conductive-type semiconductor layer; Make semiconductor stack overlapping piece patterning to form chip separation region; Make the second conductive-type semiconductor layer and active layer patterning to form multiple contact holes of exposure first conductive-type semiconductor layer; Form the protection insulating barrier of the sidewall in chip separation region covering semiconductor stack overlapping piece; And on semiconductor stack overlapping piece, form the first projection and the second projection.First projection is electrically connected to the first conductive-type semiconductor layer by multiple contact hole, and the second projection is electrically connected to the second conductive-type semiconductor layer.
Exemplary embodiment of the present invention also discloses a kind of light emission diode package member.LED encapsulation piece comprises: multiple luminescence unit, and each luminescence unit comprises the first conductive-type semiconductor layer, active layer and the second conductive-type semiconductor layer; Multiple contact hole, in the second conductive-type semiconductor layer being arranged in each luminescence unit and active layer, the first conductive-type semiconductor layer of each luminescence unit of contact holes exposing; Protection insulating barrier, covers the sidewall of each luminescence unit; Connector, is positioned at and is arranged on the first side of luminescence unit, and the luminescence unit of two vicinities is electrically connected to each other; First projection, is arranged on the first side of luminescence unit, and is electrically connected to the first conductive-type semiconductor layer by multiple contact holes of the first luminescence unit of luminescence unit; And second projection, be arranged on the first side of luminescence unit, and be electrically connected to the second conductive-type semiconductor layer of the second luminescence unit of luminescence unit.
Exemplary embodiment of the present invention also discloses a kind of light-emitting diode (LED) module, and described light-emitting diode (LED) module comprises LED encapsulation piece described above.Described module comprises: circuit board; LED encapsulation piece, arranges on circuit boards; And lens, regulate the deflection of the light launched from LED encapsulation piece.
Exemplary embodiment of the present invention also discloses a kind of method that manufacture comprises the LED encapsulation piece of multiple luminescence unit.Described method comprises: in the first substrate, form the semiconductor stack overlapping piece comprising the first conductive-type semiconductor layer, active layer, the second conductive-type semiconductor layer; Make semiconductor stack overlapping piece patterning to form chip separation region and luminescence unit separated region; Make the second conductive-type semiconductor layer and active layer patterning to form multiple luminescence unit, each luminescence unit has multiple contact holes of exposure first conductive-type semiconductor layer; Form the protection insulating barrier of the sidewall in chip separation region and luminescence unit separated region covering semiconductor stack overlapping piece; Form the connector connected that to be one another in series by contiguous luminescence unit; And on multiple luminescence unit, form the first projection and the second projection.Here, the first projection is electrically connected to the first conductive-type semiconductor layer by multiple contact holes of the first luminescence unit of luminescence unit, and the second projection is electrically connected to the second conductive-type semiconductor layer of the second luminescence unit of luminescence unit.
Will be appreciated that describe, in general terms above and detailed description are below all exemplary with illustrative, and intention the invention provides further explanation to protected.
Accompanying drawing shows exemplary embodiment of the present invention, and together with the description for explaining principle of the present invention, wherein, comprises accompanying drawing to provide a further understanding of the present invention, makes accompanying drawing be incorporated to this specification and forms the part of this specification.
Fig. 1 is the schematic cross sectional views of the light emission diode package member according to the first exemplary embodiment of the present invention.
Fig. 2 is the schematic cross sectional views of the light emission diode package member according to the second exemplary embodiment of the present invention.
Fig. 3 is the cutaway view of the light-emitting diode (LED) module of the light emission diode package member comprised according to the first exemplary embodiment.
Fig. 4 to Figure 12 shows the method manufactured according to the light emission diode package member of the first exemplary embodiment, and wherein (a) is plane graph, and (b) is the cutaway view that the A-A line in Fig. 5 to Figure 10 intercepts.
Figure 13 illustrates the cutaway view manufactured according to the method for the light emission diode package member of the second exemplary embodiment of the present invention.
Figure 14 is the schematic cross sectional views of the light emission diode package member according to the 3rd exemplary embodiment of the present invention.
Figure 15 is the schematic cross sectional views of the light emission diode package member according to the 4th exemplary embodiment of the present invention.
Figure 16 is the cutaway view of the light-emitting diode (LED) module of the light emission diode package member comprised according to the 3rd exemplary embodiment.
Figure 17 to Figure 26 shows the method manufactured according to the light emission diode package member of the 3rd exemplary embodiment, and wherein (a) is plane graph, and (b) is the cutaway view that the A-A line in Figure 18 to Figure 23 intercepts.
Figure 27 illustrates the cutaway view manufactured according to the method for the light emission diode package member of the 4th exemplary embodiment of the present invention.
The present invention is described more fully, exemplary embodiment of the present invention shown in the drawings hereinafter with reference to accompanying drawing.But the present invention can implement in many different forms and should not be understood to be limited to exemplary embodiment set forth herein.On the contrary, these exemplary embodiments are provided to make the disclosure completely and scope of the present invention will be passed on fully to those skilled in the art.In the accompanying drawings, for clarity, the size in layer and region and relative size can be exaggerated.Label same in the accompanying drawings represents same element.
The element that will be appreciated that when such as layer, film, region or substrate is called as " " another element " on " time, directly can there is intermediary element on another element or also in it.On the contrary, when element be called as " directly existing " another element " on " time, then there is no intermediary element.
Fig. 1 is the schematic cross sectional views of the LED encapsulation piece 100 according to the first exemplary embodiment of the present invention.
With reference to Fig. 1, LED encapsulation piece 100 can comprise semiconductor stack overlapping piece 30, first contact layer 35, second contact layer 31, first insulating barrier 33, second insulating barrier 37, first electrode pad 39a, the second electrode pad 39b, the first projection 45a and the second projection 45b.LED encapsulation piece 100 can also comprise insulating barrier 43, mute projection 45c and wavelength shifter 51.
Semiconductor stack overlapping piece 30 comprises the first conductivity type upper semiconductor layer 25, active layer 27 and the second conductivity type lower semiconductor layer 29.Active layer 27 is arranged between upper semiconductor layer 25 and lower semiconductor layer 29.
Active layer 27, upper semiconductor layer 25 and lower semiconductor layer 29 can be made up of the III-N based compound semiconductor of such as (Al, Ga, In) N semiconductor.Each in upper semiconductor layer 25 and lower semiconductor layer 29 can be single or multiple lift.Such as, except contact layer and coating, upper semiconductor layer 25 and/or lower semiconductor layer 29 can comprise superlattice layer.Active layer 27 can have single quantum or multi-quantum pit structure.First conductivity type can be N-shaped, and the second conductivity type can be p-type.Selectable, the first conductivity type can be p-type, and the second conductivity type can be N-shaped.Because upper semiconductor layer 25 can be formed by the n-type semiconductor layer with relatively low ratio resistance, so upper semiconductor layer 25 can have relatively thick thickness.Therefore, can form coarse surperficial R on the upper surface of upper semiconductor layer 25, wherein coarse surperficial R increases the extraction efficiency of the light produced in active layer 27.
Semiconductor stack overlapping piece 30 has through the second conductivity type lower semiconductor layer 29 and active layer 27 to expose multiple contact hole 30a ((b) see in Fig. 5) of the first conductivity type upper semiconductor layer, and the first contact layer 35 contacts the first conductivity type upper semiconductor layer 25 be exposed in multiple contact hole.
Second contact layer 31 contacts the second conductivity type lower semiconductor layer 29.Second contact layer 31 comprises reflective metal layer to be reflected in the light produced in active layer 27.In addition, the second contact layer 31 can form the ohmic contact with the second conductivity type lower semiconductor layer 29.
First insulating barrier 33 covers the second contact layer 31.In addition, the first insulating barrier 33 covers the sidewall be exposed in multiple contact hole 30a of semiconductor stack overlapping piece 30.In addition, the first insulating barrier 33 can cover the side surface of semiconductor stack overlapping piece 30.First insulating barrier 33 makes the first contact layer 35 and the second contact layer 31 insulate, and makes to be exposed to the second conductivity type lower semiconductor layer 29 in multiple contact hole 30a and active layer 27 and the first contact layer 35 simultaneously and insulate.First insulating barrier 33 can be made up of single or multiple lift (such as, silicon oxide film or silicon nitride film).Selectively, the first insulating barrier 33 can by passing through the alternately stacking such as SiO with different refractivity 2/ TiO 2or SiO 2/ Nb 2o 5insulating barrier formed distributed Bragg reflector composition.
First contact layer 35 to be arranged in below the first insulating barrier 33 and to contact the first conductivity type upper semiconductor layer 25 at multiple contact hole 30a through the first insulating barrier 33.The contact portion 35a that first contact layer 35 comprises contact first conductivity type the upper semiconductor layer 25 and coupling part 35b that contact portion 35a is connected to each other.Therefore, by coupling part 35b, contact portion 35a is electrically connected to each other.Can be made up of reflective metal layer below some regions that first contact layer 35 is formed in the first insulating barrier 33.
Second insulating barrier 37 covers the first contact layer 35 below the first contact layer 35.In addition, the second insulating barrier 37 covers the side surface of semiconductor stack overlapping piece 30 while covering first insulating barrier 33.Second insulating barrier 37 can be made up of single or multiple lift.In addition, the second insulating barrier 37 can be distributed Bragg reflector.
First electrode pad 39a and the second electrode pad 39b is positioned at below the second insulating barrier 37.First electrode pad 39a can be connected to the first contact layer 35 through the second insulating barrier 37.In addition, the second electrode pad 39b can be connected to the second contact layer 31 through the second insulating barrier 37 and the first insulating barrier 33.
First projection 45a and the second projection 45b is positioned at below the first electrode pad 39a and the second electrode pad 39b to be connected respectively to the first electrode pad 39a and the second electrode pad 39b.First projection 45a and the second projection 45b can be formed by coating.First projection 45a and the second projection 45b is the terminal of the circuit board being electrically connected to such as MC-PCB and has coplanar end.In addition, the first electrode pad 39a can be formed in the horizontal plane place identical with the horizontal plane of the second electrode pad 39b, thus the first projection 45a and the second projection 45b also can be formed at grade.Therefore, the first projection 45a and the second projection 45b can have identical height.
Meanwhile, mute projection 45c can between the first projection 45a and the second projection 45b.Mute projection 45c can form the passage of heat being provided for the heat of discharging from semiconductor stack overlapping piece 30 with the first projection 45a together with the second projection 45b.
Insulating barrier 43 can cover the side surface of the first projection 45a and the second projection 45b.Insulating barrier 43 can also cover the side surface of mute projection 45c.In addition, insulating barrier 43 fills the first projection 45a, space between the second projection 45b and mute projection 45c enters semiconductor stack overlapping piece 30 to prevent moisture from outside.Insulating barrier 43 also covers the side surface of the first electrode pad 39a and the second electrode pad 39b to avoid the first electrode pad 39a and the second electrode pad 39b from the impact of the external environmental factor of such as moisture.Although insulating barrier 43 can be configured to whole side surfaces of covering first projection 45a and the second projection 45b, the present invention is not restricted to this.Selectively, insulating barrier 43 can cover the side surface of the first projection 45a except some regions of the side surface of the end close to the first projection and the second projection and the second projection 45b.
In the present example embodiment, insulating barrier 43 is shown as the side surface of covering first electrode pad 39a and the second electrode pad 39b, but the present invention is not limited thereto.Selectively, another insulating barrier can be used for covering first electrode pad 39a and the second electrode pad 39b, and insulating barrier 43 can be formed in below another insulating barrier described.In this case, the first projection 45a and the second projection 45b can be connected to the first electrode pad 39a and the second electrode pad 39b through another insulating barrier described.
Wavelength shifter 51 can be positioned at the top contrary with remaining semiconductor stack overlapping piece 30 of the first conductivity type upper semiconductor layer 25.Wavelength shifter 51 can contact the upper surface of the first conductivity type upper semiconductor layer 25.Wavelength shifter 51 can be the phosphor sheet with homogeneous thickness without limitation.Selectively, wavelength shifter 51 can be the substrate doped with the impurity for wavelength convert, such as, and sapphire substrates or silicon base.
In the present example embodiment, the side surface of semiconductor stack overlapping piece 30 covers by protecting insulating barrier.Protection insulating barrier can comprise such as, the first insulating barrier 33 and/or the second insulating barrier 37.In addition, the first contact layer 35 can cover with the protected impact from external environment condition by the second insulating barrier 37, and the second contact layer 31 can be covered by the first insulating barrier 33 and the second insulating barrier 37 with the protected impact from external environment condition.First electrode pad 39a and the second electrode pad 39b is also protected by such as insulating barrier 43.Therefore, it is possible to prevent because moisture makes semiconductor stack overlapping piece 30 worsen.
Wavelength shifter 51 can be attached to the first conductivity type upper semiconductor layer 25 of wafer scale, is then separated together with protection insulating barrier in chip separation process process.Therefore, wavelength shifter 51 side surface can with protection insulating barrier on one wire.That is, the side surface of wavelength shifter 51 can be made to flush along straight line with the side surface of protection insulating barrier.In addition, wavelength shifter 51 side surface can with the side surface of insulating barrier 43 on one wire.Therefore, the side surface of wavelength shifter 51, the protection side surface of insulating barrier and the side surface of insulating barrier 43 can be made all to flush along straight line.
Fig. 2 is the schematic cross sectional views of the light emission diode package member 200 according to the second exemplary embodiment of the present invention.
With reference to Fig. 2, LED encapsulation piece 200 is similar to the LED encapsulation piece 100 according to above exemplary embodiment.But in the present example embodiment, the first projection 65a and the second projection 65b is formed in substrate 61.
Specifically, substrate 61 comprises the through hole being formed with the first projection 65a and the second projection 65b respectively within it.Substrate 61 is dielectric base, such as, and sapphire substrates or silicon base, but be not limited thereto.The substrate 61 with the first projection 65a and the second projection 65b can be attached to the first electrode pad 39a and the second electrode pad 39b.In this case, in order to prevent the first electrode pad 39a and the second electrode pad 39b to be exposed to outside, insulating barrier 49 can cover side surface and the basal surface of the first electrode pad 39a and the second electrode pad 39b.In addition, insulating barrier 49 can have the opening of exposure first electrode pad 39a and the second electrode pad 39b, and then other metal level 67a, 67b is formed in the opening.Other metal level 67a, 67b can be made up of jointing metal.
Fig. 3 is the cutaway view of the light-emitting diode (LED) module of the LED encapsulation piece 100 comprised according to the first exemplary embodiment.
With reference to Fig. 3, LED module comprises circuit board 71 (such as, MC-PCB), LED encapsulation piece 100 and lens 81.Circuit board 71 (such as, MC-PCB) has for by connection pad 73a, 73b mounted thereto for LED encapsulation piece 100.First projection 45a of LED encapsulation piece 100 is connected respectively to the second projection 45b (see Fig. 1) and is connected pad 73a, 73b.
Multiple LED encapsulation piece 100 can be arranged on circuit board 71, and lens 81 can be arranged in LED encapsulation piece 100 to regulate the deflection of the light launched from LED encapsulation piece 100.
According to the second exemplary embodiment, light emission diode package member 200 can replace LED encapsulation piece 100 to install on circuit boards.
Fig. 4 to Figure 12 shows the method manufactured according to the LED encapsulation piece 100 of the first exemplary embodiment.In Fig. 5 to Figure 10, (a) is plane graph, and (b) is the cutaway view intercepted along the A-A line of (a).
With reference to Fig. 4, growth substrate 21 forms the semiconductor stack overlapping piece 30 comprising the first conductive-type semiconductor layer 25, active layer 27 and the second conductive-type semiconductor layer 29.Growth substrate 21 can be sapphire substrates, but is not limited thereto.Selectively, growth substrate 21 can be the hetero-substrates (heterogeneoussubstrate) of other types, such as, and silicon base.Each in first conductive-type semiconductor layer 25 and the second conductive-type semiconductor layer 29 can be made up of single or multiple lift.In addition, active layer 27 can have single quantum or multi-quantum pit structure.
Compound semiconductor layer can be formed by metal organic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE) in growth substrate 21 by III-N based compound semiconductor.
Resilient coating (not shown) can be formed before formation compound semiconductor layer.Form resilient coating to alleviate the lattice mismatch between growth substrate 21 and compound semiconductor layer, resilient coating can be formed by the GaN base material layer of such as gallium nitride or aluminium nitride.
With reference to (a) and (b) of Fig. 5, semiconductor stack overlapping piece 30 is patterned to form chip (stack) separated region 30b makes the second conductive-type semiconductor layer 29 and active layer 27 patterning to form multiple contact hole 30a of exposure first conductive-type semiconductor layer 25 simultaneously.Semiconductor stack overlapping piece 30 patterning is made by photoetching process and etch process.
Chip separation region 30b is the region for LED encapsulation structure being divided into single led packaging part, and the side surface of the side surface of the first conductive-type semiconductor layer 25, the side surface of active layer 27 and the second conductive-type semiconductor layer 29 exposes on the 30b of chip separation region.Advantageously, chip separation region 30b can be configured to expose substrate 21, and is not restricted to this.
Multiple contact hole 30a can be circular, but is not limited thereto.Contact hole 30a can have various shape.Second conductive-type semiconductor layer 29 and active layer 27 are exposed to the sidewall of multiple contact hole 30a.As shown, contact hole 30a can have the sidewall of inclination.
With reference to (a) and (b) of Fig. 6, the second contact layer 31 is formed on the second conductive-type semiconductor layer 29.Second contact layer 31 is formed on the semiconductor stack overlapping piece 30 except corresponding to the region of multiple contact hole 30a.
Second contact layer 31 can comprise transparent conductive oxide film (such as, tin indium oxide (ITO)) or reflective metal layer (such as, silver (Ag) or aluminium (Al)).Second contact layer 31 can be made up of single or multiple lift.Second contact layer 31 can also be configured to define and the second conductive-type semiconductor layer 29 ohmic contact.
The second contact layer 31 can be formed before or after the multiple contact hole 30a of formation.
With reference to (a) and (b) of Fig. 7, form the first insulating barrier 33 to cover the second contact layer 31.First insulating barrier 33 can cover the side surface being exposed to chip separation region 30b of semiconductor stack overlapping piece 30, covers the sidewall of multiple contact hole 30a simultaneously.Here, the first insulating barrier 33 can have the opening 33a exposing the first conductive-type semiconductor layer 25 in multiple contact hole 30a.
First insulating barrier 33 can be made up of single or multiple lift (such as, silicon oxide film or silicon nitride film).Selectively, the first insulating barrier 33 can form by by the distributed Bragg reflector that alternately the stacking insulating barrier with different refractivity is formed.Such as, the first insulating barrier 33 is by alternately stacking SiO 2/ TiO 2or SiO 2/ Nb 2o 5formed.In addition, the first insulating barrier 33 can be formed to provide the distributed Bragg reflector by regulating the wide wave-length coverage of the thickness of each insulating barrier to blue light, green glow and ruddiness to have highly reflective.
With reference to (a) and (b) of Fig. 8, the first insulating barrier 33 forms the first contact layer 35.First contact layer 35 comprises the contact portion 35a that contact is exposed to the first conductivity type upper semiconductor layer 25 in contact hole 30a and the coupling part 35b be connected to each other by contact portion 35a.First contact layer 35 can be made up of reflective metal layer, but is not limited thereto.
First contact layer 35 is formed on some regions of semiconductor stack overlapping piece 30, and the first insulating barrier 33 is exposed on other regions not having formation first contact layer 35 of semiconductor stack overlapping piece 30.
With reference to (a) and (b) of Fig. 9, the first contact layer 35 forms the second insulating barrier 37.Second insulating barrier 37 can be made up of single or multiple lift (silicon oxide film or silicon nitride film).In addition, the second insulating barrier 37 can form by by the distributed Bragg reflector that alternately the stacking insulating barrier with different refractivity is formed.
Second insulating barrier 37 can cover the first contact layer 35 and cover the first insulating barrier 33 simultaneously.Second insulating barrier 37 also can cover the side surface in the 30b of chip separation region of semiconductor stack overlapping piece 30.
Second insulating barrier 37 has the opening 37a of exposure first contact layer 35.In addition, the second insulating barrier 37 and the first insulating barrier 33 are formed with the opening 37b of exposure second contact layer 31.
With reference to (a) and (b) of Figure 10, the second insulating barrier 37 forms the first electrode pad 39a and the second electrode pad 39b.First electrode pad 39a is connected to the first contact layer 35, second electrode pad 39b through opening 37a and is connected to the second contact layer 31 through opening 37b.
First electrode pad 39a separates with the second electrode pad 39b, and viewed from top perspective, the first electrode pad 39a has relative large area with each the second electrode pad 39b, such as, is no less than the area of 1/3 of the area of LED encapsulation piece.
With reference to Figure 11, the first electrode pad 39a and the second electrode pad 39b form insulating barrier 43.Insulating barrier 43 covers the first electrode pad 39a and the second electrode pad 39b, and has the groove of the upper surface of exposed electrode pad 39a and 39b.In addition, insulating barrier 43 can have the groove of the second insulating barrier 37 be exposed between the first electrode pad 39a and the second electrode pad 39b.
Then, in the groove of insulating barrier 43, form the first projection 45a and the second projection 45b, mute projection 45c can be formed between the first projection and the second projection.
Projection is formed by using metal material plating (such as, electroplating).If necessary, the Seed Layer for plating can also be formed.
After formation first projection 45a and the second projection 45b, insulating barrier 43 can be removed.Such as, insulating barrier 43 can be formed by the polymer of such as photoresist, and can be removed after formation projection.Selectively, insulating barrier 43 can be left to protect the side surface of the first projection 45a and the second projection 45b.
In the present example embodiment, insulating barrier 43 is depicted as and is formed directly on the first pad electrode 39a and the second pad electrode 39b.In a further exemplary embodiment, another insulating barrier can be formed to cover the first electrode pad 39a and the second electrode pad 39b.Another insulating barrier can be configured to the opening with exposure first electrode pad 39a and the second electrode pad 39b.Then, the technique forming insulating barrier 43 and projection can be performed.
With reference to Figure 12, remove growth substrate 21, wavelength shifter 51 is attached to the first conductive-type semiconductor layer 25.Growth substrate 21 is removed by optical technology (such as, laser lift-off (LLO)), mechanical polishing or chemical etching.
Then, anisotropic etching (such as, Optical Electro-Chemistry (PEC) etching) is carried out to form coarse surface on the first conductive-type semiconductor layer 25 exposed to the surface of the exposure of the first conductive-type semiconductor layer 25.
Meanwhile, the wavelength shifter of the phosphor sheet such as comprising phosphor can be attached to the first conductive-type semiconductor layer 25.
Selectively, growth substrate 21 can comprise the impurity of the wavelength for changing the light produced in active layer 27.In this case, growth substrate 21 can be used as wavelength shifter 51.
Then, along chip separation region 30b, LED encapsulation structure is divided into single packaging part, thus the LED encapsulation piece 100 provided.Now, the second insulating barrier 37 is cut together with wavelength shifter 51, makes the cutting planes of the second insulating barrier 37 and wavelength shifter 51 to be formed on one wire.
Figure 13 illustrates the cutaway view manufactured according to the method for the LED encapsulation piece 200 of the second exemplary embodiment of the present invention.
With reference to Figure 13, manufacturing in the method according to the LED encapsulation piece 200 of this exemplary embodiment, technique is identical with the technique of the method for above-mentioned manufacture LED encapsulation piece 100, until form the first electrode pad 39a and the second electrode pad 39b ((a) and (b) of Figure 10).
After formation first electrode pad 39a and the second electrode pad 39b, form insulating barrier 49 to cover the first electrode pad 39a and the second electrode pad 39b.Insulating barrier 49 can cover the side surface of the first electrode pad 39a and the second electrode pad 39b to protect the first electrode pad 39a and the second electrode pad 39b.Insulating barrier 49 has the opening of exposure first electrode pad 39a and the second electrode pad 39b.Then other metal levels 67a, 67b is formed in the opening.Other metal levels 67a, 67b can be made up of jointing metal.
Substrate 61 joins the first electrode pad 39a and the second electrode pad 39b to.Substrate 61 can have the through hole that can be formed with the first projection 65a and the second projection 65b.In addition, the first projection and the second projection can be formed as having pad 69a, 69b at its end.There is the first projection 65a, the substrate 61 of the second projection 65b, pad 69a and pad 69b can prepare separately, and join the wafer with the first electrode pad 39a and the second electrode pad 39b to.
Then, as described in reference to Figure 12, remove growth substrate 21 and wavelength shifter 51 can be attached to the first conductive-type semiconductor layer 25, subsequently LED encapsulation structure being divided into single LED encapsulation piece.Therefore, the as shown in Figure 2 LED encapsulation piece 200 completed is provided.
Figure 14 is the cutaway view of the LED encapsulation piece 300 according to the third exemplary embodiment of the present invention.
With reference to Figure 14, LED encapsulation piece 300 can comprise be divided into multiple luminescence unit (illustrate only two luminescence units S1, S2 here) semiconductor stack overlapping piece 130, first contact layer 135, second contact layer 131, first insulating barrier 133, second insulating barrier 137, first electrode pad 139a, the second electrode pad 139b, be one another in series contiguous luminescence unit connector 139c, the first projection 145a and the second projection 145b that connect.In addition, LED encapsulation piece 300 can comprise the 3rd insulating barrier 141, insulating barrier 143, mute projection 145c, wavelength shifter 151 and other metal levels 140a, 140b.
Semiconductor stack overlapping piece 130 comprises the first conductivity type upper semiconductor layer 125, active layer 127 and the second conductivity type lower semiconductor layer 129.The semiconductor stack overlapping piece 130 of this exemplary embodiment is similar to the semiconductor stack overlapping piece 30 described in FIG, will omit the description detailed to it here.
Each in luminescence unit S1, S2 has and extends through the second conductivity type lower semiconductor layer 129 and active layer 127 to expose multiple contact hole 130a ((b) see Figure 18) of the first conductivity type upper semiconductor layer, and the first contact layer 135 contacts the first conductivity type upper semiconductor layer 125 be exposed in multiple contact hole.Luminescence unit S1, S2 are separated from one another by unit separated region 130b ((b) see Figure 18).
Second contact layer 131 contacts the second conductivity type lower semiconductor layer 129 of each luminescence unit S1, S2.Second contact layer 131 comprises reflective metal layer to be reflected in the light produced in active layer 127.In addition, the second contact layer 131 can form the ohmic contact with the second conductivity type lower semiconductor layer 129.
First insulating barrier 133 covers the second contact layer 131.In addition, the first insulating barrier 133 covers the sidewall be exposed in multiple contact hole 130a of semiconductor stack overlapping piece 130.In addition, the first insulating barrier 133 can cover the side surface of each luminescence unit S1, S2.First insulating barrier 133 makes the first contact layer 135 and the second contact layer 131 insulate, and makes to be exposed to the second conductivity type lower semiconductor layer 129 in multiple contact hole 130a and active layer 127 and the first contact layer 135 simultaneously and insulate.First insulating barrier 133 can be made up of single or multiple lift (such as, silicon oxide film or silicon nitride film).In addition, the first insulating barrier 133 can by passing through alternately stacking insulating barrier (such as, the SiO with different refractivity 2/ TiO 2or SiO 2/ Nb 2o 5) formed distributed Bragg reflector composition.
First contact layer 135 is positioned at below the first insulating barrier 133, and contacts the first conductivity type upper semiconductor layer 125 through the first insulating barrier 133 in the multiple contact hole 130a in each luminescence unit S1, S2.The contact portion 135a that first contact layer 135 comprises contact first conductivity type the upper semiconductor layer 125 and coupling part 135b that contact portion 135a is connected to each other.Therefore, by coupling part 135b, contact portion 135a is electrically connected to each other.Be positioned at the first contact layer 135 below each luminescence unit S1, S2 separated from one another and be formed in the below in some regions of the first insulating barrier 133.First contact layer 135 can be made up of reflective metal layer.
Second insulating barrier 137 covers the first contact layer 135 below the first contact layer 135.In addition, the second insulating barrier 137 can cover the side surface that the first insulating barrier 133 covers each luminescence unit S1, S2 simultaneously.Second insulating barrier 137 can be made up of single or multiple lift.Selectively, the second insulating barrier 137 can be made up of distributed Bragg reflector.
First electrode pad 139a and the second electrode pad 139b is positioned at below the second insulating barrier 137.First electrode pad 139a can be connected to first contact layer 135 of the first luminescence unit S1 through the second insulating barrier 137.In addition, the second electrode pad 139b can be connected to second contact layer 131 of the second luminescence unit S2 through the second insulating barrier 137 and the first insulating barrier 133.
Connector 139c is positioned at below the second insulating barrier 137 and also through the second insulating barrier 137, luminescence unit S1, S2 of two vicinities is electrically connected to each other.Connector 139c can make second contact layer 131 of a luminescence unit S1 be connected to first contact layer 135 of another luminescence unit S2 adjacent thereto, and two luminescence units S1, S2 are one another in series connection.
In the present example embodiment, two luminescence units S1, S2 are shown.But, it should be understood that two or more luminescence units can be one another in series connection by multiple connector 139c.Here, first electrode pad 139a, 139b can be connected in series to the end opposite being positioned at such serial array.
Meanwhile, the 3rd insulating barrier 141 can cover the first electrode pad 139a, the second electrode pad 139b and connector 139c below the first electrode pad 139a, the second electrode pad 139b and connector 139c.3rd insulating barrier 141 can have the opening of exposure first electrode pad 139a and the second electrode pad 139b.3rd insulating barrier 141 can be formed by silicon oxide film or silicon nitride film.
First projection 145a and the second projection 145b lays respectively at below the first electrode pad 139a and the second electrode pad 139b.First projection 145a and the second projection 145b is formed by plating.First projection 145a and the second projection 145b is the terminal being electrically connected to circuit board (such as, MC-PCB), and has end coplanar each other.In addition, the first electrode pad 139a can be formed on the horizontal plane identical with the horizontal plane of the second electrode pad 139b, and the first projection 145a and the second projection 145b can also be formed at grade.Therefore, the first projection 145a and the second projection 145b can have identical height.
Other metal levels 140a, 140b can be arranged between the first projection 145a and the first electrode pad 139a and between the second projection 145b and the second electrode pad 139b.Here, other metal levels 140a, 140b are set and are formed as higher than connector 139c to make the first electrode pad 139a and the second electrode pad 139b, and other metal levels 140a, 140b can be positioned at the open interior of the 3rd insulating barrier 141.First electrode pad 139a, the second electrode pad 139b and other metal levels 140a, 140b can form final electrode pad.
Meanwhile, mute projection 145c can between the first projection 145a and the second projection 145b.Mute projection 145c can form with the first projection 145a the passage of heat that is provided for ejecting selfluminous cell S1, S2 together with the second projection 145b.Mute projection 145c is separated with connector 139c by the 3rd insulating barrier 141.
Insulating barrier 143 can cover the side surface of the first projection 145a and the second projection 145b.Insulating barrier 143 also can cover the side surface of mute projection 145c.In addition, insulating barrier 143 fills the first projection 145a, space between the second projection 145b and the 3rd projection 145c enters semiconductor package part 130 to prevent moisture from outside.Although insulating barrier 143 can be configured to the whole side surface of covering first projection 145a and the second projection 145b, the present invention is not limited thereto.Selectively, insulating barrier 143 can cover the side surface except some regions of the side surface except the end close to the first projection and the second projection of the first projection 145a and the second projection 145b.
Wavelength shifter 151 can be positioned on luminescence unit S1, S2.Wavelength shifter 151 can contact the upper surface of the first conductivity type upper semiconductor layer 125.Wavelength shifter 151 goes back capping unit separated region 130b and chip separation region.Wavelength shifter 151 can be the phosphor sheet with homogeneous thickness, and is not restricted to this.Selectively, wavelength shifter 151 can be the substrate doped with the impurity for wavelength convert, such as, and sapphire substrates or silicon base.
In the present embodiment, the side surface of luminescence unit S1, S2 can be covered by protection insulating barrier.Protection insulating barrier can comprise such as, the first insulating barrier 133 and/or the second insulating barrier 137.In addition, the first contact layer 135 can cover with the protected impact from external environment condition by the second insulating barrier 137, and the second contact layer 131 can be covered by the first insulating barrier 133 and the second insulating barrier 137 with the protected impact from external environment condition.In addition, the first electrode pad 139a and the second electrode pad 139b is also protected by such as the 3rd insulating barrier 141.Therefore, can prevent from making luminescence unit S1, S2 worsen due to moisture.
Wavelength shifter 151 can be attached to the first conductivity type upper semiconductor layer 125 of wafer scale, is then separated together with protection insulating barrier in chip separation process (or packaging part separating technology) process.Therefore, wavelength shifter 151 side surface can with protection insulating barrier on one wire.In addition, wavelength shifter 151 side surface can with the side surface of insulating barrier 143 on one wire.
Figure 15 is the schematic cross sectional views of the light emission diode package member 400 according to the fourth exemplary embodiment of the present invention.
With reference to Figure 15, LED encapsulation piece 400 is similar to the LED encapsulation piece 300 according to above exemplary embodiment.But in the present example embodiment, the first projection 165a and the second projection 165b is formed in substrate 161.
Specifically, substrate 161 comprises and has formation the first projection 165a within it and the through hole of the second projection 165b respectively.Substrate 161 is dielectric base, such as, and sapphire substrates or silicon base, but be not restricted to this.
The substrate 161 with the first projection 165a and the second projection 165b can be attached to the 3rd insulating barrier 141, first projection 165a and the second projection 165b and can be connected respectively to the first electrode pad 139a and the second electrode pad 139b.Here, the first projection 165a and the second projection 165b can join other metal levels 140a, 140b respectively to.
Figure 16 is the cutaway view of the light-emitting diode (LED) module of the LED encapsulation piece 300 comprised on circuit boards according to the 3rd exemplary embodiment.
With reference to Figure 16, LED module comprises such as, the circuit board 171 of MC-PCB, LED encapsulation piece 300 and lens 181.Circuit board 171 (such as, MC-PCB) has for by connection pad 173a, 173b mounted thereto for LED encapsulation piece 300.First projection 145a of LED encapsulation piece 300 is connected respectively to the second projection 145b (see Figure 14) and is connected pad 173a, 173b.
Multiple LED encapsulation piece 300 can be arranged on circuit board 171, and lens 181 can be arranged in LED encapsulation piece 300 to regulate the deflection of the light launched from LED encapsulation piece 300.
In other exemplary embodiments of the invention, light emission diode package member 400 can replace LED encapsulation piece 300 to install on circuit boards.
Figure 17 to Figure 25 shows the method manufactured according to the LED encapsulation piece 300 of the 3rd exemplary embodiment.In Figure 18 to Figure 23, (a) is plane graph, and (b) is the cutaway view intercepted along the A-A line of (a).
With reference to Figure 17, growth substrate 121 forms the semiconductor stack overlapping piece 130 comprising the first conductive-type semiconductor layer 125, active layer 127 and the second conductive-type semiconductor layer 129.Growth substrate 121 is similar with semiconductor stack overlapping piece 30 to the substrate 21 described with reference to Fig. 4 with semiconductor stack overlapping piece 130, therefore will omit the description detailed to it here.
With reference to (a) and (b) of Figure 18, make semiconductor stack overlapping piece 130 patterning to form chip (packaging part) separated region 130c and unit separated region 130b, make the second conductive-type semiconductor layer 129 and active layer 127 patterning to form luminescence unit S1, S2, each luminescence unit S1, S2 have multiple contact hole 130a of exposure first conductive-type semiconductor layer 125 simultaneously.Semiconductor stack overlapping piece 130 patterning is made by photoetching process and etch process.
Chip separation region 130c is the region for LED encapsulation structure being divided into single LED encapsulation piece, and the side surface of the side surface of the first conductive-type semiconductor layer 125, the side surface of active layer 127 and the second conductive type layer semiconductor layer 129 is exposed to 130c place, chip separation region.Advantageously, chip separation region 130c and unit separated region 130b can be configured to expose substrate 121, and is not limited thereto.
Multiple contact hole 130a can have circle, but is not restricted to this.Contact hole 130 can have various shape.Second conductive-type semiconductor layer 129 and active layer 127 are exposed to the sidewall of multiple contact hole 130a.Contact hole 130a can have the sidewall of inclination.
With reference to (a) and (b) of Figure 19, the second conductive-type semiconductor layer 129 forms the second contact layer 131.The semiconductor stack overlapping piece 130 except corresponding to the region of multiple contact hole 130a of each luminescence unit S1, S2 forms the second contact layer 131.
Second contact layer 131 can comprise the transparent conductive oxide film of such as tin indium oxide (ITO) or the reflective metal layer of such as silver (Ag) or aluminium (Al).Second contact layer 131 can be made up of single or multiple lift.Second contact layer 131 also can be configured to form ohmic contact with the second conductive-type semiconductor layer 129.
The second contact layer 131 can be formed before or after the multiple contact hole 130a of formation.
With reference to (a) and (b) of Figure 20, form the first insulating barrier 133 to cover the second contact layer 131.The side surface that first insulating barrier 133 can cover each luminescence unit S1, S2 covers the sidewall of multiple contact hole 130a simultaneously.Here, the first insulating barrier 133 can have the opening 133a exposing the first conductive-type semiconductor layer 125 in multiple contact hole 130a.
The first insulating barrier 133 can be formed by the single or multiple lift of such as silicon oxide film or silicon nitride film.In addition, the first insulating barrier 133 can be formed by by the distributed Bragg reflector that alternately the stacking insulating barrier with different refractivity is formed.Such as, by alternately stacking SiO 2/ TiO 2or SiO 2/ Nb 2o 5form the first insulating barrier 133.In addition, the first insulating barrier 133 can be formed to provide the distributed Bragg reflector by regulating the wide wave-length coverage of the thickness of each insulating barrier to blue light, green glow and ruddiness to have highly reflective.
With reference to (a) and (b) of Figure 21, the first insulating barrier 133 forms the first contact layer 135.Each luminescence unit S1, S2 are formed the contact portion 135a that the first contact layer 135, first contact layer 135 comprises the contact first conductivity type upper semiconductor layer 125 be exposed in contact hole 130a and the coupling part 135b be connected to each other by contact portion 135a.First contact layer 135 can be made up of reflective metal layer, but is not limited thereto.
Some regions of each transmitter unit S1, S2 are formed the first contact layer 135, makes to expose the first insulating barrier 133 at other region places of formation first contact layer 135 that do not have of semiconductor stack overlapping piece 130.
With reference to (a) and (b) of Figure 22, the first contact layer 135 forms the second insulating barrier 137.The second insulating barrier 137 can be formed by the single or multiple lift of such as silicon oxide film or silicon nitride film.Selectively, the second insulating barrier 137 can be formed by by the distributed Bragg reflector that alternately the stacking insulating barrier with different refractivity is formed.
Second insulating barrier 137 can cover the first contact layer 135 and cover the first insulating barrier 133 simultaneously.Second insulating barrier 137 also can cover the side surface of each luminescence unit S1, S2.In addition, the second insulating barrier 137 can be filled in chip separation region 130c and unit separated region 130b.
Second insulating barrier 137 has the opening 137a of the first contact layer 135 exposing each luminescence unit S1, S2.In addition, the second insulating barrier 137 and the first insulating barrier 133 are formed with the opening 137b of exposure second contact layer 131.
With reference to (a) and (b) of Figure 23, the second insulating barrier 137 forms connector 139c, the first electrode pad 139a and the second electrode pad 139b.First electrode pad 139a is connected to first contact layer 135 of the first luminescence unit S1 by opening 137a, the second electrode pad 139b is connected to second contact layer 131 of the second luminescence unit S2 by opening 137b.In addition, first contact layer 135 of contiguous luminescence unit S1, S2 to be one another in series with the second contact layer 131 by opening 137a, 137b and to be connected by connector 139c.
With reference to Figure 24, the first electrode pad 139a, the second electrode pad 139b and connector 139c form the 3rd insulating barrier 141.3rd insulating barrier 141 covers the first electrode pad 139a, the second electrode pad 139b and connector 139c, and has the groove of the upper surface of exposed electrode pad 139a, 139b.Meanwhile, the 3rd insulating barrier 141 can have other metal levels 140a, 140b of being formed in its groove.Other metal levels 140a, 140b make the height of electrode pad 139a, 139b increase, and make final electrode pad can have the height higher than connector 139c.Other metal levels 140a, 140b can be formed before formation the 3rd insulating barrier 141.The upper surface of other metal levels 140a, 140b can be substantially coplanar with the upper surface of the 3rd insulating barrier 141.
With reference to Figure 25, the 3rd insulating barrier 141 forms the insulating barrier 143 of patterning.The insulating barrier 143 of patterning has the upside of exposure first electrode pad 139a and the second electrode pad 139b such as, the groove of other metal levels 140a, 140b.In addition, the insulating barrier 143 of patterning can have the groove of the insulating barrier 141 between exposure first electrode pad 139a and the second electrode pad 139b.
Then, in the groove of insulating barrier 143, form the first projection 145a and the second projection 145b, mute projection 145c can be formed between the first projection and the second projection.
Plating by such as electroplating forms projection.As required, the Seed Layer for plating can also be formed.
After formation first projection 145a and the second projection 145b, insulating barrier 143 can be removed.Such as, insulating barrier 143 can be formed by the polymer of such as photoresist, and can be removed after formation projection.Selectively, insulating barrier 143 can be retained to protect the side surface of the first projection 145a and the second projection 145b.
With reference to Figure 26, remove growth substrate 121, then wavelength shifter 151 is attached to luminescence unit S1, S2.Growth substrate 121 is removed by the optical technology of such as laser lift-off (LLO), mechanical polishing or chemical etching.
Then, the surface of the exposure of the first conductive-type semiconductor layer 125 is made to stand the anisotropic etching of such as PEC etching, to form rough surface on the first conductive-type semiconductor layer 125 exposed.
Meanwhile, the wavelength shifter 151 such as comprising the phosphor sheet of phosphor can be attached to the first conductive-type semiconductor layer 125.
Selectively, growth substrate 121 can comprise the impurity of the wavelength for changing the light produced in active layer 127.In this case, growth substrate 121 can be used as wavelength shifter 151.
Then, along chip separation region 130c, LED encapsulation structure is divided into single packaging part, thus the LED encapsulation piece 300 provided.Now, the second insulating barrier 137 is cut together with wavelength shifter 151, the cutting planes of the second insulating barrier 137 and wavelength shifter 151 can be formed point-blank.
Figure 27 explains the cutaway view manufactured according to the method for the LED encapsulation piece 400 of the fourth exemplary embodiment of the present invention.
With reference to Figure 27, manufacturing in the method according to the LED encapsulation piece 400 of the present embodiment, technique is identical with the technique that above-mentioned (Figure 24) manufactures the method for LED encapsulation piece 300, until form the 3rd insulating barrier 141 and other metal levels 140a, 140b.
In the present example embodiment, substrate 161 is joined to the 3rd insulating barrier 141.Substrate 161 can have the through hole that can form the first projection 165a and the second projection 165b wherein.In addition, the first projection 165a and the second projection 165b can be formed with pad (not shown) in its end.In addition, substrate 161 can have part and forms the groove of filling on the lower surface thereof and by metal material 165c.Metal material 165c improves substrate heat radiation.
Selectively, the substrate 161 with the first projection 165a and the second projection 165b can be prepared separately, and the substrate 161 with the first projection 165a and the second projection 165b be joined to the wafer with the first electrode pad 139a and the second electrode pad 139b.Respectively the first projection 165a and the second projection 165b can be electrically connected to the first electrode pad 139a and the second electrode pad 139b.
Then, as described in reference to Figure 26, remove growth substrate 121, and wavelength shifter 151 can be attached to luminescence unit S1, S2, subsequently LED encapsulation structure is divided into single LED encapsulation piece.Therefore, the LED encapsulation piece 400 completed described in fig .15 is provided.
Similarly, exemplary embodiment of the present invention provides the wafer scale LED encapsulation piece that can be formed directly into when not using traditional lead frame or printed circuit board (PCB) on the circuit board of module.Therefore, LED encapsulation piece can have high efficiency and can show the heat radiation through improving, and reduces the time for the manufacture of described LED encapsulation piece and cost simultaneously.In addition, the LED module with LED encapsulation piece mounted thereto can have high efficiency and can show the heat radiation through improving.
In addition, LED encapsulation piece can comprise the be one another in series multiple luminescence unit connected and the array be connected in antiparallel each other.In addition, multiple luminescence unit can connect into bridge rectifier, and can be used for forming bridge rectifier.Therefore, the LED module comprising LED encapsulation piece can operate when not having independent AC/DC transducer.
Although describe the present invention with reference to some exemplary embodiments by reference to the accompanying drawings, will be apparent that for those skilled in the art, various amendment and change can be made to the present invention without departing from the spirit and scope of the present invention.In addition, it should be understood that some features of certain embodiment without departing from the spirit and scope of the present invention also may be used on other embodiments.Therefore, it should be understood that by means of only diagram embodiment is supplied to those skilled in the art, provide embodiment so that full disclosure of the present invention is supplied to those skilled in the art, and thorough understanding of the present invention be supplied to those skilled in the art.Thus, it is intended that the present invention covers described modifications and variations, as long as described modifications and variations fall in the scope of claim and equivalent thereof.
1. a light emission diode package member, described light emission diode package member comprises:
Semiconductor stack overlapping piece, comprises the first conductive-type semiconductor layer, active layer and the second conductive-type semiconductor layer;
Multiple contact hole, is arranged in the second conductive-type semiconductor layer and active layer, contact holes exposing first conductive-type semiconductor layer;
First projection, be arranged on the first side of semiconductor stack overlapping piece, the first projection is electrically connected to the first conductive-type semiconductor layer by multiple contact hole;
Second projection, be arranged on the first side of semiconductor stack overlapping piece, the second projection is electrically connected to the second conductive-type semiconductor layer;
Protection insulating barrier, covers the sidewall of semiconductor stack overlapping piece;
First contact layer, the first contact portion comprising the first conductive-type semiconductor layer in the described multiple contact hole of contact and the coupling part that the first contact portion is connected to each other; And
Second contact layer, contacts the second conductive-type semiconductor layer,
Wherein, protection insulating barrier comprises the first insulating barrier and the second insulating barrier, and the first insulating barrier to be arranged between the first contact layer and the second contact layer and to cover the second contact layer, and the second insulating barrier covers the first contact layer.
2. light emission diode package member as claimed in claim 1, described light emission diode package member also comprises the wavelength shifter be arranged on the second side of semiconductor stack overlapping piece, and the second side is relative with the first side of semiconductor stack overlapping piece.
3. light emission diode package member as claimed in claim 2, wherein, wavelength shifter comprises phosphor sheet or the single crystal substrates doped with impurity.
4. light emission diode package member as claimed in claim 2, wherein, wavelength shifter comprises the side surface flushed with the side surface of protection insulating barrier.
5. light emission diode package member as claimed in claim 1, wherein, protection insulating barrier also comprises distributed Bragg reflector.
6. light emission diode package member as claimed in claim 1, wherein, the first conductive-type semiconductor layer comprises coarse surface.
7. light emission diode package member as claimed in claim 1, described light emission diode package member comprises the insulating barrier on the side surface being arranged in the first projection and the second projection.
8. light emission diode package member as claimed in claim 7, described light emission diode package member also comprises the mute projection be arranged between the first projection and the second projection.
9. light emission diode package member as claimed in claim 1, described light emission diode package member also comprises the substrate comprising the first through hole and the second through hole, and the first projection and the second projection are arranged in the first through hole and the second through hole.
10. light emission diode package member as claimed in claim 9, wherein, substrate comprises sapphire or silicon.
11. light emission diode package members as claimed in claim 1, the second insulating barrier is arranged between semiconductor stack overlapping piece and the first contact layer, and wherein, the first projection is electrically connected to the first contact layer, and the second projection is electrically connected to the second contact layer.
12. light emission diode package members as claimed in claim 11, described light emission diode package member also comprises:
First electrode pad, through the first contact holes contact first contact layer be arranged in the second insulating barrier; And
Second electrode pad, through the second contact holes contact second contact layer be arranged in the second insulating barrier and the first insulating barrier,
Wherein, the first projection and the second projection contact the first electrode pad and the second electrode pad respectively.
13. light emission diode package members as claimed in claim 11, wherein, at least one in the first insulating barrier and the second insulating barrier comprises distributed Bragg reflector.
14. 1 kinds of light-emitting diode (LED) modules, described light-emitting diode (LED) module comprises:
Light emission diode package member as claimed in claim 1, arranges on circuit boards; And
Lens, regulate the deflection of the light launched from light emission diode package member.
15. light-emitting diode (LED) modules as claimed in claim 14, wherein, circuit board comprises metallic core printed circuit board (PCB), and multiple light emission diode package member is arranged on metallic core printed circuit board (PCB).
16. 1 kinds of methods manufacturing light emission diode package member, described method comprises:
First substrate is formed semiconductor stack overlapping piece, and semiconductor stack overlapping piece comprises the first conductive-type semiconductor layer, active layer and the second conductive-type semiconductor layer;
Make semiconductor stack overlapping piece patterning to form chip separation region;
Make the second conductive-type semiconductor layer and active layer patterning, to form multiple contact holes of exposure first conductive-type semiconductor layer;
Form the protection insulating barrier of the sidewall in the chip separation region covering semiconductor stack overlapping piece; And
Semiconductor stack overlapping piece is formed the first projection and the second projection,
Wherein, the first projection is electrically connected to the first conductive-type semiconductor layer by multiple contact hole, and the second projection is electrically connected to the second conductive-type semiconductor layer.
17. methods as claimed in claim 16, wherein, the first substrate comprises the impurity of the wavelength for changing the light produced in active layer.
18. methods as claimed in claim 16, described method also comprises:
Remove the first substrate to expose the first conductive-type semiconductor layer; And
Phosphor sheet is attached to the first conductive-type semiconductor layer of exposure.
19. methods as claimed in claim 16, wherein, form protection insulating barrier and comprise formation first insulating barrier and the second insulating barrier.
20. methods as claimed in claim 19, described method also comprises:
Second conductive-type semiconductor layer is formed the second contact layer;
Form the first insulating barrier to cover the sidewall of the second contact layer and multiple contact hole, the first insulating barrier is included in the opening exposing the first conductive-type semiconductor layer in multiple contact hole;
First insulating barrier is formed the first contact layer, and the first contact layer comprises:
Contact portion, contacts the first conductive-type semiconductor layer be exposed in multiple contact hole; And
Coupling part, makes contact portion be connected to each other;
Form the second insulating barrier to cover the first contact layer;
Make the first insulating barrier and the second patterning insulating layers to form the opening of exposure first contact layer;
Form the opening of exposure second contact layer; And
Form the first electrode pad and the second electrode pad over the second dielectric, make the first electrode pad and the second electrode pad be connected respectively to the first contact layer and the second contact layer through opening,
Wherein, the first projection and the second projection are electrically connected to the first electrode pad and the second electrode pad respectively.
21. methods as claimed in claim 20, wherein, form the first projection and the second projection and comprise the insulating layer pattern being formed and there is the opening in the region of exposure first electrode pad and the second electrode pad, and use metal material to carry out the exposed region of plating first electrode pad and the second electrode pad.
22. methods as claimed in claim 21, described method also comprises:
Mute projection is formed between the first projection and the second projection.
23. methods as claimed in claim 20, second substrate is bonded on the first electrode pad and the second electrode pad before being also included in formation first projection and the second projection by described method, wherein, form the first projection and the second projection to be included in the second substrate and to form multiple through hole, carry out filling vias with metal material, metal material is joined to the first electrode pad and the second electrode pad.
24. methods as claimed in claim 23, described method also comprises: before joint second substrate, forms the insulating barrier of covering first electrode pad and the second electrode pad, and makes patterning insulating layers to expose the first electrode pad and the second electrode pad.
25. 1 kinds of light emission diode package members, described light emission diode package member comprises:
Multiple luminescence unit, each luminescence unit comprises the first conductive-type semiconductor layer, active layer and the second conductive-type semiconductor layer;
Multiple contact hole, in the second conductive-type semiconductor layer being arranged in each luminescence unit and active layer, the first conductive-type semiconductor layer of each luminescence unit of contact holes exposing;
Protection insulating barrier, covers the sidewall of each luminescence unit;
Connector, be positioned at be arranged in luminescence unit the first side on and the luminescence unit of two vicinities is electrically connected to each other;
First projection, the first side being arranged in luminescence unit is electrically connected to the first conductive-type semiconductor layer by multiple contact holes of the first luminescence unit of luminescence unit;
Second projection, the first side being arranged in luminescence unit is electrically connected to the second conductive-type semiconductor layer of the second luminescence unit of luminescence unit;
First contact layer, the first contact portion comprising first conductive-type semiconductor layer in described multiple contact hole of each luminescence unit of contact and the coupling part that the first contact portion is connected to each other; And
Second contact layer; contact the second conductive-type semiconductor layer of each luminescence unit, wherein, protection insulating barrier comprises the first insulating barrier and the second insulating barrier; first insulating barrier to be arranged between the first contact layer and the second contact layer and to cover the second contact layer, and the second insulating barrier covers the first contact layer.
26. light emission diode package members as claimed in claim 25, described light emission diode package member also comprises the wavelength shifter be arranged on the second side of multiple luminescence unit, and the second side is relative with the first side of multiple luminescence unit.
27. light emission diode package members as claimed in claim 26, wherein, wavelength shifter comprises phosphor sheet or the single crystal substrates doped with impurity.
28. light emission diode package members as claimed in claim 26, wherein, wavelength shifter has the side surface flushed with the side surface of protection insulating barrier.
29. light emission diode package members as claimed in claim 25, wherein, protection insulating barrier also comprises distributed Bragg reflector.
30. light emission diode package members as claimed in claim 25, wherein, the first conductive-type semiconductor layer of each luminescence unit comprises coarse surface.
31. light emission diode package members as claimed in claim 25, described light emission diode package member comprises the insulating barrier on the side surface being arranged in the first projection and the second projection.
32. light emission diode package members as claimed in claim 31, described light emission diode package member comprises the mute projection be arranged between the first projection and the second projection.
33. light emission diode package members as claimed in claim 25, described light emission diode package member also comprises the substrate comprising the first through hole and the second through hole, and the first projection and the second projection are arranged in the first through hole and the second through hole.
34. light emission diode package members as claimed in claim 33, wherein, substrate comprises the groove of filling in the lower surface being arranged in substrate and by metal material.
35. light emission diode package members as claimed in claim 25, second insulating barrier is arranged between semiconductor stack overlapping piece and the first contact layer, wherein, connector is directly arranged in below the second insulating barrier, connector makes the first contact layer and the second contact layer be connected to each other, first contact layer of the first bump contact first luminescence unit, the second contact layer of the second bump contact second luminescence unit.
36. light emission diode package members as claimed in claim 35, described light emission diode package member also comprises:
First electrode pad, through the first contact layer of the first contact holes contact first luminescence unit be arranged in the second insulating barrier; And
Second electrode pad, through the second contact layer of the second contact holes contact second luminescence unit be arranged in the second insulating barrier and the first insulating barrier,
37. light emission diode package members as claimed in claim 36, wherein, connector is arranged in the horizontal plane place identical with the second electrode pad with the first electrode pad.
38. light emission diode package members as claimed in claim 36, described light emission diode package member also comprises the 3rd insulating barrier be arranged between mute projection and connector.
39. light emission diode package members as claimed in claim 35, wherein, at least one in the first insulating barrier and the second insulating barrier comprises distributed Bragg reflector.
40. 1 kinds of light-emitting diode (LED) modules, described light-emitting diode (LED) module comprises:
Light emission diode package member as claimed in claim 25, arranges on circuit boards; And
41. light-emitting diode (LED) modules as claimed in claim 40, wherein, circuit board comprises metallic core printed circuit board (PCB), and multiple light emission diode package member is arranged on metallic core printed circuit board (PCB).
42. 1 kinds of methods manufacturing light emission diode package member, described method comprises:
Make semiconductor stack overlapping piece patterning to form chip separation region and luminescence unit separated region;
Make the second conductive-type semiconductor layer and active layer patterning to form multiple luminescence unit, each luminescence unit comprises multiple contact holes of exposure first conductive-type semiconductor layer;
Form the protection insulating barrier of the sidewall in chip separation region and luminescence unit separated region covering semiconductor stack overlapping piece;
Form the connector connected that to be one another in series by contiguous luminescence unit; And
Multiple luminescence unit is formed the first projection and the second projection,
Wherein, the first projection is electrically connected to the first conductive-type semiconductor layer by multiple contact holes of the first luminescence unit of luminescence unit, and the second projection is electrically connected to the second conductive-type semiconductor layer of the second luminescence unit of luminescence unit.
43. methods as claimed in claim 42, wherein, the first substrate comprises the impurity of the wavelength for changing the light produced in active layer.
44. methods as claimed in claim 42, described method also comprises:
Remove the first substrate to expose luminescence unit; And
Phosphor sheet is attached to the luminescence unit of exposure.
45. methods as claimed in claim 42, wherein, form protection insulating barrier and comprise formation first insulating barrier and the second insulating barrier.
46. methods as claimed in claim 45, described method also comprises:
Second conductive-type semiconductor layer of each luminescence unit forms the second contact layer;
Form the first insulating barrier with the sidewall of the second contact layer and multiple contact hole that cover each luminescence unit, the first insulating barrier is included in the opening exposing the first conductive-type semiconductor layer in multiple contact hole;
First insulating barrier of each luminescence unit forms the first contact layer, and the first contact layer comprises:
Form the second insulating barrier to cover the first contact layer of each luminescence unit;
Make the first insulating barrier of each luminescence unit and the second patterning insulating layers to form the opening of exposure first contact layer;
Form the first electrode pad and the second electrode pad over the second dielectric, the first electrode pad and the second electrode pad are each passed through described opening and are connected to the first contact layer of the first luminescence unit and the second contact layer of the second luminescence unit,
Wherein, connector is formed over the second dielectric and passes the first contact layer and second contact layer of the luminescence unit of each vicinity of described openings contact, and the first projection and the second projection are electrically connected to the first electrode pad and the second electrode pad respectively.
47. methods as claimed in claim 46, wherein, form the first projection and the second projection and comprise the insulating layer pattern being formed and there is the opening in the region of exposure first electrode pad and the second electrode pad, and carry out the exposed region of plating first electrode pad and the second electrode pad with metal material.
48. methods as claimed in claim 47, described method also comprises:
49. methods as claimed in claim 48, described method also comprises: before the mute projection of formation, form the 3rd insulating barrier to cover the first electrode pad, the second electrode pad and connector, and make the 3rd patterning insulating layers to expose the first electrode pad and the second electrode pad.
50. methods as claimed in claim 46, wherein, form the first projection and the second projection and are included in dielectric base and form multiple through hole, use metal material filling vias, and metal material is joined to the first electrode pad and the second electrode pad.
51. methods as claimed in claim 50, described method also comprises: before the mute projection of formation, form the 3rd insulating barrier to cover the first electrode pad, the second electrode pad and connector, and make the 3rd patterning insulating layers to expose the first electrode pad and the second electrode pad.
CN201180046150.0A 2010-09-24 2011-09-05 Wafer LED packaging part and manufacture method thereof CN103119735B (en)
KR1020100092807A KR101142965B1 (en) 2010-09-24 2010-09-24 Wafer-level light emitting diode package and method of fabricating the same
PCT/KR2011/006544 WO2012039555A2 (en) 2010-09-24 2011-09-05 Wafer-level light emitting diode package and method of fabricating the same
CN201610132992.2A CN105789236B (en) 2010-09-24 2011-09-05 Wafer LED packaging part and its manufacturing method
CN201610132965.5A CN105789235B (en) 2010-09-24 2011-09-05 Wafer LED packaging part and its manufacturing method
CN201610131393.9A CN105575990B (en) 2010-09-24 2011-09-05 Wafer LED packaging part and its manufacturing method
CN201610133009.9A Division CN105679751A (en) 2010-09-24 2011-09-05 Wafer-level light emitting diode package and method of fabricating same
CN201610132992.2A Division CN105789236B (en) 2010-09-24 2011-09-05 Wafer LED packaging part and its manufacturing method
CN201610131814.8A Division CN105789234A (en) 2010-09-24 2011-09-05 Wafer-level Light Emitting Diode Package And Method Of Fabricating The Same
CN201610132965.5A Division CN105789235B (en) 2010-09-24 2011-09-05 Wafer LED packaging part and its manufacturing method
CN201610131393.9A Division CN105575990B (en) 2010-09-24 2011-09-05 Wafer LED packaging part and its manufacturing method
CN103119735A CN103119735A (en) 2013-05-22
CN103119735B true CN103119735B (en) 2016-04-06
ID=45874235
CN201610133009.9A CN105679751A (en) 2010-09-24 2011-09-05 Wafer-level light emitting diode package and method of fabricating same
CN201180046150.0A CN103119735B (en) 2010-09-24 2011-09-05 Wafer LED packaging part and manufacture method thereof
CN201610131814.8A CN105789234A (en) 2010-09-24 2011-09-05 Wafer-level Light Emitting Diode Package And Method Of Fabricating The Same
KR (1) KR101142965B1 (en)
CN (6) CN105575990B (en)
DE (2) DE112011103186T5 (en)
WO (1) WO2012039555A2 (en)
DE102013102667A1 (en) 2013-03-15 2014-10-02 Osram Opto Semiconductors Gmbh Display device
KR20140142826A (en) * 2013-06-05 2014-12-15 엘지이노텍 주식회사 Light emitting device and light emitting device package
CN104953000B (en) * 2014-03-27 2019-02-15 首尔伟傲世有限公司 Light emitting diode and light emitting device
CN106415861B (en) * 2014-06-11 2019-04-09 Lg伊诺特有限公司 Luminescent device and lighting apparatus
CN105810672A (en) * 2014-12-30 2016-07-27 晶能光电（江西）有限公司 Flip LED chip and preparation method thereof
KR20160085605A (en) 2015-01-08 2016-07-18 엘지이노텍 주식회사 Light emitting device package
DE102015100578A1 (en) 2015-01-15 2016-07-21 Osram Opto Semiconductors Gmbh Component and method for manufacturing a device
KR20160092465A (en) * 2015-01-27 2016-08-04 서울바이오시스 주식회사 Light emitting device
CN104681704B (en) * 2015-01-30 2017-08-29 大连德豪光电科技有限公司 Flip LED chips and preparation method thereof
WO2016209025A2 (en) * 2015-06-26 2016-12-29 서울반도체 주식회사 Backlight unit using multi-cell light emitting diode
EP3316244A4 (en) 2015-06-26 2019-01-23 Seoul Semiconductor Co., Ltd. Backlight unit using multi-cell light emitting diode
CN107123707A (en) * 2017-04-25 2017-09-01 淮安澳洋顺昌光电技术有限公司 The preparation method of simple upside-down mounting high voltage LED chip
CN107146833A (en) * 2017-04-25 2017-09-08 淮安澳洋顺昌光电技术有限公司 The preparation method of LED flip chip
CN108288666A (en) * 2018-01-26 2018-07-17 扬州乾照光电有限公司 A kind of light emitting diode and electronic equipment of included radiator structure
CN109638124A (en) * 2018-12-11 2019-04-16 合肥彩虹蓝光科技有限公司 Flip-over type light-emitting diode chip for backlight unit and preparation method thereof
CN1707786A (en) * 2004-06-04 2005-12-14 精工爱普生株式会社 Semiconductor device
CN100365834C (en) * 2004-08-02 2008-01-30 晶元光电股份有限公司 LED with hot channel bonding layer
CN101764183A (en) * 2008-12-23 2010-06-30 启耀光电股份有限公司 Illuminating device
KR101557362B1 (en) * 2008-12-31 2015-10-08 서울바이오시스 주식회사 Light emitting device having plurality of non-polar light emitting cells and method of fabricating the same
JP2012054423A (en) * 2010-09-01 2012-03-15 Hitachi Cable Ltd Light-emitting diode
2010-09-24 KR KR1020100092807A patent/KR101142965B1/en active IP Right Grant
2011-09-05 CN CN201610131393.9A patent/CN105575990B/en active IP Right Grant
2011-09-05 CN CN201610132992.2A patent/CN105789236B/en active IP Right Grant
2011-09-05 DE DE201111103186 patent/DE112011103186T5/en active Pending
2011-09-05 DE DE202011110832.9U patent/DE202011110832U1/en active Active
2011-09-05 WO PCT/KR2011/006544 patent/WO2012039555A2/en active Application Filing
2011-09-05 CN CN201610133009.9A patent/CN105679751A/en active Search and Examination
2011-09-05 CN CN201180046150.0A patent/CN103119735B/en active IP Right Grant
2011-09-05 CN CN201610131814.8A patent/CN105789234A/en active Search and Examination
2011-09-05 CN CN201610132965.5A patent/CN105789235B/en active IP Right Grant
CN105789235A (en) 2016-07-20
WO2012039555A2 (en) 2012-03-29
CN103119735A (en) 2013-05-22
CN105789236A (en) 2016-07-20
CN105789235B (en) 2019-05-03
CN105575990A (en) 2016-05-11
CN105789234A (en) 2016-07-20
CN105679751A (en) 2016-06-15
DE112011103186T5 (en) 2013-07-18
CN105789236B (en) 2019-06-11
DE202011110832U1 (en) 2016-09-22
WO2012039555A3 (en) 2012-06-28
CN105575990B (en) 2018-12-07
KR20120031342A (en) 2012-04-03
KR101142965B1 (en) 2012-05-08