Source: https://patents.google.com/patent/US9690591
Timestamp: 2018-07-16 09:07:38
Document Index: 157295496

Matched Legal Cases: ['Application No. 200910253081', 'Application No. 2014', 'Application No. 201410054184', 'Application No. 10', 'Application No. 2011', 'Application No. 2014', 'Application No. 098136712', 'Application No. 200910253081', 'Application No. 201410054184', 'Application No. 098136712', 'Application No. 200910253081']

US9690591B2 - System and method for fusing instructions queued during a time window defined by a delay counter - Google Patents
System and method for fusing instructions queued during a time window defined by a delay counter Download PDF
US9690591B2
US9690591B2 US12290395 US29039508A US9690591B2 US 9690591 B2 US9690591 B2 US 9690591B2 US 12290395 US12290395 US 12290395 US 29039508 A US29039508 A US 29039508A US 9690591 B2 US9690591 B2 US 9690591B2
US20100115248A1 (en )
US20100115248A1 true US20100115248A1 (en) 2010-05-06
US9690591B2 true US9690591B2 (en) 2017-06-27
JP2003091414A (en) 2001-07-19 2003-03-28 Stmicroelectronics Inc Progressive instruction folding in processor with fast instruction decode
US20040128485A1 (en) 2002-12-27 2004-07-01 Nelson Scott R. Method for fusing instructions in a vector processor
KR20050113499A (en) 2004-05-29 2005-12-02 삼성전자주식회사 Cache system having branch target address cache
JP3866918B2 (en) 1997-11-17 2007-01-10 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッドＡｄｖａｎｃｅｄ Ｍｉｃｒｏ Ｄｅｖｉｃｅｓ Ｉｎｃｏｒｐｏｒａｔｅｄ Movement command generates a lookahead result, configured to combine the comparison instruction and simple arithmetic instruction processor
US20070174314A1 (en) 2006-01-06 2007-07-26 Microsoft Corporation Scheduling of index merges
US20080256162A1 (en) 2007-04-10 2008-10-16 Via Technologies, Inc. X87 fused multiply-add instruction
JPH10124391A (en) 1996-10-07 1998-05-15 Internatl Business Mach Corp <Ibm> Processor and method for executing store convergence by merged store operation
"The P6 Architecture: Background Information for Developers," Copyright 1995, Intel Corporation, 20 pages.
Decision on Rejection from counterpart Chinese Patent Application No. 200910253081.5 mailed Oct. 10, 2013, 17 pages.
Decision to Grant a Patent from counterpart Japanese Patent Application No. 2014-241108 mailed Feb. 9, 2016, 3 pages, with concise explanation of relevance.
First Office Action and Search Report from counterpart Chinese Patent Application No. 201410054184.X mailed Dec. 30, 2015, 35 pages.
First Office Action from counterpart German Patent Application No. 10 2009 051 388.4-53 mailed Jun. 25, 2012, 29 pages.
First Office Action from counterpart Korean Patent Application No. 2011-7007623 mailed Jul. 19, 2012, 4 pages.
Hiroshige Goto, CPU in 2006, third, "Intel brings an approach of CISC into an architecture," ASCII, May 1, 2006, vol. 30, No. 5, pp. 114-119, with concise explanation of relevance.
Intel, "The Intel Pentium M Processor: Microarchitecture and Performance", Intel Technology Journal, vol. 7, Issue 2, May 21, 2003, pp. 21-36. *
International Preliminary Report on Patentability for International Application No. PCT/US2009/062219, mailed May 3, 2011, 5 pages.
International Search Report and Written Opinion; International Application No. PCT/US2009/062219, Korean Intellectual Property Office, Government Complex-Daejeon, 139 Seonsa-ro, Seogu, Daejeon 302-701, Republic of Korea; May 17, 2010; 7 pages.
Kaanellos, "Intel's P6 Chip Architecture Not Dead Yet," CNET News.com, Oct. 15, 2001, 1:00 PM PT, 3 pages.
Keshava et al., "Pentium RTM III Processor Implementation Tradeoffs," Microprocessor Products Group, Intel Technology Journal Q2, 1999, Intel Corporation, 11 pages.
Lee, Ian, Dynamic Instruction Fusion, URL: http://escholarship.org/uc/item/41×2×382, Dec. 2012, pp. 1-59.
Lipovski et al., "A Fetch-And-Op Implementation for Parallel Computers" ISCA '88 Proceedings of the 15th Annual International Symposium on Computer Architecture (1988), pp. 384-392.
Ma et al., "Design of a Machine-Independent Optimizing System for Emulator Development," TRW Systems Group and T.G. Lewis, Oregon State University, ACM Transactions on Programming Languages and Systems, vol. 2, No. 2, Apr. 1980, pp. 239-262.
Milo M., CIS 501 Introduction to Computer Architecture, Unit 7: Multiple Issue and Static Scheduling, URL: http://www.cis.upenn.edu/-milon/cis501-Fall05/lectures/07-wideissue.pdf, (2005) 19 pages.
Milo M., CIS 501 Introduction to Computer Architecture, Unit 7: Multiple Issue and Static Scheduling, URL: http://www.cis.upenn.edu/-milon/cis501-Fall05/lectures/07—wideissue.pdf, (2005) 19 pages.
Office Action from counterpart Japanese Patent Application No. 2014-241108 mailed Sep. 29, 2015, 15 pages.
Primary Office Action and Search Report from counterpart Taiwan Patent Application No. 098136712 mailed Sep. 6, 2013, 18 pages.
Second Office Action from counterpart Chinese Patent Application No. 200910253081.5 mailed Apr. 7, 2013, 11 pages.
Second Office Action from counterpart Chinese Patent Application No. 201410054184.X mailed Sep. 8, 2016, 17 pages.
Second Office Action from counterpart Taiwan Patent Application No. 098136712 mailed Nov. 18, 2013, 10 pages.
Third Office Action from counterpart Chinese Patent Application No. 200910253081.5 mailed Apr. 16, 2015, 4 pages.