Source: https://patents.google.com/patent/KR102004768B1/en
Timestamp: 2019-10-22 14:05:49
Document Index: 731793930

Matched Legal Cases: ['art 51', 'art 51', 'art 51', 'art 51', 'art 51', 'art 51', 'art 51', 'art 51', 'art 51']

KR102004768B1 - Power semiconductor device - Google Patents
KR102004768B1
KR102004768B1 KR1020130103715A KR20130103715A KR102004768B1 KR 102004768 B1 KR102004768 B1 KR 102004768B1 KR 1020130103715 A KR1020130103715 A KR 1020130103715A KR 20130103715 A KR20130103715 A KR 20130103715A KR 102004768 B1 KR102004768 B1 KR 102004768B1
KR1020130103715A
KR20150025731A (en
엄기주
2013-08-30 Application filed by 삼성전기주식회사 filed Critical 삼성전기주식회사
2013-08-30 Priority to KR1020130103715A priority Critical patent/KR102004768B1/en
2015-03-11 Publication of KR20150025731A publication Critical patent/KR20150025731A/en
2019-07-29 Application granted granted Critical
2019-07-29 Publication of KR102004768B1 publication Critical patent/KR102004768B1/en
239000004065 semiconductor Substances 0 description title 37
The present invention provides a drift layer of a first conductivity type; A first conductive type hole accumulation layer formed on the drift layer; A well layer of a second conductivity type formed on the hole accumulation layer; An emitter region of the first conductivity type formed inside the upper portion of the well layer; And a trench gate penetrating the emitter region, the well layer, and the hole accumulation layer, and having a gate insulating layer formed on a surface thereof, wherein the material to be filled in the trench gate is a first A second gate portion, and a third gate portion, and the resistances of the first gate portion, the second gate portion, and the third gate portion are different from each other.
[0001] Power semiconductor device [0002]
The present invention relates to a power semiconductor device having a low on resistance and simultaneously generating less noise.
An insulated gate bipolar transistor (IGBT) is a transistor having a bipolar transistor by forming a gate using MOS (Metal Oxide Silicon) and forming a p-type collector layer on the back surface.
Since the development of conventional power MOSFETs (Metal Oxide Silicon Field Emission Transistors), MOSFETs have been used in areas where high-speed switching characteristics are required.
However, bipolar transistors, thyristors and Gate Turn-off Thyristors (GTOs) have been used in areas where high voltage is required due to the structural limitations of MOSFETs.
IGBTs are characterized by low forward loss and fast switching speed and are applied to fields that could not be realized with conventional thyristors, bipolar transistors, MOSFETs (Metal Oxide Silicon Field Emission Transistors) The trend is expanding.
When the IGBT is turned on, a voltage higher than the cathode is applied to the anode, and when a voltage higher than the threshold voltage of the device is applied to the gate electrode, The polarity of the surface of the p-type well layer located at the lower end of the p-type well layer is reversed and an n-channel is formed.
The electron current injected into the drift region through the channel is injected from the high concentration p-type collector layer located under the IGBT element in the same manner as the base current of the bipolar transistor. Inducing current injection.
Concentration implantation of such minority carriers results in conductivity modulation in which the conductivity in the drift region increases from tens to hundreds of times.
Unlike a MOSFET, the resistance component in the drift region becomes very small due to the conductivity modulation, so that it can be applied at a very high voltage.
Various techniques have been developed to maximize the conductivity modulation phenomenon.
For example, there is a technique of maximizing the phenomenon of conductivity modulation by using a phenomenon in which holes are accumulated by forming a high concentration n-type semiconductor region in a lower portion of a p-type well layer.
As described above, the high concentration n-type semiconductor region formed in the lower portion of the well region is referred to as a hole accumulation layer.
In the case where the hole accumulation layer is formed, the accumulation amount of the holes increases greatly, so that the phenomenon of the conductivity modulation becomes very large. On the other hand, the holes accumulated in the hole accumulation layer affect the input signal of the trench gate.
That is, the trench gate is affected by the hole accumulation layer, which causes gate noise.
This gate noise shakes the stable supply of current.
In particular, when the switching frequency is high, the fluctuation range of the current becomes very large due to the gate noise.
Therefore, there is a need for a technique capable of reducing the gate noise while reducing the on resistance by maximizing the conductivity modulation phenomenon.
The invention disclosed in Patent Document 1 of the following prior art document relates to a power MOSFET including a low-resistance gate.
Specifically, the invention disclosed in Patent Document 1 is characterized in that a conductive seed layer is formed on the bottom of a trench, and a low-resistance material is grown thereon.
The invention disclosed in Patent Document 1 does not disclose that the resistance of a material formed in each trench is different depending on the height of each trench and does not disclose a hole accumulating layer, .
It is impossible to expect to obtain the same technical effect as the present invention due to the difference in the above-described configuration.
Korean Patent Publication No. 2008-0100209
The present invention seeks to provide a power semiconductor device which has a low on-resistance and at the same time less generation of switching noise.
A power semiconductor device according to an embodiment of the present invention includes a drift layer of a first conductivity type; A first conductive type hole accumulation layer formed on the drift layer; A well layer of a second conductivity type formed on the hole accumulation layer; An emitter region of the first conductivity type formed inside the upper portion of the well layer; And a trench gate penetrating the emitter region, the well layer, and the hole accumulation layer, and having a gate insulating layer formed on a surface thereof, wherein the material to be filled in the trench gate is a first A second gate portion, and a third gate portion, and the resistances of the first gate portion, the second gate portion, and the third gate portion may be different from each other.
In one embodiment, the first gate portion is formed at a portion corresponding to the height of the well layer, the second gate portion is formed at a portion corresponding to the height of the hole accumulation layer, And may be formed at a portion corresponding to the height of the layer.
In one embodiment, the resistance of the second gate portion may be higher than the resistance of the third gate portion.
In one embodiment, the resistance of the second gate portion may be higher than the resistance of the first gate portion.
In one embodiment, the first gate portion, the second gate portion, and the third gate portion may be electrically connected.
In one embodiment, the semiconductor device may further include an insulating member extending from the gate insulating layer at least one of the first gate portion and the second gate portion and between the second gate portion and the third gate portion have.
In one embodiment, the semiconductor device may further include a gate metal layer electrically connected to the first gate, the second gate, and the third gate and formed on an upper surface of the drift layer.
In one embodiment, the impurity concentration of the hole accumulation layer may be higher than the impurity concentration of the drift layer.
A power semiconductor device according to another embodiment of the present invention includes a drift layer of a first conductivity type; A plurality of trench gates having a predetermined interval in the drift layer and elongated in one direction and having a gate insulating layer on the surface; A well layer of a second conductivity type formed between the plurality of trench gates; An emitter region of the first conductivity type formed in the well layer so as to be in contact with the trench gate, the emitter region being formed at a predetermined interval in one direction; And a hole accumulation layer formed between the drift layer and the well layer, wherein the material to be filled in the trench gate is divided into a first gate portion, a second gate portion, and a third gate portion from an upper portion according to a height , And the resistances of the first gate portion, the second gate portion, and the third gate portion may be different from each other.
In another embodiment, the first gate portion is formed at a portion corresponding to the height of the well layer, the second gate portion is formed at a portion corresponding to the height of the hole accumulation layer, And may be formed at a portion corresponding to the height of the layer.
In another embodiment, the resistance of the second gate portion may be higher than the resistance of the third gate portion.
In another embodiment, the resistance of the second gate portion may be higher than the resistance of the first gate portion.
In another embodiment, the first gate portion, the second gate portion, and the third gate portion may be electrically connected.
In another embodiment, the insulating member may further include an insulating member extending from the gate insulating layer at least one of the first gate portion and the second gate portion and between the second gate portion and the third gate portion have.
In another embodiment, the impurity concentration of the hole accumulation layer may be higher than the impurity concentration of the drift layer.
In another embodiment, the semiconductor device may further include a gate metal layer formed on an upper surface of the drift layer, the gate metal layer being elongated in a direction perpendicular to the one direction at an end of the trench formed in one direction.
Since the resistance of the material filling the trench gate differs depending on the layer or the region in contact with the trench gate, even if the same current is applied to the material filling the trench gate, The electric field can be different.
Specifically, the portion of the trench gate corresponding to the height of the well layer is referred to as a first gate portion; A portion corresponding to the height of the hole accumulation layer is referred to as a second gate portion; When the portion corresponding to the height of the drift layer is referred to as a third gate portion, it is possible to prevent the gate voltage from fluctuating due to the holes accumulated in the hole accumulation layer by maximizing the resistance of the second gate portion.
By preventing the gate voltage from shaking, it is possible to minimize the occurrence of switching noise.
In addition, the resistance of the third gate may be minimized, so that when electrons are applied to the trench gate, electrons are attracted to the surface of the gate insulating layer of the third gate to prevent electrons from being scattered.
Since the electrons are not scattered, the inflow resistance of the electrons is reduced, thereby reducing the conduction loss.
1 is a schematic perspective view of a power semiconductor device according to an embodiment of the present invention.
2 is a schematic cross-sectional view showing flows of electrons and holes in an on operation of a power semiconductor device according to an embodiment of the present invention.
3 is a schematic side view of a power semiconductor device according to one embodiment of the present invention.
4 is a schematic cross-sectional view of a power semiconductor device according to another embodiment of the present invention.
The same reference numerals are used for the same components in the same reference numerals in the drawings of the embodiments
In the drawing, the x direction is defined as the width direction, the y direction is defined as the longitudinal direction, and the z direction is defined as the height direction.
The power switch may be implemented by any one of power MOSFET, IGBT, thyristor, and the like. Most of the novel techniques disclosed herein are described on the basis of IGBTs. However, the various embodiments of the present invention disclosed herein are not limited to IGBTs, and may be applied to other types of power switch technologies including power MOSFETs and various types of thyristors, in addition to diodes, for example. Moreover, various embodiments of the present invention are described as including specific p-type and n-type regions. However, it goes without saying that the conductivity types of the various regions disclosed herein can be equally applied to the opposite device.
The n-type and p-type used herein may be defined as a first conductive type or a second conductive type. On the other hand, the first conductive type and the second conductive type mean different conductive types.
In general, '+' means a state doped at a high concentration, and '-' means a state doped at a low concentration.
Hereinafter, a structure of a power semiconductor device according to an embodiment of the present invention will be described with reference to FIG.
A power semiconductor device according to an embodiment of the present invention includes a drift layer 10 of a first conductivity type; A first conductive type hole accumulation layer (40) formed on the drift layer (10); A well layer 20 of a second conductivity type formed on the hole accumulation layer 40; An emitter region (30) of a first conductivity type formed inside the upper portion of the well layer (20); And a trench gate (50) penetrating the emitter region (30), the well layer (20), and the hole accumulation layer (40) and having a gate insulating layer (52) formed on the surface thereof. The material to be filled in the trench gate 50 is divided into a first gate portion 51a, a second gate portion 51b and a third gate portion 51c from the top depending on the height, The resistances of the electrodes 51a, 51b, and 51c may be different from each other.
In addition, the structure of the power semiconductor device according to an embodiment of the present invention includes a drift layer 10 of a first conductivity type; A plurality of trench gates (50) formed on the drift layer (10) at predetermined intervals and elongated in one direction and having a gate insulating layer (52) on the surface; A second conductivity type well layer (20) formed between the plurality of trench gates (50); An emitter region (30) of the first conductivity type formed in the well layer (20) so as to be in contact with the trench gate (50) and formed at a predetermined interval in one direction; And a hole accumulation layer (40) formed between the drift layer (10) and the well layer (20), wherein the material filling the trench gate (50) The second gate portion 51b and the third gate portion 51c and the resistances of the first to third gate portions 51a, 51b and 51c may be different from each other.
Specifically, the first gate portion 51a is formed at a portion corresponding to the height of the well layer 20, and the second gate portion 51b is formed at a portion corresponding to the height of the hole accumulation layer 40 And the third gate portion 51c may be formed at a portion corresponding to the height of the drift layer 10. [
The first conductivity type may be n-type, and the second conductivity type may be p-type.
The drift layer 10 may be formed to have a low concentration n-type conductivity type impurity in order to maintain the breakdown voltage of the device.
An emitter metal layer 60 may be formed on the exposed top surface of the well layer 20 and on the exposed top surface of the collector area 30. [
A buffer layer 11 may be further formed under the drift layer 10.
The buffer layer 11 may be an n + type or a p + type. In the case of the n + type, the buffer layer 11 may operate as a MOSFET. In the case of the p + type, the buffer layer may function as an IGBT.
The buffer layer 11 may further include a collector metal layer 70 under the buffer layer 11.
In the case of the IGBT, since the buffer layer 11 is p + type, holes can be injected when the power semiconductor element is turned on.
Conductivity modulation phenomenon in which the conductivity in the drift layer 10 is increased by tens to hundreds of times is caused by the high concentration of holes injected.
In order to maximize the conductivity modulation phenomenon, a hole accumulation layer 40 of the first conductivity type may be formed on the drift layer 10.
The hole accumulation layer 40 has the same conductivity type as the drift layer 10, but may have a much higher impurity concentration than the drift layer 10.
Specifically, the hole accumulation layer 40 may have an n + -type conductivity type.
Since the hole accumulation layer 40 has a high concentration of n-type impurities, the holes injected from the buffer layer 11 are accumulated in the hole accumulation layer 40.
Therefore, holes are accumulated at a high concentration in the lower portion of the well layer 20, thereby maximizing the conductivity modulation phenomenon.
However, when excessive holes accumulate in the hole accumulation layer 40, the voltage applied to the trench gate 50 is affected by the charge of the holes.
That is, the voltage applied to the trench gate 50 is shaken by the holes of the hole accumulation layer 40, and noise is generated when the power semiconductor device performs the switching operation.
Therefore, there is a limit in raising the impurity concentration of the first conductivity type (n-type) of the hole accumulation layer 40 to a predetermined value or more.
A power semiconductor device according to an embodiment of the present invention includes a first gate portion 51a, a portion corresponding to a height of the well layer 20, according to a height of a material to be filled in the trench gate 50; A portion corresponding to the height of the hole accumulation layer 40 is referred to as a second gate portion 51b; The resistance of the first to third gate portions 51a, 51b and 51c may be different from each other when the portion corresponding to the height of the drift layer 10 is referred to as a third gate portion 51c.
The gate voltage required depends on the height of the well layer 20, the hole accumulation layer 40, and the drift layer 10.
Hereinafter, with reference to FIG. 2, the gate voltage required for each layer will be described.
The well layer 20 is a portion where a channel is formed during an on operation of the power semiconductor device.
During the on operation of the power semiconductor device, a + voltage is applied to the trench gate.
Accordingly, electrons are attracted to the surface of the trench gate 50 by the + electric field formed by the + voltage, as shown in FIG. 2, and a conductive channel is formed in the well layer 20 to form a gap between the emitter and the collector Current flows.
The conductive channel is related to a turn-on voltage (Vth), and the well layer 20 is closely related to the breakdown voltage of the device.
Since the well layer 20 affects various characteristics of the device, the resistance of the first gate 51a should be adjusted in consideration of such characteristics.
The hole accumulation layer 40 is formed to maximize the conductivity modulation phenomenon of the power semiconductor device.
That is, since the hole accumulation layer 40 is formed by injecting a high concentration n-type impurity, holes are accumulated in the hole accumulation layer 40, as shown in FIG.
Since the holes have positive charges, the holes accumulated in the hole accumulation layer 40 generate both electric fields.
The electric field generated in the holes affects the second gate portion 51b.
Since a large amount of positively charged holes are accumulated in the hole accumulation layer 40, a strong positive electric field is generated by the accumulated holes in the hole accumulation layer 40.
When a positive voltage is applied to the second gate portion 51b, a positive hole having a positive charge is generated in the second gate portion 51b. The positive electric field generated by the holes accumulated in the hole accumulation layer 40 The holes generated in the second gate portion 51b are pushed out to the periphery.
That is, since the holes generated in the second gate portion 51b are pushed to the first gate portion 51a, the first gate portion 51a has a higher concentration of holes than the conventional gate.
Therefore, the first gate portion 51a has a strong positive electric field due to a high hole concentration, and attracts more electrons to the surface of the trench gate 50 corresponding to the height of the first gate portion 51a .
As a result, the Vth voltage is increased, and further, a wider channel is formed and more current flows.
As the above-described phenomenon is repeated, the voltage applied to the trench gate 50 is shaken and the current waveform is shaken to generate noise.
Therefore, by increasing the resistance of the second gate portion 51b, it is possible to prevent noise from being generated by reducing the amount of holes generated in the second gate portion 51b.
In addition, since holes move very slowly compared to electrons, they can not disappear rapidly when the power semiconductor device switches to an off operation.
Therefore, even when the power semiconductor device switches off operation, the holes accumulated in the hole accumulation layer 40 still affect the second gate portion 51b.
Therefore, when the power semiconductor device is switched off, the voltage applied to the second gate portion 51b is shaken by the holes accumulated in the hole accumulation layer 40, and switching noise is generated.
In order to reduce the switching noise, the resistance of the second gate portion 51b may be set to a high value.
By increasing the resistance of the second gate portion 51b, it is possible to reduce the influence of the electric field generated by the holes accumulated in the hole accumulation layer 40, on the second gate portion 51b.
That is, since the resistance of the second gate portion 51b is high, even if the holes accumulated in the hole accumulation layer 40 affect the second gate portion 51b, the second gate portion 51b, So that the voltage applied to the gate electrode is damped.
The voltage applied to the second gate portion 51b is insensitive to the electric field generated by the holes accumulated in the hole accumulation layer 40, so that the switching noise is remarkably reduced.
The third gate portion 51c formed at a height corresponding to the drift layer 10 may be formed to have a low resistance.
Since the third gate portion 51c has a low resistance, when a voltage is applied, a voltage drop is small and a relatively high voltage is obtained.
Therefore, when the power semiconductor device is turned on as shown in FIG. 2, electrons are attracted to the periphery of the third gate portion 51c.
That is, electrons can be prevented from scattering by attracting more electrons to the third gate portion 51c.
The first gate portion 51a, the second gate portion 52b, and the third gate portion 52c may be connected to one gate metal layer.
Since the first to third gate portions 51a, 51b and 51c are connected to the same gate metal layer, the first to third gate portions 51a, 51b and 51c may be electrically connected to each other.
That is, the same voltage may be applied to the first to third gate portions 51a, 51b, and 51c. .
However, since the first to third gate portions 51a, 51b, and 51c have different resistance values, even if the same voltage is applied, they have different voltages due to the voltage drop.
Specifically, when the resistance of the second gate portion 51b is higher than the resistance of the third gate portion 51c, even if the same voltage is applied to the second and third gate portions 51b and 51c by the gate metal layer The voltage of the second gate part 51b becomes lower than the voltage of the third gate part 51c.
Accordingly, the second gate portion 51b is insensitive to an electric field generated in the charge accumulated in the hole accumulation layer 40, and the third gate portion 51c is formed on the surface of the third gate portion 51c You can attract more electrons.
Therefore, the power semiconductor device according to an embodiment of the present invention can simultaneously achieve two effects, namely, reduction in switching noise and reduction in on resistance.
As another example, when the resistance of the second gate portion 51b is higher than the resistance of the first gate portion 51a, even if the same voltage is applied to the first and second gate portions 51a and 51b by the gate metal layer The voltage drop of the first gate portion 51a becomes smaller than the voltage drop of the second gate portion 51b.
That is, it is possible to precisely control the voltage of the first gate part 51a to be higher than the voltage of the second gate part 51b.
Therefore, the voltage of the first gate part 51a can be precisely adjusted to adjust the power semiconductor device to have a good performance, and to reduce the switching noise.
The trench gate 50 may be formed by etching the drift layer 10, forming a gate insulating layer 52 on the surface, and filling the inside with polysilicon.
The polysilicon may be charged by doping a material capable of controlling resistance according to the first gate 51a, the second gate 51b and the third gate 51c.
For example, polysilicon filled in the second gate portion 51b may be formed by doping a high-resistance material, and polysilicon filled in the third gate portion 51c may be doped with a low- .
Different materials may be filled in the first to third gate portions 51a, 51b and 51c, respectively, if the resistance is different.
The power semiconductor device according to an embodiment of the present invention is electrically connected to the first gate 51a, the second gate 51b and the third gate 51c, and the drift layer 10, And a gate metal layer 80 formed on an upper surface of the gate electrode layer 80.
The gate metal layer 80 may be formed to extend in the direction perpendicular to the one direction at the end of the trench gate 40 formed in the one direction when the power semiconductor device is viewed from above.
Referring to FIG. 4, the power semiconductor device according to another embodiment of the present invention includes the first gate part 51a and the second gate part 51b, and the second gate part 51b and the third gate part 51b. And an insulating member 53 extending from the gate insulating layer 52 at least one of the gate portions 51c.
The insulating member 53 does not completely insulate the first to third gate portions 51a, 51b and 51c but narrows the width of the portion where the first to third gate portions 51a, 51b and 51c are connected can do.
The embodiments described above are not independent from each other, and the embodiments can be combined.
While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it is clearly understood that the same is by way of illustration and example only and is not to be taken as a limitation upon the scope of the invention. It will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.
10: drift layer
11: buffer layer
20: Well layer
30: Emitter area
40: hole accumulation layer
50: trench gate
51a: first gate portion
51c: third gate portion
52: Gate insulating layer
60: Emitter metal layer
70: collector metal layer
80: gate metal layer
A first conductive type hole accumulation layer formed on the drift layer;
A well layer of a second conductivity type formed on the hole accumulation layer;
An emitter region of the first conductivity type formed inside the upper portion of the well layer; And
And a trench gate penetrating the emitter region, the well layer, and the hole accumulation layer, and having a gate insulating layer formed on a surface thereof,
Wherein the material filled in the trench gate,
A first gate portion, a second gate portion, and a third gate portion,
The resistances of the first gate portion, the second gate portion, and the third gate portion are different from each other,
Wherein a boundary between the first gate portion and the second gate portion is formed at a height corresponding to a boundary between the well layer and the hole accumulation layer,
And a boundary between the second gate portion and the third gate portion is formed at a height corresponding to a boundary between the hole accumulation layer and the drift layer.
Wherein the resistance of the second gate portion is higher than the resistance of the third gate portion.
Wherein the resistance of the second gate portion is higher than the resistance of the first gate portion.
And the first gate portion, the second gate portion, and the third gate portion are electrically connected to each other.
And an insulating member extending from the gate insulating layer at least one of the first gate portion and the second gate portion and the second gate portion and the third gate portion.
And a gate metal layer electrically connected to the first gate portion, the second gate portion, and the third gate portion, the gate metal layer being formed on an upper surface of the drift layer.
And the impurity concentration of the hole accumulation layer is higher than the impurity concentration of the drift layer.
A plurality of trench gates having a predetermined interval in the drift layer and elongated in one direction and having a gate insulating layer on the surface;
A well layer of a second conductivity type formed between the plurality of trench gates;
An emitter region of the first conductivity type formed in the well layer so as to be in contact with the trench gate, the emitter region being formed at a predetermined interval in one direction;
And a hole accumulation layer formed between the drift layer and the well layer,
A trench formed in the trench in a direction perpendicular to the one direction,
And a gate metal layer formed on an upper surface of the drift layer.
KR1020130103715A 2013-08-30 2013-08-30 Power semiconductor device KR102004768B1 (en)
KR1020130103715A KR102004768B1 (en) 2013-08-30 2013-08-30 Power semiconductor device
US14/451,030 US20150060999A1 (en) 2013-08-30 2014-08-04 Power semiconductor device
KR20150025731A KR20150025731A (en) 2015-03-11
KR102004768B1 true KR102004768B1 (en) 2019-07-29
ID=52581998
US (1) US20150060999A1 (en)
KR (1) KR102004768B1 (en)
US20130161688A1 (en) * 2011-12-26 2013-06-27 Samsung Electro-Mechanics Co., Ltd. Semiconductor device and method of manufacturing the same
CN102610643B (en) * 2011-12-20 2015-01-28 成都芯源系统有限公司 Trench metal-oxide-semiconductor field effect transistor device
2013-08-30 KR KR1020130103715A patent/KR102004768B1/en active IP Right Grant
2014-08-04 US US14/451,030 patent/US20150060999A1/en not_active Abandoned
KR20150025731A (en) 2015-03-11
US20150060999A1 (en) 2015-03-05
CN1274027C (en) 2006-09-06 Power semiconductor device
US7635909B2 (en) 2009-12-22 Semiconductor diode and IGBT
TWI433316B (en) 2014-04-01 Charge balance insulated gate bipolar transistor
US7923772B2 (en) 2011-04-12 Semiconductor device with a semiconductor body and method for producing it
EP0697739B1 (en) 2001-10-31 Insulated gate bipolar transistor
JP3924975B2 (en) 2007-06-06 Trench-type insulated gate bipolar transistor
JPH10178176A (en) 1998-06-30 Trench gate type insulated-gate bipolar transistor having trench gate structure
JP2000216409A (en) 2000-08-04 Rectifier and pulse width modulation motor controlling circuit
EP0854518A1 (en) 1998-07-22 Trench insulated gate bipolar transistor
2019-05-08 E701 Decision to grant or registration of patent right