Source: http://www.google.com/patents/US20040164387?dq=7,682,496
Timestamp: 2017-06-24 09:45:24
Document Index: 779331209

Matched Legal Cases: ['art 20', 'arts 20', 'art 20', 'art 20', 'art 20', 'art 20', 'arts 20', 'art 2', 'art 2', 'art 2', 'art 2', 'art 2', 'art 2', 'art 2', 'art 20', 'art 20', 'art 20', 'arts 20', 'art 20', 'arts 20', 'art 20', 'arts 20', 'arts 20', 'arts 20', 'art 20', 'arts 20', 'art 20', 'art 20', 'art 20', 'art 20', 'art 20', 'art 20', 'art 20', 'arts 20', 'arts 20', 'art 20', 'arts 20']

Patent US20040164387 - Semiconductor device fabricating apparatus and semiconductor device ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA semiconductor device fabricating method comprises a substrate forming step of forming a plurality of separate conductive pads 20 on an adhesive layer included in an adhesive sheet 50, and a semiconductor chip mounting step of bonding semiconductor chips to the adhesive sheet 50 with surfaces thereof...http://www.google.com/patents/US20040164387?utm_source=gb-gplus-sharePatent US20040164387 - Semiconductor device fabricating apparatus and semiconductor device fabricating methodAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS20040164387 A1Publication typeApplicationApplication numberUS 10/781,947Publication dateAug 26, 2004Filing dateFeb 20, 2004Priority dateFeb 21, 2003Also published asUS7064011, US7365441, US20060145363Publication number10781947, 781947, US 2004/0164387 A1, US 2004/164387 A1, US 20040164387 A1, US 20040164387A1, US 2004164387 A1, US 2004164387A1, US-A1-20040164387, US-A1-2004164387, US2004/0164387A1, US2004/164387A1, US20040164387 A1, US20040164387A1, US2004164387 A1, US2004164387A1InventorsChikao Ikenaga, You Shimazaki, Masachika Masuda, Kazuhito Hosokawa, Takuji Okeyui, Keisuke Yoshikawa, Kazuhiro IkemuraOriginal AssigneeDai Nippon Printing Co., Ltd., Nitto Denko CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (7), Referenced by (64), Classifications (65), Legal Events (5) External Links: USPTO, USPTO Assignment, EspacenetSemiconductor device fabricating apparatus and semiconductor device fabricating method
BEST MODE FOR CARRYING OUT THE INVENTION [0030] Preferred embodiments of the present invention will be described with reference to the accompanying drawings. [0031] Referring to FIG. 1 showing a semiconductor device in a first embodiment according to the present invention, the semiconductor device has a semiconductor chip 10, a plurality of conductive pads 20 connected to the semiconductor chip 10 with wires 30, and a sealing resin block (sealing resin molding) 40 sealing the semiconductor chip 10, the wires 30 and the conductive pads 20 therein. The semiconductor chip 10 is provided on its upper surface with electrodes 11 electrically connected to the upper surfaces of the conductive pads 20 with the wires 30. The semiconductor chip 10, the wires 30 and the conducive pads 20 are sealed in the sealing resin block 40 to protect the same from the external environment. The lower surface not provided with any electrodes 11 of the semiconductor chip 10, and the lower surfaces, not connected to the wires 30, of the conductive pads 20 are flash with the lower surface of the sealing resin block 40 and are exposed. Each of the conductive pads 20 has a reduced part 20 b of a small size, and a pair of jutting parts 20 a jutting out from the reduced part 20 b and formed on the opposite sides, respectively, of the reduced part 20 b. The upper jutting part 20 a is on the inner side of the reduced part 20 b in the sealing resin block 40. As mentioned above, the lower surface of the semiconductor chip 10 and those of the conductive pads 20 are exposed in the lower surface of the sealing resin block 40. The semiconductor device is of a leadless type not having any die pad and any adhesive layer for bonding a semiconductor chip to a die pad. The jutting parts 20 a of the conductive pads 20 have an anchoring effect in the sealing resin block 40 to enhance bonding strength between the conductive pads 20 and the sealing resin block 40. The outer diameter of the reduced part 2 b is substantially equal throughout the reduced part 2 b from the upper jutting part 2 a to the lower jutting part 2 a. However, the outer diameter of the reduced part 2 b may be a minimum on the side of the upper jutting part 2 a, and gradually increased to the side of the lower jutting part 2 a. [0032] A semiconductor device in a second embodiment according to the present invention shown in FIG. 2 is a leadless semiconductor device identical in construction with the semiconductor device in the first embodiment, except that the semiconductor device in the second embodiment is provided with conductive pads 20 each having a reduced part 20 b and only a jutting part 20 a formed on the upper surface of the reduced part 20 b. The jutting parts 20 a of the conductive pads 20 have an anchoring effect in a sealing resin block 40 to enhance bonding strength between the conductive pads 20 and the sealing resin block 40. [0033] A conventional semiconductor device has a die pad of a thickness of between about 100 and about 200 μm and an adhesive layer of a thickness of between about 10 to about 50 μm for bonding a semiconductor chip to a die pad. Therefore, the thickness of the semiconductor device according to the present invention not having any die pad and any adhesive layer is smaller than that of the conventional semiconductor device by 110 to 250 μm, provided that the respective thicknesses of the semiconductor chip and the sealing resin block covering the semiconductor chip are the same as those of the semiconductor chip and the sealing resin block of the conventional semiconductor device. [0034] FIGS. 3(a) to 3(d) are views of assistance in explaining the steps of a semiconductor device fabricating method of fabricating the semiconductor device shown in FIG. 1. The semiconductor device fabricating method will be described with reference to FIGS. 3(a) to 3(d). [0035] Referring to FIG. 3(a), an adhesive sheet 50 having a base sheet 51 and an adhesive layer 52 is made. A plurality of separate conductive pads 20 are formed on the adhesive layer 52 of the adhesive sheet 50 to construct a substrate. Each of the conductive pads 20 has a reduced part 20 b, and jutting parts 20 a formed on the upper and the lower surface of the reduced part 20 b. A process of forming the substrate provided with the conductive pads 20 will be described later. [0036] [0036]FIG. 4 is a typical plan view of the substrate formed by forming the conductive pads 20 on the adhesive sheet 50. The plurality of conductive pads 20 corresponds to the electrodes of the semiconductor chip 10, respectively. All the conductive pads 20 are electrically isolated from each other. [0037] Then, as shown in FIG. 3(b), a semiconductor chip 10 provided with electrodes 11 is placed at a predetermined position on the adhesive sheet 50 with the lower surface thereof not provided with any electrodes in contact with the adhesive layer 52 to bond the semiconductor chip 10 to the adhesive sheet 50. Then, the plurality of conductive pads 20 are connected electrically to the electrodes 11 of the semiconductor chip 10 with wires 30, respectively. If the semiconductor chip 10 is small and there is difficulty in firmly bonding the semiconductor chip 10 to the adhesive sheet 50, the semiconductor chip 10 may be securely fastened to the adhesive sheet 50 with a commercially available bonding material, such as a silver paste or a die-attaching film. Since any die pad for supporting the semiconductor chip 10 is unnecessary, the thickness of the device shown in FIG. 3(b) is smaller than that of the corresponding structure of the conventional semiconductor device by 100 to 200 μm. [0038] Then, as shown in FIG. 3(c), the semiconductor chip 10, the wires 30 and the conductive pads 20 are sealed in a sealing resin block 40 in a mold by transfer molding to complete a semiconductor device on the adhesive sheet 50. When necessary, the sealing resin block 40 is heated for postcuring. The sealing resin block 40 may be heated for postcuring either before or after the removal of the adhesive sheet 50. Subsequently, the adhesive sheet 50 is separated from the semiconductor chip 10 as shown in FIG. 3(d) to obtain the semiconductor device shown in FIG. 1. [0039] A substrate forming procedure for forming the substrate by forming the separate conductive pads 20 on the adhesive layer 52 of the adhesive sheet 50 will be described with reference to FIGS. 5(a) to 5(e). [0040] A metal foil 60 of copper or a copper alloy is used for forming the conductive pads 20. The thickness of the metal foil 60 having a necessary strength is in the range of 0.01 to 0.1 mm. Dry resist films 61 are applied to both the surfaces of the metal foil 60. The dry resist films 61 are patterned in a pattern complementary to that of the conductive pads 20 by photolithography as shown in FIG. 5(a). [0041] Then, as shown in FIG. 5(b), nickel layers 62 as copper-diffusion barrier layers, and noble metal layers 63 are formed by plating in the pattern of the conductive pads 20 using the patterned dry resist films 61 as masks on the metal foil 60. Then, as shown in FIG. 5(c), the dry resist films 61 are removed. The noble metal layers 63 contain at least Au, Ag or Pt [0042] Subsequently, as shown in FIG. 5(d), the metal foil 60 provided with the nickel layers 62 and the noble metal layers 63 is bonded to the adhesive layer 52 of the adhesive sheet 50. Then, as shown in FIG. 5(3), the metal foil 60 is etched using the noble metal layers 63 as masks to form the separate conductive pads 20. Side surfaces of lands formed by the metal foil 60 are etched to form the reduced parts 20 b. Thus, the reduced parts 20 b of the metal foil 60 and the jutting parts 20 a each consisting of the nickel layer and the noble metal layer are formed. [0043] Thus, the conductive pads 20 each having the reduced part 20 b and the jutting parts 20 a formed on the upper and the lower surface of the reduced part 20 b are formed by the steps shown in FIGS. 5(a) to 5(e). In forming the conductive pads 20 each having the reduced part 20 b and the jutting part 20 a formed on the upper surface of the reduced part 20 b, a nickel layer 62 as a diffusion barrier layer, and a noble metal layer 63 are formed on the upper surface of a metal foil 60. The metal foil 60 is bonded to the adhesive sheet 50 with the lower surface thereof in contact with the adhesive sheet 50, and the metal foil 60 is etched to form the separate conductive pads 20 each having the reduced part 20 b and the jutting part 20 a formed on the upper surface of the reduced part 20 b. [0044] Practically, the semiconductor device fabricating method fabricates a plurality of semiconductor devices simultaneously. The practical semiconductor device fabricating method will be described with reference to FIGS. 6(a) and 6(b). Referring to FIG. 6(a) showing an adhesive sheet 50 in a typical plan view, indicated at 70 are divisions each including a chip-mounting region 71 in which a semiconductor chip is placed, and surrounded by a peripheral region in which conductive pads 20 are formed. The divisions 70 are arranged in columns and rows. FIG. 6(b) shows one of the divisions 70 in an enlarged view. A necessary number of conductive pads 20 are arranged around the chip-mounting region 71. [0045] Referring to FIG. 6(a), the adhesive sheet 50 has, for example, a width W of 500 mm. A plurality of divisions 70 are formed on an adhesive strip by predetermined steps to form a long substrate. The long substrate is wound in a roll. The substrate is cut to obtain a 500 mm wide adhesive sheet 50 of a predetermined length having a necessary number of divisions 70. A plurality of semiconductor chips are mounted on the cut adhesive sheet 50 by a semiconductor chip mounting step, and the adhesive sheet 50 holding the plurality of semiconductor chips is subjected to a sealing step to seal the plurality of semiconductor chips in a sealing resin block. The adhesive sheet 50 having the plurality of semiconductor chips sealed in the sealing resin block is cut by dicing or punching into a plurality of individual semiconductor devices. [0046] It is preferable that the adhesive sheet 50 employed by the semiconductor device fabricating method of the present invention is capable of securely holding the semiconductor chips 10 and the conductive pads 20 until the sealing step is completed, and of being easily separated from the semiconductor devices. As mentioned above, the adhesive sheet 50 has a base sheet 51 and an adhesive layer 52. Although there is not any particular restriction on the thicknesses of the base sheet 51 and the adhesive layer 52, the thickness of the base sheet 51 is in the range of about 12 to about 200 μm, preferably, in the range of 50 to 150 μm, and the thickness of the adhesive layer 52 is in the range of about 1 to abut 50 μm, preferably, in the range of 5 to 20 μm. [0047] Preferably, the base sheet 51 of the adhesive sheet 50 has an elastic coefficient of 1.0 GPa or above at 200° C., and the adhesive layer 52 of the base sheet 50 has an elastic coefficient of 0.1 MPa or above at 200° C. [0048] In the chip-mounting process including wire bonding, the adhesive sheet 50 is exposed to a high temperature in the range of about 150° C. to about 200° C. Therefore, base sheet 51 and the adhesive layer 52 of the adhesive sheet 50 must have heat resistance capable of withstanding such a high temperature. From such a point of view, a sheet having an elastic coefficient of 1.0 GPa or above, preferably, 10 GPa or above, at 200° C. is used as the base sheet 51. Preferably, the base sheet 51 has an elastic coefficient in the range of about 1.0 to about 1000 GPa. Preferably, the adhesive layer 52 has an elastic coefficient of 0.1 MPa or above, preferably, 0.5 MPa or above, more preferably, 1 MPa or above. Preferably, the elastic coefficient of the adhesive layer 52 is in the range of about 0.1 to about 100 MPa. The adhesive layer 52 having such an elastic coefficient is not easily softened and fluidized and ensures stable wire bonding. The measurement of elastic coefficient will be explained in detail in connection with the description of examples. [0049] The base sheet 51 of the adhesive sheet 50 may be formed of either an organic material or an inorganic material. In view of facilitating handling and preventing warping, it is preferable that the base sheet is a metal foil, such as a stainless steel foil, a Ni foil, an Al foil, a Cu foil or a copper alloy foil. A Cu foil or a copper alloy foil is preferable from the viewpoint of cost, availability and selectivity. Preferably, one of the surfaces of a metal foil serving as the base sheet 51 is processed by a surface-roughening process to ensure a sufficient adhesive strength between the base sheet 51 and the adhesive layer 52. The surface-roughening process may be either a physical roughening process, such as sandblasting process, or a chemical roughening process, such as an etching process. [0050] Preferably, the adhesive layer 52 of the adhesive sheet 50 is formed of a thermosetting adhesive containing, as principal components, an epoxy resin, an epoxy-curing agent and an elastic material. The thermosetting adhesive enables bonding in an uncured state, namely, a state of B-stage, at a comparative low temperature of 150° C. or below, and the elastic coefficient and heat resistance of the thermosetting adhesive can be enhanced by postcuring after bonding. [0051] Suitable epoxy resins are glycidylamine epoxy resins, bisphenol F epoxy resins, phenolic novolak epoxy resins, cresol novolac epoxy resins, biphenyl epoxy resins, naphthalene epoxy resins, aliphatic epoxy resins, alicyclic epoxy resins, heterocyclic epoxy resins, spiro-ring-containing epoxy resins, and halogenated epoxy resins. These epoxy resins may be individually used or may be used in a mixture of some of these epoxy resins. Suitable epoxy-curing agents are imidazole compounds, derivatives of imidazole compounds, derivatives of imidazole compounds, amine compounds, dicyandiamide, hydrazone compounds and phenolic resins. These epoxy-curing agents may be individually used or may be used in a mixture of some of these epoxy-curing agents. Suitable elastic materials are acrylic resins, acrylonitrile-butadiene copolymers, phenoxy resins and polyamide resins. These elastic materials may be individually used or may be used in a mixture of some of these elastic materials. [0052] Preferably, adhesive strength bonding the conductive pads 20 and the adhesive layer 52 together is in the range of 0.1 to 15 N/20 mm, more preferably, in the range of 0.3 to 15 N/20 mm. The adhesive strength bonding the conductive pads 20 and the adhesive layer 52 together may be selected in the foregoing range of adhesive strength according to the size of the conductive pads 20. It is preferable that the adhesive strength is comparatively low when the conductive pads 20 are large, and the adhesive strength is comparatively high when the conductive pads 20 are small. The adhesive sheet 50 has a proper adhesive property and hence the conductive pads 20 adhesively bonded to the adhesive layer 52 are hardly dislocated in the substrate making step and the semiconductor chip mounting step. The adhesive sheet 50 can be separated from the sealing resin block 40 without difficulty in the adhesive sheet separating step, and hence the semiconductor device is damaged scarcely. The measurement of adhesive strength will be explained in detail in connection with the description of examples. [0053] The adhesive sheet 50 may have an antistatic property when necessary. The adhesive sheet 50 can be made antistatic by adding a conductive filler in the base sheet 51 and the adhesive layer 52. An antistatic agent may be applied to the surface of the base sheet 51 contiguous with the adhesive layer 52 or to the back surface of the base sheet 51. The antistatic property of the adhesive sheet 50 is able to suppress the generation of static electricity when the adhesive sheet 50 is separated from the semiconductor device. [0054] There is not particular restriction on the antistatic agent. Suitable antistatic agents are surface-active agents including acrylic ampholytic surface-active agents, acrylic cationic surface-active agents, and maleic anhydride anionic surface-active agents. Commercially available materials for forming an antistatic layer are, for example, Bondip PA®, Bondip PX®, and Bondip P® (Konishi). A generally used conductive filler may be used. Suitable conductive fillers are metals including Ni, Fe, Cr, Co, Al, Sb, Mo, Cu, Ag, Pt and Au, alloys of those metals, oxides of those metals, and carbon, such as carbon black. These conductive fillers may be individually used or may be used in a mixture of some of those. The conductive filler may be either powder or fibers. The adhesive sheet may contain various generally known additives, such as an antioxidant, a pigment, a plasticizer, a filler and a tackifier. [0055] The semiconductor device fabricating method of the present invention will be described in terms of concrete examples. EXAMPLE 1 [0056] Adhesive Sheet [0057] An adhesive solution was prepared by dissolving 100 parts by weight of bisphenol A epoxy resin (Ebicoat 1002, Japan Epoxy Resin), 35 parts by weight of acrylonitrile-butadiene copolymer (Nippol 1072J, Nippon Zeon), 4 parts by weight of phenolic resin (P-180, Arakawa Kagaku) and 2 parts by weight of imidazole (C11Z, Shikoku Fain) in 350 parts by weight of methyl ethyl ketone. The adhesive solution was applied to a 100 μm thick copper alloy foil having one roughened surface (BHY-13B-7025, Japan Energy), and the copper alloy foil coated with the adhesive solution was dried at 150° C. for 3 min to obtain an adhesive sheet 50 having a base sheet 51 and a 15 μm thick adhesive layer 52. The adhesive layer 52 of the adhesive sheet 50 had an elastic coefficient of 2.5×10−3 Pa at 100° C. before hardening, and an elastic coefficient of 4.3 MPa at 200° C. after hardening. Measured adhesive strength between the adhesive layer 52 and a test copper foil was 12 N/20 mm. The elastic coefficient at 200° C. of the copper alloy foil, i.e., the base sheet, was 130 GPa. [0058] Conductive Pads [0059] Dry resist films (Ohdiru AR 330, Tokyo Ohka) were laminated to both the surfaces of a 40 μm thick copper foil (Olin 7025). The dry resist films were patterned by photolithography in a pattern complementary to a pattern in which conductive parts are to be formed. A nickel layer and an Au layer were deposited in that order by plating on each of both the surfaces of the copper foil using the patterned dry resist films as masks, and then the dry resist films were removed. Then, the copper foil provided with laminated lands each of the nickel layer and the Au layer, was bonded with the adhesive layer 52 to the adhesive sheet 50. Then, the copper foil was etched using the Au layer as a resist to form separate conductive pads. The side surfaces of the copper foil were etched to form reduced parts 20 b, and jutting parts 20 a on the upper and the lower surface of each reduced part 20 b. The adhesive sheet 50 was shaped by press working. [0060] Thus, conductive parts 20 were formed on the adhesive sheet 50 in a pattern like that shown in FIGS. 6(a) and 6(b) showing the 500 mm wide adhesive sheet 50. Each of square divisions 70 was provided with sixty-four conductive pads 20. Sixteen conductive pads 20 were arranged along each of the sides of the division 70. [0061] Semiconductor Chip Mounting [0062] Test silicon chips 10 provided with aluminum electrodes 11 formed by evaporation and having a size of 6 mm×6 mm were bonded to chip-mounting regions, each of which corresponding to the chip-mounting region 71 in FIG. 6(b), of the adhesive layer 52 of the adhesive sheet 50 by applying a pressure of 0.3 MPa for 1 s at 175° C. to the test silicon chips 10. The assembly of the test silicon chips 10 and the adhesive sheet 50 was heated at 150° C. for 1 hr to cure the adhesive layer 52. The electrodes 11 of each of the silicon chips 10 were electrically connected to the conductive pads 20 with sixty-four 25 μm diameter gold wires by wire bonding. [0063] The number of the test silicon chips 10 was 160. The 160 test silicon chips 10 were divided into ten groups each of the sixteen test silicon chips (4×4 test silicon chips). The bond success ratio was 100%. The test silicon chips and the adhesive sheet 50 were sealed in a sealing resin block 40 by transfer molding (HC-100, Nitto Denko). Then, the adhesive sheet 50 was removed at a room temperature. The sealing resin block 40 was heated at 175° C. for 5 hr in a dryer for postcuring. Then, the sealing resin block 40 was cut by a dicing machine to divide the assembly of the test silicon chips 10, the gold wires and the conductive pads 20 into individual semiconductor devices respectively formed in the divisions 70. [0064] The interior of the semiconductor devices was observed by using a soft x-ray inspection apparatus (Microfocus x-ray television silhouette apparatus SMX-100, Shimazu Seisaku-sho). The observation proved that wires were not deformed and the chips were not dislocated, the jutting parts of the conductive pads were embedded in the sealing resin, and the conductive pads were firmly bonded to the sealing resin. [0065] Wire-bonding Conditions [0066] Apparatus: UTC-300BI SUPER, Shinkawa [0067] Ultrasonic frequency: 115 kHz [0068] Ultrasonic output time: 15 ms [0069] Ultrasonic power: 120 mW [0070] Bonding load: 1018 N [0071] Searching load: 1037 N [0072] Transfer Molding Conditions [0073] Apparatus: TOWA molding machine [0074] Molding temperature: 175° C. [0075] Time: 90 s [0076] Clamping pressure: 200 kN [0077] Transfer speed: 3 mm/s [0078] Transfer pressure: 5 kN [0079] Elastic Coefficient Measurement [0080] (Base Sheet and Adhesive Layer) [0081] Apparatus: Viscoelastic spectrometer ARES [0082] (Reometorikkusu) [0083] Heating rate: 5° C./min [0084] Frequency: 1 Hz [0085] Measuring mode: Tensile mode [0086] Adhesive Strength Measurement [0087] A 35 μm thick test copper foil (C7025, Japan Energy) was bonded to an adhesive sheet 50 of 20 mm in width and 50 mm in length under bonding conditions: 120° C., 0.5 MPa and 0.5 m/min. The combination of the adhesive sheet 50 and the copper foil was heated at 150° C. for 1 hr in a hot-air oven. The copper foil laminated to the adhesive sheet 50 was pulled in a pulling direction of 180° at a pulling rate of 300 mm/min in an atmosphere of 23° C. and 65% RH. The test copper foil was assumed to be the conductive pad. [0088] Bond Success Ratio [0089] The pull strength of bonds formed by wire bonding was measured by using Bonding tester PTR-30 (Resuka). Measuring conditions were: measuring mode: wire-pull test, and pull speed: 0.5 mm/s. Bonds having a pull strength not lower than 0.04 N were judged to be good bonds and those having a pull strength below 0.04 N were judged to be faulty bonds. The bond success ratio is the ratio of the number of good bonds to that of tested bonds. EXAMPLE 2 [0090] Example 2 fabricated semiconductor devices. Example 2 was similar to Example 1, except that Example 2 used a 18 μm thick Cu—Ni alloy foil (C7025, Japan Energy). The Bond success ratio was 100%. The observation of the interior of the semiconductor devices proved that wires were not deformed and the chips were not dislocated, the conductive pads were firmly bonded to the sealing resin. [0091] Although the preferred embodiments of the present invention have been described, various changes may be made therein and the present invention is not limited thereto. It goes without saying that the present invention can be embodied in other semiconductor devices and other semiconductor device fabricating methods without departing from the scope thereof. [0092] The semiconductor device fabricating method is capable of fabricating leadless, very thin semiconductor device not provided with any leadframe and not including any part under the semiconductor chip. The semiconductor device fabricating method of the present invention is capable of fabricating a strong semiconductor device having a semiconductor chip held in place, and conductive pads firmly bonded to a sealing resin block at a low cost. Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5976912 *Mar 17, 1995Nov 2, 1999Hitachi Chemical Company, Ltd.Fabrication process of semiconductor package and semiconductor packageUS6534330 *May 31, 2001Mar 18, 2003Sanyo Electric Co., Ltd.Light irradiating device manufacturing methodUS6562660 *Sep 27, 2000May 13, 2003Sanyo Electric Co., Ltd.Method of manufacturing the circuit device and circuit deviceUS6969905 *Dec 27, 2002Nov 29, 2005Infineon Technologies AgLeadframe for semiconductor chips and electronic devices and production methods for a leadframe and for electronic devicesUS20010015489 *Apr 26, 2001Aug 23, 2001Atsushi FujisawaSemiconductor device and its manufacturing methodUS20020197771 *May 28, 2002Dec 26, 2002Yoshihisa DottaSemiconductor package and a method for producing the sameUS20040253764 *Jul 12, 2004Dec 16, 2004Samsung Electronics Co., Ltd.Bumped chip carrier package using lead frame and method for manufacturing the same* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS7687893Dec 27, 2006Mar 30, 2010Amkor Technology, Inc.Semiconductor package having leadframe with exposed anchor padsUS7687899Aug 7, 2007Mar 30, 2010Amkor Technology, Inc.Dual laminate package structure with embedded elementsUS7723852Jan 21, 2008May 25, 2010Amkor Technology, Inc.Stacked semiconductor package and method of making sameUS7732899Feb 4, 2009Jun 8, 2010Amkor Technology, Inc.Etch singulated semiconductor packageUS7768135Apr 17, 2008Aug 3, 2010Amkor Technology, Inc.Semiconductor package with fast power-up cycle and method of making sameUS7777351Oct 1, 2007Aug 17, 2010Amkor Technology, Inc.Thin stacked interposer packageUS7808084May 6, 2008Oct 5, 2010Amkor Technology, Inc.Semiconductor package with half-etched locking featuresUS7829990Jan 18, 2007Nov 9, 2010Amkor Technology, Inc.Stackable semiconductor package including laminate interposerUS7847386Nov 5, 2007Dec 7, 2010Amkor Technology, Inc.Reduced size stacked semiconductor package and method of making the sameUS7847392Sep 30, 2008Dec 7, 2010Amkor Technology, Inc.Semiconductor device including leadframe with increased I/OUS7872343Feb 3, 2010Jan 18, 2011Amkor Technology, Inc.Dual laminate package structure with embedded elementsUS7875963Nov 21, 2008Jan 25, 2011Amkor Technology, Inc.Semiconductor device including leadframe having power bars and increased I/OUS7906855Apr 12, 2010Mar 15, 2011Amkor Technology, Inc.Stacked semiconductor package and method of making sameUS7928542Mar 6, 2009Apr 19, 2011Amkor Technology, Inc.Lead frame for semiconductor packageUS7943427 *Jul 13, 2005May 17, 2011Dai Nippon Printing Co., Ltd.Semiconductor device, substrate for producing semiconductor device and method of producing themUS7944043Jul 8, 2008May 17, 2011Amkor Technology, Inc.Semiconductor device having improved contact interface reliability and method thereforUS7956453Jan 16, 2008Jun 7, 2011Amkor Technology, Inc.Semiconductor package with patterning layer and method of making sameUS7960818Mar 4, 2009Jun 14, 2011Amkor Technology, Inc.Conformal shield on punch QFN semiconductor packageUS7968998Jun 21, 2006Jun 28, 2011Amkor Technology, Inc.Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor packageUS7977774Jul 10, 2007Jul 12, 2011Amkor Technology, Inc.Fusion quad flat semiconductor packageUS7982297Mar 6, 2007Jul 19, 2011Amkor Technology, Inc.Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the sameUS7982298Dec 3, 2008Jul 19, 2011Amkor Technology, Inc.Package in package semiconductor deviceUS7989933Oct 6, 2008Aug 2, 2011Amkor Technology, Inc.Increased I/O leadframe and semiconductor device including sameUS8008758Oct 27, 2008Aug 30, 2011Amkor Technology, Inc.Semiconductor device with increased I/O leadframeUS8026589Feb 23, 2009Sep 27, 2011Amkor Technology, Inc.Reduced profile stackable semiconductor packageUS8058715Jan 9, 2009Nov 15, 2011Amkor Technology, Inc.Package in package device for RF transceiver moduleUS8067821Apr 10, 2008Nov 29, 2011Amkor Technology, Inc.Flat semiconductor package with half package moldingUS8072050Nov 18, 2008Dec 6, 2011Amkor Technology, Inc.Semiconductor device with increased I/O leadframe including passive deviceUS8084868Jun 18, 2010Dec 27, 2011Amkor Technology, Inc.Semiconductor package with fast power-up cycle and method of making sameUS8089141Jan 25, 2010Jan 3, 2012Amkor Technology, Inc.Semiconductor package having leadframe with exposed anchor padsUS8089145Nov 17, 2008Jan 3, 2012Amkor Technology, Inc.Semiconductor device including increased capacity leadframeUS8089159Oct 3, 2007Jan 3, 2012Amkor Technology, Inc.Semiconductor package with increased I/O density and method of making the sameUS8102037Feb 28, 2011Jan 24, 2012Amkor Technology, Inc.Leadframe for semiconductor packageUS8125064Jul 28, 2008Feb 28, 2012Amkor Technology, Inc.Increased I/O semiconductor package and method of making sameUS8184453Jul 31, 2008May 22, 2012Amkor Technology, Inc.Increased capacity semiconductor packageUS8188579Dec 10, 2010May 29, 2012Amkor Technology, Inc.Semiconductor device including leadframe having power bars and increased I/OUS8283767Dec 9, 2010Oct 9, 2012Amkor Technology, Inc.Dual laminate package structure with embedded elementsUS8299602Oct 26, 2010Oct 30, 2012Amkor Technology, Inc.Semiconductor device including leadframe with increased I/OUS8304866Jun 2, 2011Nov 6, 2012Amkor Technology, Inc.Fusion quad flat semiconductor packageUS8318287Jan 19, 2011Nov 27, 2012Amkor Technology, Inc.Integrated circuit package and method of making the sameUS8319338Jul 8, 2010Nov 27, 2012Amkor Technology, Inc.Thin stacked interposer packageUS8432023Jun 15, 2011Apr 30, 2013Amkor Technology, Inc.Increased I/O leadframe and semiconductor device including sameUS8441110May 17, 2011May 14, 2013Amkor Technology, Inc.Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor packageUS8487420Dec 8, 2008Jul 16, 2013Amkor Technology, Inc.Package in package semiconductor device with film over wireUS8558365Sep 27, 2011Oct 15, 2013Amkor Technology, Inc.Package in package device for RF transceiver moduleUS8575742Apr 6, 2009Nov 5, 2013Amkor Technology, Inc.Semiconductor device with increased I/O leadframe including power barsUS8648450Jan 27, 2011Feb 11, 2014Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and landsUS8674485Dec 8, 2010Mar 18, 2014Amkor Technology, Inc.Semiconductor device including leadframe with downsetsUS8680656Jan 5, 2009Mar 25, 2014Amkor Technology, Inc.Leadframe structure for concentrated photovoltaic receiver packageUS8729682May 3, 2011May 20, 2014Amkor Technology, Inc.Conformal shield on punch QFN semiconductor packageUS8729710Apr 26, 2011May 20, 2014Amkor Technology, Inc.Semiconductor package with patterning layer and method of making sameUS8823152Jul 12, 2011Sep 2, 2014Amkor Technology, Inc.Semiconductor device with increased I/O leadframeUS8853836Oct 29, 2012Oct 7, 2014Amkor Technology, Inc.Integrated circuit package and method of making the sameUS8963301Dec 27, 2013Feb 24, 2015Amkor Technology, Inc.Integrated circuit package and method of making the sameUS9184118May 2, 2014Nov 10, 2015Amkor Technology Inc.Micro lead frame structure having reinforcing portions and methodUS9184148Oct 22, 2014Nov 10, 2015Amkor Technology, Inc.Semiconductor package and method thereforUS9224676Jan 8, 2015Dec 29, 2015Amkor Technology, Inc.Integrated circuit package and method of making the sameUS9275939Dec 13, 2013Mar 1, 2016Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands and methodUS9508631Dec 30, 2015Nov 29, 2016Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands and methodUS9543235Oct 5, 2015Jan 10, 2017Amkor Technology, Inc.Semiconductor package and method thereforUS9631481Oct 14, 2016Apr 25, 2017Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands and methodUS9673122Aug 29, 2015Jun 6, 2017Amkor Technology, Inc.Micro lead frame structure having reinforcing portions and methodUS20080048311 *Jul 13, 2005Feb 28, 2008Dai Nippon Printing Co., Ltd.Semiconductor Device, Substrate for Producing Semiconductor Device and Method of Producing ThemWO2008114094A1 *Mar 20, 2007Sep 25, 2008Nxp B.V.Thin profile packaging with exposed die attach adhesive* Cited by examinerClassifications U.S. Classification257/678, 257/773, 257/784, 257/E23.046, 257/E23.124International ClassificationH01L23/495, H01L21/48, H01L23/12, H01L21/68, H01L21/56, H01L23/31Cooperative ClassificationH01L2924/181, H01L24/48, H01L2924/0132, H01L24/32, H01L2924/01006, H01L2224/73265, H01L2924/01082, H01L2224/85001, H01L21/568, H01L2924/01027, H01L2924/01011, H01L2224/32245, H01L2224/83385, H01L2924/01046, H01L2224/97, H01L2924/01033, H01L2924/18165, H01L2924/01004, H01L2924/01013, H01L2924/01005, H01L2224/48091, H01L2924/01079, H01L2924/01015, H01L2924/01074, H01L2924/01019, H01L2924/01045, H01L2924/01018, H01L2924/01078, H01L2224/48247, H01L2924/01024, H01L2224/48465, H01L2924/14, H01L21/6835, H01L23/49548, H01L2224/32057, H01L2924/01051, H01L2924/01047, H01L2924/01029, H01L23/3107, H01L2924/01042, H01L21/4832, H01L24/97, H01L2224/45144, H01L2224/85385, H01L2924/10253, H01L2224/45015, H01L24/45European ClassificationH01L21/683T, H01L24/32, H01L24/97, H01L23/31H, H01L21/56T, H01L23/495G4, H01L21/48C3E4Legal EventsDateCodeEventDescriptionJun 29, 2004ASAssignmentOwner name: NITTO DENKO CORPORATION, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IKENAGA, CHIKAO;SHIMAZAKI, YOU;MASUDA, MASACHIKA;AND OTHERS;REEL/FRAME:014796/0181;SIGNING DATES FROM 20040304 TO 20040317Owner name: DAI NIPPON PRINTING CO., LTD., JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IKENAGA, CHIKAO;SHIMAZAKI, YOU;MASUDA, MASACHIKA;AND OTHERS;REEL/FRAME:014796/0181;SIGNING DATES FROM 20040304 TO 20040317Dec 8, 2009FPAYFee paymentYear of fee payment: 4Jan 31, 2014REMIMaintenance fee reminder mailedJun 20, 2014LAPSLapse for failure to pay maintenance feesAug 12, 2014FPExpired due to failure to pay maintenance feeEffective date: 20140620RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services