Source: http://www.google.com/patents/US5364716?dq=inassignee:integral+inassignee:peripherals
Timestamp: 2015-05-24 15:41:37
Document Index: 288043911

Matched Legal Cases: ['arts 20', 'arts 20', 'art 20', 'art 20', 'art 36', 'art 34', 'art 7', 'art 7', 'art 7', 'art 7', 'art 7', 'art 7', 'art 7', 'art 7', 'art 7', 'art 7', 'art 7', 'art 7', 'art 7', 'art 7', 'art 7']

Patent US5364716 - Pattern exposing method using phase shift and mask used therefor - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA pattern exposing method forms a predetermined resist pattern on a substrate by exposing a first resist layer which is formed on the substrate using a first reticle which includes a first pattern for exposing a first corresponding pattern on the first resist layer by use of a phase shift of light transmitted...http://www.google.com/patents/US5364716?utm_source=gb-gplus-sharePatent US5364716 - Pattern exposing method using phase shift and mask used thereforAdvanced Patent SearchPublication numberUS5364716 APublication typeGrantApplication numberUS 07/940,408Publication dateNov 15, 1994Filing dateSep 3, 1992Priority dateSep 27, 1991Fee statusPaidAlso published asDE69231412D1, DE69231412T2, DE69233449D1, DE69233449T2, EP0534463A2, EP0534463A3, EP0534463B1, EP0810474A2, EP0810474A3, EP0810474B1, EP0810475A2, EP0810475A3, US5472813Publication number07940408, 940408, US 5364716 A, US 5364716A, US-A-5364716, US5364716 A, US5364716AInventorsKenji Nakagawa, Masao Kanazawa, Tamae Haruki, Yasuko TabataOriginal AssigneeFujitsu LimitedExport CitationBiBTeX, EndNote, RefManPatent Citations (9), Non-Patent Citations (10), Referenced by (87), Classifications (22), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetPattern exposing method using phase shift and mask used therefor
US 5364716 AAbstract
A pattern exposing method forms a predetermined resist pattern on a substrate by exposing a first resist layer which is formed on the substrate using a first reticle which includes a first pattern for exposing a first corresponding pattern on the first resist layer by use of a phase shift of light transmitted through the first reticle, developing the exposed first resist layer, exposing a second resist layer which is formed on the entire surface of the substrate, including a top of the first resist layer, using a second reticle which has a second pattern for exposing a second corresponding pattern on the second resist layer by use of light transmitted through the second reticle, where the second corresponding pattern overlaps at least a part of the first corresponding pattern, and developing the second resist layer so that a part of the first corresponding pattern is removed by the second corresponding pattern and the predetermined resist pattern is formed.
1. A pattern exposing method for forming a predetermined resist pattern on a substrate, said pattern exposing method comprising the steps of:(a) exposing a resist layer which is formed on the substrate using a first reticle which includes a first pattern for exposing a first corresponding pattern on the resist layer by use of a phase shift of light transmitted through the first reticle; (b) exposing the resist layer using a second reticle which has a second pattern for exposing a second corresponding pattern on the resist layer by use of light transmitted through the second reticle, said second corresponding pattern overlapping at least a part of said first corresponding pattern; and (c) developing the resist layer so that a part of the first corresponding pattern is removed by the second corresponding pattern and the predetermined resist pattern is formed. 2. The pattern exposing method as claimed in claim 1, wherein said step (a) uses a first reticle which has the first pattern which is defined by a phase shift layer formed on a transparent reticle substrate, and exposes the first corresponding pattern on the resist layer using an edge part of the phase shift layer.
3. The pattern exposing method as claimed in claim 1, wherein said step (b) uses a second reticle which has the second pattern which is defined by a light blocking layer formed on a transparent reticle substrate and an opening formed in the light blocking layer, and exposes the second corresponding pattern on the resist layer using the opening in the light blocking layer of the second reticle.
4. The pattern exposing method as claimed in claim 3, wherein said step (a) uses a positive resist as the resist layer.
5. A pattern exposing method for forming a predetermined resist pattern on a substrate, said pattern exposing method comprising the steps of:(a) exposing a first resist layer which is formed on the substrate using a first reticle which includes a first pattern for exposing a first corresponding pattern on the first resist layer by use of a phase shift of light transmitted through the first reticle; (b) developing the exposed first resist layer; (c) forming a second resist layer on the entire surface of the substrate including a top of the first resist layer; (d) exposing the second resist layer using a second reticle which has a second pattern for exposing a second corresponding pattern on the second resist layer by use of light transmitted through the second reticle, said second corresponding pattern overlapping at least a part of said first corresponding pattern; and (e) developing the exposed second resist layer so that a part of the first corresponding pattern is removed by the second corresponding pattern and the predetermined resist pattern is formed. 6. The pattern exposing method as claimed in claim 5, wherein said step (d) uses a second reticle which exposes the second corresponding pattern on the second resist layer by use of a phase shift of light transmitted through the second reticle.
7. The pattern exposing method as claimed in claim 6, wherein said step (a) uses a first reticle which has the first pattern which is defined by a phase shift layer formed on a transparent reticle substrate, and exposes the first corresponding pattern on the first resist layer using an edge part of the phase shift layer.
8. The pattern exposing method as claimed in claim 7, wherein said step (d) uses a second reticle which has the second pattern which is defined by a phase shift layer formed on a transparent reticle substrate, and exposes the second corresponding pattern on the second resist layer using an edge part of the phase shift layer.
9. The pattern exposing method as claimed in claim 6, wherein said first corresponding pattern at least includes a first part which intersects perpendicularly to a second part of said second corresponding pattern on the substrate.
10. The pattern exposing method as claimed in claim 9, wherein the first and second parts of the first and second corresponding patterns have an oblong shape.
11. The pattern exposing method as claimed in claim 10, wherein the first and second parts have zigzag contours.
12. The pattern exposing method as claimed in claim 6, wherein said steps (a) and (c) use a negative resist as the first and second resist layers.
13. The pattern exposing method as claimed in claim 12, wherein the predetermined resist pattern formed by said step (e) corresponds to a hole.
14. The pattern exposing method as claimed in claim 6, wherein the first and second reticles used by said steps (a) and (d) are identical, and one of the first and second reticles is used at a position which is shifted relative to the other between the two independent exposures made in said steps (a) and (d).
15. The pattern exposing method as claimed in claim 5, wherein said step (a) uses a first reticle which has the first pattern which is defined by a phase shift layer formed on a transparent reticle substrate and having first and second phase shift parts, and exposes the first corresponding pattern on the first resist layer using edge parts of the first and second phase shift parts, said first phase shift part having a width such that a closed ring pattern is exposed by the edge parts thereof, said second phase shift part having a width narrower than that of the first phase shift part so that patterns exposed by the edge parts thereof overlap in the form of a single line pattern.
The present invention generally relates to pattern exposing methods and masks used therefor, and more particularly to a pattern exposing method which forms a resist pattern for the purpose of producing a semiconductor device and to a mask which is used for such a pattern exposing method.
Recently, the operation speed and integration density of semiconductor devices have increased considerably, and the size of the semiconductor devices has been reduced accordingly. For this reason, there are demands to form a fine pattern exceeding a resolution limit of the conventional patterning apparatus using an optical system, that is, the resolution limit of an imaging optical system of a wafer stepper, for example.
First, a description will be given of the general operation of a conventional demagnification projection exposure apparatus, by referring to FIG. 1.
A light from a light source such as a mercury lamp is irradiated on a reticle 1. The reticle 1 has a reticle pattern in which a chromium (Cr) light blocking layer 3 is formed on a glass substrate 2, so as to expose a hole having a rectangular shape corresponding to the rectangular shape of the light blocking layer 3. The reticle pattern is reduced by a demagnification projection lens 4 and is imaged on a wafer 5 so as to expose a positive resist on the wafer 5.
FIG. 2 is a diagram for explaining the light intensity of the exposure light on the positive resist. FIG. 2(a) shows a partial cross section of the reticle 1. FIG. 2(b) shows the light amplitude distribution on the positive resist of the wafer 5 for the case where the exposure is made using the reticle 1. FIG. 2(c) shows the light intensity distribution on the positive resist of the wafer 5 for the case where the exposure is made using the reticle 1.
When the exposure is made by the light transmitted through the reticle 1 having the rectangular light blocking layer 3, the light intensity distribution on the positive resist of the wafer 5 has a negative peak having a relatively gradual slope. Hence, it is impossible to form a fine pattern which has a narrow width using such a light intensity distribution. In order to form a fine pattern which has a narrow width, it is necessary to make the slope of the negative peak sharper than that of the light intensity distribution shown in FIG. 2(c).
For example, if the exposure light is an i-line having a wavelength of 0.365 μm and the numerical aperture of the optical system is 0.50, the resolution limit is approximately 0.4 μm.
The slope of the negative peak of the light intensity distribution shown in FIG. 2(c) is dependent on the resolution of the imaging optical system. The resolution of the imaging optical system is determined by the exposure wavelength, the numerical aperture, the inconsistent performance of each individual lens itself and the like.
Accordingly, when the conventional demagnification projection exposure apparatus is used, it is impossible to form a fine hole which exceeds the resolution limit of the imaging optical system, and there is a problem in that the conventional demagnification projection exposure apparatus cannot cope with the patterns of the semiconductor devices which are becoming finer as the integration density is improved.
In order to eliminate the above described problem, the so-called phase shift method has been proposed. According to the phase shift method, the phase of the light transmitted through the reticle is shifted by a phase shift layer, so as to improve the resolution and contrast of the exposed image on the resist.
FIG. 3 shows the imaging optical system of the demagnification projection exposure apparatus and the reticle used when carrying out the phase shift method. In FIG. 3, those parts which are the same as those corresponding parts in FIG. 1 are designated by the same reference numerals, and a description thereof will be omitted.
In FIG. 3, a phase shift reticle 6 is used in place of the reticle 1 shown in FIG. 1. The phase shift reticle 6 is made up of the glass substrate 2 and a phase shift layer 7 which is formed on the glass substrate 2.
FIG. 4 is a diagram for explaining the light intensity of the exposure light on the positive resist when the phase shift reticle 6 is used. FIG. 4(a) shows a partial cross section of the phase shift reticle 6. The pattern which is to be exposed is formed by an edge part of the phase shift layer 7 which is formed on the glass substrate 2 of the phase shift reticle 6. A transmitted light 8' which has passed through the glass substrate 2 and the phase shift layer 7 has a phase which is shifted by 180� (π) with respect to a transmitted light 8 which has passed through only the glass substrate 2.
FIG. 4(b) shows the light amplitude distribution on the resist of the wafer 5 when the exposure is made using the phase shift reticle 6. As shown, the light amplitude becomes zero at a position of the resist corresponding to the edge part of the phase shift layer 7, and the light amplitude sharply reverses on both sides of the edge part.
FIG. 4(c) shows the light intensity distribution on the resist of the wafer 5 when the exposure is made using the phase shift reticle 6. Because the light intensity is proportional to the square of the light amplitude, the light intensity sharply becomes zero at a position of the resist corresponding to the edge part of the phase shift layer 7. Accordingly, it is possible to form on the resist a fine line-and-space pattern which has satisfactory resolution and contrast.
An example of a fine pattern formed by the phase shift method will be described with reference to FIG. 5. FIG. 5(a) shows a plan view of the phase shift reticle 6 which has a square phase shift layer 7. FIG. 5(b) shows a fine resist pattern 10 which is formed by the edge part of the phase shift layer 7 of the phase shift reticle 6 shown in FIG. 5(a). As shown in FIG. 5(b), the fine resist pattern 10 is formed at the side part of the square, that is, along a part on the resist corresponding to the edge part of the phase shift layer 7.
On the other hand, the phase shift layer 7 may be arranged in a checker board pattern in the plan view as shown in FIG. 6(a). When the phase shift reticle 6 having the phase shift layer 7 shown in FIG. 6(a) is used for the exposure, it is possible to form a resist pattern 10 which has edges with a fine contrast over a relatively large area as shown in FIG. 6(b).
However, when the phase shift reticle 6 described above is used for the exposure, it is impossible to pattern a cut part indicated by a dotted line in FIG. 5(b). In other words, the edge part of the phase shift layer 7 inevitably takes a closed contour (or loop), and there is a problem in that the actual patterns of integrated circuits (ICs) cannot be formed using the phase shift reticle 6.
Accordingly, in order to overcome this problem of the phase shift method, a modified method has been previously proposed to form the resist pattern using a phase shift reticle which has two kinds of phase shift layers as shown in FIG. 7. FIG. 7(a) shows a plan view of the resist pattern which is to be formed.
FIG. 7(b) shows a plan view of the previously proposed phase shift reticle 6. This phase shift reticle 6 has the phase shift layer 7 for shifting the phase of the exposure light by 180� (π) at the edge part which is used for the pattern forming, and a phase shift layer 12 for shifting the phase of the exposure light by 90� (π/2). This phase shift layer 12 is provided adjacent to the phase shift layer 7 at a part where no pattern forming is made, that is, at a part where the pattern is to be cut. A region indicated by hatchings in FIG. 7(b) is the region of the phase shift layer 7 which shifts the phase of the exposure light by 180�. On the other hand, a region indicated by dots in FIG. 7(b) is the region of the phase shift layer 12 which shifts the phase of the exposure light by 90�. Unmarked regions other than the hatched and dotted regions are the regions of the glass substrate 2.
By appropriately setting the exposure condition or the developing condition of the resist, only the edge part formed by the phase shift layer 7 and the glass substrate 2 as shown in FIG. 7(c). Other parts, that is, the edge part formed by the phase shift layers 7 and 12 and the edge part formed by the phase shift layer 12 and the glass substrate 2, are not patterned. The edge part formed by the phase shift layer 12 and the glass substrate 2 is indicated by a dotted line in FIG. 7(c).
However, this previously proposed modified phase shift method has a problem in that it is extremely difficult in actual practice to realize the phase shift reticle 6 having the phase shift layers 7 and 12 which are finely shaped as described. Accordingly, there are demands to realize a more feasible phase shift method which can form fine resist patterns and to realize a mask suitable for carrying out such a phase shift method.
Accordingly, it is a general object of the present invention to provide a novel and useful pattern exposing method and a mask used therefor, in which the problems described above are eliminated and the above described demand is satisfied.
Another and more specific object of the present invention is to provide a pattern exposing method for forming a predetermined resist pattern on a substrate, comprising the steps of (a) exposing a resist layer which is formed on the substrate using a first reticle which includes a first pattern for exposing a first corresponding pattern on the resist layer by use of a phase shift of light transmitted through the first reticle, (b) exposing the resist layer using a second reticle which has a second pattern for exposing a second corresponding pattern on the resist layer by use of light transmitted through the second reticle, where the second corresponding pattern overlaps at least a part of the first corresponding pattern, and (c) developing the resist layer so that a part of the first corresponding pattern is removed by the second corresponding pattern and the predetermined resist pattern is formed. According to the pattern exposing method of the present invention, it is possible to form extremely fine patterns and holes which exceed the resolution limit of the imaging optical system and could not be formed by the conventional techniques.
Still another object of the present invention is to provide a pattern exposing method for forming a predetermined resist pattern on a substrate, comprising the steps of (a) exposing a first resist layer which is formed on the substrate using a first reticle which includes a first pattern for exposing a first corresponding pattern on the first resist layer by use of a phase shift of light transmitted through the first reticle, (b) developing the exposed first resist layer, (c) forming a second resist layer on the entire surface of the substrate including a top of the first resist layer, (d) exposing the second resist layer using a second reticle which has a second pattern for exposing a second corresponding pattern on the second resist layer by use of light transmitted through the second reticle, where the second corresponding pattern overlaps at least a part of the first corresponding pattern, and (e) developing the second resist layer so that a part of the first corresponding pattern is removed by the second corresponding pattern and the predetermined resist pattern is formed. According to the pattern exposing method of the present invention, it is possible to form extremely fine patterns and holes which exceed the resolution limit of the imaging optical system and could not be formed by the conventional techniques.
A further object of the present invention is to provide a pattern exposing method for forming a predetermined resist pattern on a substrate, comprising the steps of (a) exposing a resist layer which is formed on the substrate using a reticle which includes a pattern for exposing a corresponding pattern on the resist layer by use of a phase shift of light transmitted through the reticle, where the pattern of the reticle is defined by a phase shift layer formed on a transparent reticle substrate and having first and second phase shift parts, and (b) developing the resist layer so that the predetermined resist pattern is formed on the substrate, where the step (a) exposes the corresponding pattern on the resist layer using edge parts of the first and second phase shift parts, the first phase shift part has a width such that a closed ring pattern is exposed by the edge parts thereof, and the second phase shift part has a width narrower than that of the first phase shift part so that patterns exposed by the edge parts thereof overlap in the form of a single line pattern. According to the pattern exposing method of the present invention, it is possible to form extremely fine resist patterns having various shapes.
Another object of the present invention is to provide a mask for use in exposing a predetermined pattern on a resist layer which is formed on a substrate using a shift in phase of light transmitted through the mask, comprising a transparent reticle substrate, and a phase shift layer formed on the transparent reticle substrate and having first and second phase shift parts, where the first and second phase shift parts have edge parts defining the predetermined pattern which is exposed on the resist layer, the first phase shift part has a width such that a closed ring pattern is exposed by the edge parts thereof, and the second phase shift part has a width narrower than that of the first phase shift part so that patterns exposed by the edge parts thereof overlap in the form of a single line pattern. According to the mask of the present invention, it is possible to expose extremely fine resist patterns having various shapes.
FIG. 1 generally shows an imaging optical system of a conventional demagnification projection exposure apparatus and a conventional reticle;
FIGS. 2(a)-2(c) are diagrams for explaining an exposure light intensity on a resist using the conventional reticle;
FIG. 3 generally shows an imaging optical system of a conventional demagnification projection exposure apparatus using a phase shift method and a conventional phase shift reticle;
FIG. 4(a)-4(c) are diagrams for explaining an exposure light intensity on a resist of the conventional phase shift reticle;
FIG. 5(a)-5(b) are diagrams for explaining a resist pattern formed by the conventional phase shift reticle;
FIG. 6(a)-6(b) are diagrams for explaining another resist pattern formed by the conventional phase shift reticle;
FIG. 7(a)-7(c) are diagrams for explaining a previously proposed modified phase shift method using a phase shift reticle having two kinds of phase shift layers;
FIG. 8(a)-8(c) are diagrams for explaining a first embodiment of a pattern exposing method according to the present invention;
FIG. 9(a)-9(c) are diagrams for explaining the first embodiment when cutting a pattern;
FIG. 10(a)-10(b) are diagrams for explaining a second embodiment of the pattern exposing method according to the present invention;
FIG. 11(a)-11(b) are diagrams for explaining a third embodiment of the pattern exposing method according to the present invention;
FIG. 12(a)-12(e) are diagrams for explaining a fourth embodiment of the pattern exposing method according to the present invention;
FIGS. 13(a)-13(b) and 14(a)-14(c) are diagrams for explaining a fifth embodiment of the pattern exposing method according to the present invention;
FIG. 15(a)-15(d) are diagrams for explaining a sixth embodiment of the pattern exposing method according to the present invention;
FIG. 16(a)-16(d) are diagrams for explaining a seventh embodiment of the pattern exposing method according to the present invention;
FIG. 17(a)-17(d) are diagrams for explaining an eighth embodiment of the pattern exposing method according to the present invention;
FIGS. 18(a)-18(b) and 19(a)-19(b) are diagrams for explaining a ninth embodiment of the pattern exposing method according to the present invention;
FIG. 20(A)-20(D) are diagrams for explaining a tenth embodiment of the pattern exposing method according to the present invention;
FIG. 21(A)-21(B) are diagrams for explaining an eleventh embodiment of the pattern exposing method according to the present invention; and
FIG. 22(A)-22(B) are diagrams for explaining a twelfth embodiment of the pattern exposing method according to the present invention.
A description will be given of a first embodiment of a pattern exposing method according to the present invention, by referring to FIG. 8.
FIG. 8(a) shows a plan view of a phase shift reticle 6 which is used in this embodiment. A phase shift layer 7 is formed on a glass substrate 2, similarly as in the conventional case where the resist pattern shown in FIG. 7(a) is to be formed. The optical system shown in FIG. 3 is used to make a first demagnification projection exposure on a positive resist which is formed on a wafer 5 (not shown in FIG. 8) using the phase shift reticle 6. During this first exposure, an edge part A which is indicated by a bold line in FIG. 8(a) is also exposed although this edge part A should not be exposed.
Next, a second demagnification projection exposure is made using a reticle 14 which has an opening 16 formed in a Cr light blocking layer 18 on a glass substrate 2, as shown in FIG. 8(b). Non-exposed parts 20, 22 and 24 which are not exposed during the first exposure exist on the resist at parts corresponding to the edge part of the phase shift layer 7. Out of these non-exposed parts 20, 22 and 24, the non-exposed part 20 is exposed during the second exposure. The opening 16 is provided in the reticle 14 in order to expose this non-exposed part 20.
The second exposure is made similarly to the demagnification projection exposure described above with reference to FIG. 1, after aligning the reticle 14 to the resist pattern which is formed by the first exposure. When the second exposure is made, the positive resist on the wafer 5 at a part corresponding to an area within the opening 16 of the reticle 14 is exposed twice and is thus removed by a developing process which is carried out thereafter. As a result, a resist pattern corresponding to the edge part A which is indicated by the bold line in FIG. 8(a) is not formed, and the resist pattern is cut at a predetermined position as indicated in FIG. 8(c).
Next, a description will be given of the matters to be considered in this embodiment, such as the alignments of the phase shift reticle 6 used during the first exposure and the reticle 14 used during the second exposure, by referring to FIG. 9.
FIG. 9(a) is a diagram for explaining a minimum width to be cut and the like to be considered when cutting the resist pattern in this embodiment. When cutting in two exposures a pattern 30 and a pattern 32 which are non-exposed parts before the resist is developed, a minimum width B to be cut must be made larger than the resolution which is determined by the normal reticle 14 which uses an opening in the light blocking layer for the exposure and the conventional imaging optical system shown in FIG. 1. In addition, a distance C from an edge of the pattern 32 to a contact hole forming part 36, for example, must be determined by taking into account not only the above resolution but also an alignment error of the reticle 14. A distance from an edge of the pattern 30 to a contact hole forming part 34 must be determined similarly. Furthermore, a pattern width of the fine pattern which is actually formed spreads by approximately 0.1 μm from the edge of the phase shift layer 7, and this spread is approximately proportional to a value λ/NA of the optical system, where λ denotes the wavelength of the exposure light and NA denotes the numerical aperture of the optical system.
In other words, a width G of a contact part of the pattern 32 which is exposed on the resist as shown in FIG. 9(c) is greater than a width F of an edge part forming the contact part as shown in FIG. 9(b). In addition, an alignment error of the two reticles 6 and 14 is approximately 0.15 μm. This alignment error depends on the accuracy of the mask and the accuracy of the alignment mechanism. Accordingly, when aligning the phase shift reticle 6 and the reticle 14, it is necessary to set a distance D between an edge of the contact part forming part of the phase shift layer 7 of the phase shift reticle 6 and a corresponding edge of the opening 16 of the reticle 14 to approximately 0.1 to 0.25 μm, so that the edge part of the contact part of the pattern 32 on the resist will not be removed by the second exposure which uses the reticle 14.
By making the first and second exposures using the two kinds of reticles, namely, the phase shift reticle 6 and the reticle 14, it becomes possible to easily form an extremely fine resist pattern shown in the plan view of FIG. 9(a).
Next, a description will be given of a second embodiment of the pattern exposing method according to the present invention, by referring to FIG. 10. In FIG. 10, those parts which are the same as those corresponding parts in FIG. 8 are designated by the same reference numerals, and a description thereof will be omitted.
In this embodiment, the resist pattern is basically formed similarly to the first embodiment. The difference between the first and second embodiments is that, the resist pattern formed by the second embodiment has a plurality of cuts, as in the case of the actual patterns used in the semiconductor device.
FIG. 10(a) shows a plan view of the phase shift reticle 6 which is used for the first exposure and the reticle 14 which is used for the second exposure in an overlapped state. In FIG. 10(a), a part surrounded by a dotted line corresponds to an area which is exposed by the second exposure using the opening 16.
FIG. 10(b) shows a completed pattern 10 which is completed by cutting appropriate parts of the pattern which is formed by the edge part of the phase shift layer 7 of the phase shift reticle 6 shown in FIG. 10(a) during the first exposure by the making the second exposure using the opening 16 of the reticle 14. As may be readily understood from the description above, it is possible to form an extremely fine resist pattern having a plurality of cuts using the double exposure.
Next, a description will be given of a third embodiment of the pattern exposing method according to the present invention, by referring to FIG. 11. In FIG. 11, those parts which are the same as those corresponding parts in FIG. 10 are designated by the same reference numerals, and a description thereof will be omitted.
In this embodiment, the resist pattern is basically formed similarly to the second embodiment. In other words, the resist pattern formed by the third embodiment has a plurality of cuts, as in the case of the actual patterns used in the semiconductor device.
FIG. 11(a) shows a plan view of the phase shift reticle 6 which is used for the first exposure and the reticle 14 which is used for the second exposure in an overlapped state. In FIG. 11(a), a part surrounded by a dotted line corresponds to an area which is exposed by the second exposure using the opening 16.
FIG. 11(b) shows a completed pattern 10 which is completed by cutting appropriate parts of the pattern which is formed by the edge part of the phase shift layer 7 of the phase shift reticle 6 shown in FIG. 11(a) during the first exposure by the making the second exposure using the opening 16 of the reticle 14. As may be readily understood from the description above, it is possible to form an extremely fine resist pattern having a plurality of cuts using the double exposure.
When forming a circuit pattern having a large integration density, the resist pattern becomes complex as shown in FIG. 11(b). Hence, the edges of the phase shift layer 7 of the phase shift reticle 6 which is used during the first exposure become very close to each other. In addition, the number of parts where the resist pattern must be cut is large. However, as long as the phase shift reticle 6 used for the first exposure and the reticle 14 used for the second exposure are aligned correctly, it is possible to easily cut the resist pattern at the large number of parts using the double exposure because the opening 16 in the light blocking layer 18 of the reticle 14 can be formed without difficulties using the existing technique.
As the line width of the pattern becomes finer, the pitch of the circuit patterns becomes narrower. However, it is possible to easily cope with this situation by the reticle 14 which is used for the second exposure and has the opening 16 formed in the light blocking layer 18 thereof. In the previously proposed modified phase shift method described above with reference to FIG. 7 which requires two kinds of phase shift layers to be formed on the single substrate, it is extremely difficult technically to make a phase shift reticle on which a plurality of phase shift layers 7 and 12 coexist, thereby making this method unsuited for practical use. But according to this embodiment, both the phase shift reticle 6 and the reticle 14 can be made with a sufficiently high accuracy using the existing techniques.
In the embodiments described above, the phase shift layer is formed on the glass substrate in a closed region which is surrounded by the edge part of the phase shift layer. However, this arrangement may be reversed so that the glass substrate forms the closed region and the phase shift layer is formed in a region other than the closed region of the glass substrate.
In addition, the phase shift reticle used for the first exposure is not limited to that used in the first through third embodiments. Although the embodiments use the phase shift reticle which has the phase shift layer and no light blocking layer to make the phase shift, it is possible to use other types of phase shift reticles such as a phase shift reticle employing the so-called Levenson type phase shift.
Therefore, according to the first through third embodiments, it is possible to form an extremely fine pattern which exceeds the resolution limit of the imaging optical system and could not be formed by the conventional techniques.
Next, a description will be given of a fourth embodiment of the pattern exposing method according to the present invention, by referring to FIG. 12. In this embodiment, a resist pattern is formed for use in forming an extremely fine hole of the semiconductor device. More particularly, this embodiment uses the phase shift reticle 6 to form on a negative resist a resist pattern having a fine rectangular hole.
FIG. 12(a) shows a plan view of the phase shift reticle 6 which has the phase shift layer 7 formed on the glass substrate 2. This phase shift reticle 6 may be the phase shift reticle 6 shown in FIG. 4, for example.
In FIG. 12(b) which shows a partial cross section of the wafer 5, a negative resist 39 is formed on the wafer 5 and a first demagnification projection exposure is made using the phase shift reticle 6 shown in FIG. 12(a). The negative resist 39 is developed after the first exposure, and a fine space pattern shown in FIG. 12(b) is formed in the negative resist 39 by the edge pattern of the phase shift layer 7 of the phase shift reticle 6 shown in FIG. 12(a).
Then, a negative resist 40 is formed on the entire top surface of the wafer 5 as shown in FIG. 12(c).
Next, a phase shift reticle 6 shown in FIG. 12(d) having a pattern which is rotated by 90� with respect to the phase shift reticle shown in FIG. 12(a) is used to make a second demagnification projection exposure. By developing the negative resist 40 after the second exposure, a fine space pattern is formed in the negative resist 40 by the edge pattern of the phase shift layer 7 of the phase shift reticle 6 shown in FIG. 12(d) .
As a result, the fine space pattern formed in the negative resist 39 and the fine space pattern formed in the negative resist 40 intersect perpendicularly to each other, and a fine rectangular hole 41 shown in FIG. 12(e) is formed at the intersection.
For example, if the exposure light is the i-line and the numerical aperture of the optical system is 0.5, it is possible to make each side of the fine rectangular hole 41 approximately 0.2 μm. Therefore, by enabling the formation of such a fine hole, it becomes possible to further improve the integration density of semiconductor devices.
According to this embodiment, it is possible to sharpen the negative peak of the light intensity distribution on the resist by using the phase shift reticles 6 and making the first and second exposures. In other words, the line-and-space having a satisfactory resolution and contrast in the X direction and the line-and-space having a satisfactory resolution and contrast in the Y direction are formed by two independent exposures, and it is possible to form at the intersection of the two line-and-spaces a fine rectangular hole which cannot be formed by the existing technique using only one exposure. Therefore, the fine rectangular hole which is formed has sharp edges and the corners of the hole do not become rounded.
Next, a description will be given of a fifth embodiment of the pattern exposing method according to the present invention, by referring to FIGS. 13 and 14.
FIG. 13(a) shows a plan view of a phase shift reticle 6 which is used in this embodiment. As shown, this phase shift reticle 6 has the regions where only the glass substrate 2 exist and the regions where the phase shift layer 7 is formed, in an alternate manner along the X and Y directions.
By forming the negative resist 39 on the wafer 5 and making a first demagnification projection exposure using the phase shift reticle 6 shown in FIG. 13(a) and developing the negative resist 39 after this first exposure, a fine space pattern 42 shown in FIG. 13(b) is formed by the edge pattern of the phase shift layer 7 of the phase shift reticle 6 shown in FIG. 13(a).
Next, the negative resist 40 is formed on the entire top surface of the wafer 5. Thereafter, the phase shift reticle 6 shown in FIG. 13(a) or the wafer 5 is moved as indicated by a dotted line in FIG. 14(a) so that the pattern of the phase shift reticle 6 shown in FIG. 13(a) is relatively shifted by x1 in the +X direction and by y1 in the -Y direction with respect to the wafer 5. From the point of view of improving the throughput of the lithography process, the above relative shift is desirably carried out by keeping the phase shift reticle 6 fixed and moving an X-Y stage which carries the wafer 5 and forms a part of the exposure apparatus.
Then, a second demagnification projection exposure is made using the same phase shift reticle 6 shown in FIG. 13(a), and the negative resist 40 is developed thereafter to form a fine space pattern 43 shown in FIG. 14(b) which is formed by the edge pattern of the phase shift layer 7 of the phase shift reticle 6. The fine space pattern 42 which is formed in the negative resist 39 and the fine space pattern 43 which is formed in the negative resist 40 intersect perpendicularly, and thus, fine rectangular hole 41 are formed at the intersections as shown in FIG. 14(c).
According to this embodiment, the fine rectangular holes which are formed have sharp edges and the corners of the holes do not become rounded, similarly as in the case of the fourth embodiment.
Next, a description will be given of a sixth embodiment of the pattern exposing method according to the present invention, by referring to FIG. 15.
In this embodiment, a phase shift reticle 6a which is shown in a plan view in FIG. 15(a) is used for the first exposure. This phase shift reticle 6a is made up of a glass substrate 2a, and a plurality of oblong phase shift layers 7a arranged in parallel on the glass substrate 2a.
Then, a phase shift reticle 6b which is shown in a plan view in FIG. 15(b) is used for the second exposure. This phase shift reticle 6b is made up of a glass substrate 2b, and a plurality of oblong phase shift layers 7b arranged in parallel on the glass substrate 2b. The direction in which the oblong phase shift layers 7b extend is perpendicular to the direction in which the oblong phase shift layers 7a of the phase shift reticle 6a extend.
Prior to making the first exposure, a negative resist 39 is formed on the wafer 5, similarly as in the case shown in FIG. 12(b), and the negative resist 39 is patterned by the first exposure using the phase shift reticle 6a shown in FIG. 15(a). As a result, fine space patterns 42 shown in FIG. 15(c) are formed in the negative resist 39 by the edge parts of the phase shift layers 7a.
Next, prior to making the second exposure, a negative resist 40 is formed on the entire top surface of the wafer 5, similarly as in the case shown in FIG. 12(c), and the negative resist 40 is patterned by the second exposure using the phase shift reticle 6b shown in FIG. 15(b). As a result, fine space patterns 43 shown in FIG. 15(c) are formed in the negative resist 40 by the edge parts of the phase shift layers 7b.
The fine space patterns 42 and the fine space patterns 43 intersect perpendicularly to each other. Thus, a fine rectangular hole 41 is formed at each intersection of the fine space patterns 42 and 43. In this embodiment, the fine rectangular holes 41 are simultaneously formed with the arrangement shown in FIG. 15(d) .
Next, a description will be given of a seventh embodiment of the pattern exposing method according to the present invention, by referring to FIG. 16.
In this embodiment, a phase shift reticle 6a which is shown in a plan view in FIG. 16(a) is used for the first exposure. This phase shift reticle 6a is identical to that used in the sixth embodiment.
Then, a phase shift reticle 6b which is shown in a plan view in FIG. 16(b) is used for the second exposure. This phase shift reticle 6b is made up of a glass substrate 2b, and a plurality of zigzag phase shift layers 7b arranged in parallel on the glass substrate 2b. The direction in which the zigzag phase shift layers 7b extend is perpendicular to the direction in which the oblong phase shift layers 7a of the phase shift reticle 6a extend.
Prior to making the first exposure, a negative resist 39 is formed on the wafer 5, similarly as in the case shown in FIG. 12(b), and the negative resist 39 is patterned by the first exposure using the phase shift reticle 6a shown in FIG. 17(a). As a result, fine space patterns 42 shown in FIG. 17(c) are formed in the negative resist 39 by the edge parts of the phase shift layers 7a.
Next, prior to making the second exposure, a negative resist 40 is formed on the entire top surface of the wafer 5, similarly as in the case shown in FIG. 12(c), and the negative resist 40 is patterned by the second exposure using the phase shift reticle 6b shown in FIG. 16(b). As a result, fine space patterns 43 shown in FIG. 16(c) are formed in the negative resist 40 by the edge parts of the phase shift layers 7b.
The fine space patterns 42 and the fine space patterns 43 intersect, and thus, a fine rectangular hole 41 is formed at each intersection of the fine space patterns 42 and 43. In this embodiment, the fine rectangular holes 41 are simultaneously formed with the arrangement shown in FIG. 16(d). In other words, by forming the zigzag along the edge part of the phase shift layer 7b, it becomes possible to arbitrarily set the positional relationships of the fine rectangular holes 41, and various positional relationships other than that shown in FIG. 15(d) becomes possible.
Next, a description will be given of an eighth embodiment of the pattern exposing method according to the present invention, by referring to FIG. 17.
In this embodiment, a phase shift reticle 6a which is shown in a plan view in FIG. 17(a) is used for the first exposure. This phase shift reticle 6a is made up of a glass substrate 2a, and a plurality of square phase shift layers 7a arranged at predetermined intervals on the glass substrate 2a.
Then, a phase shift reticle 6b which is shown in a plan view in FIG. 17(b) is used for the second exposure. This phase shift reticle 6b is made up of a glass substrate 2b, and a plurality of square phase shift layers 7b arranged in a checker board pattern on the glass substrate 2b. The square phase shift layers 7b are arranged so that edge parts of the square phase shift layers 7b are perpendicular to edge parts of the square phase shift layers 7a of the phase shift reticle 6a.
Next, prior to making the second exposure, a negative resist 40 is formed on the entire top surface of the wafer 5, similarly as in the case shown in FIG. 12(c), and the negative resist 40 is patterned by the second exposure using the phase shift reticle 6b shown in FIG. 17(b). As a result, fine space patterns 43 shown in FIG. 17(c) are formed in the negative resist 40 by the edge parts of the phase shift layers 7b.
The fine space patterns 42 and the fine space patterns 43 intersect, and thus, a fine rectangular hole 41 is formed at each intersection of the fine space patterns 42 and 43. In this embodiment, the fine rectangular holes 41 are simultaneously formed with the arrangement shown in FIG. 17(d). In other words, by appropriately selecting the shape of the edge part of the phase shift layers 7a and 7b, it becomes possible to arbitrarily set the positional relationships of the fine rectangular holes 41, and various positional relationships other than that shown in FIG. 15(d) becomes possible.
Next, a description will be given of a ninth embodiment of the pattern exposing method according to the present invention, by referring to FIGS. 18 and 19.
In this embodiment, a phase shift reticle 6 which is shown in a plan view in FIG. 18(a) is used for the first exposure. This phase shift reticle 6 is made up of a glass substrate 2, and a plurality of zigzag (or sawtooth shaped) phase shift layers 7 extending parallel to each other on the glass substrate 2.
Then, the same phase shift reticle 6 shown in FIG. 18(a) is used for the second exposure by shifting the position of the phase shift reticle 6 in the X direction from the position of the phase shift reticle 6 at the time of the first exposure, as shown in FIG. 18(b). When the phase shift reticle 6 is shifted in this manner, the edge parts of the phase shift layers 7 during the first exposure intersect perpendicularly to the edge parts of the phase shift layers 7 during the second exposure.
Prior to making the first exposure, a negative resist 39 is formed on the wafer 5, similarly as in the case shown in FIG. 12(b), and the negative resist 39 is patterned by the first exposure using the phase shift reticle 6 shown in FIG. 18(a). As a result, fine space patterns 42a shown in FIG. 19(a) are formed in the negative resist 39 by the edge parts of the phase shift layers 7.
Next, prior to making the second exposure, a negative resist 40 is formed on the entire top surface of the wafer 5, similarly as in the case shown in FIG. 12(c). In addition, the same phase shift reticle 6 shown in FIG. 18(a) is shifted in the X direction by a predetermined distance by moving the X-Y stage which carries the wafer 5 and forms a part of the exposure apparatus, for example. As a result, the position of the phase shift reticle 6 which is used for the second exposure is relatively shifted with respect to the position of the phase shift reticle 6 which is used for the first exposure, as shown in FIG. 18(b). In FIG. 18(b), the position of the phase shift reticle 6 used during the first exposure is indicated by a dotted line. Therefore, when the negative resist 40 is patterned by the second exposure using the phase shift reticle 6 shown in FIG. 18(a) which is shifted in position relative to the phase shift reticle 6 used during the first exposure, fine space patterns 42b shown in FIG. 19(a) are formed in the negative resist 40 by the edge parts of the phase shift layers 7.
The fine space patterns 42a and the fine space patterns 42b intersect, and thus, a fine rectangular hole 41 is formed at each intersection of the fine space patterns 42a and 42b. In this embodiment, the fine rectangular holes 41 are simultaneously formed with the arrangement shown in FIG. 19(b). In other words, by appropriately selecting the shape of the edge part of the phase shift layers 7 and appropriately shifting the position of the phase shift reticle 6 between the first and second exposures, it becomes possible to arbitrarily set the positional relationships of the fine rectangular holes 41, and various positional relationships other than that shown in FIG. 15(d) becomes possible.
According to this embodiment, there is an additional advantage in that the plurality of fine rectangular holes 41 can be formed simultaneously using only one kind of phase shift reticle 6. As a result, there is no need to change the phase shift reticle 6 between the first and second exposures, and the throughput of the lithography process is improved compared to the other embodiments.
In the fourth through ninth embodiments, it is of course not essential for the edge part of the phase shift layer of the phase shift reticle which is used during the first exposure to intersect perpendicularly to the edge part of the phase shift layer of the phase shift reticle which is used during the second exposure. As long as the edge parts intersect, it is possible to form a fine hole. In other words, it is possible to form fine holes having an arbitrary shape other than the rectangular shape.
Therefore, according to the fourth through ninth embodiments, it is possible to form an extremely fine hole which exceeds the resolution limit of the imaging optical system and could not be formed by the conventional techniques. The contrast is particularly good according to these embodiments, because one resist layer is formed exclusively for each exposure. In other words, if a single resist layer were subjected to both the first and second exposures, the contrast of the hole which is formed would deteriorate by approximately 50%, and the edges of the formed hole would become rounded. However, such a contrast deterioration will not occur according to these embodiments, and it is possible to form a fine hole having the designed shape with a high accuracy.
Next, a description will be given of a tenth embodiment of the pattern exposing method according to the present invention, by referring to FIG. 20. In this embodiment and the embodiments described hereafter, elements such as the wafer are not shown, but the same reference numerals will be used as in the previously described embodiments.
This embodiment forms a T-shaped pattern on the wafer 5. First, a positive resist 39 is formed on the wafer 5, and a phase shift reticle 6 having a phase shift layer (phase shift pattern) 7 as shown in a plan view of FIG. 20(A) is used for the first exposure. The phase shift layer 7 of the phase shift reticle 6 includes a narrow part 7A. This narrow part 7A has a width such that the patterns generated by the edge part of the narrow part 7A overlap and form a single line pattern.
The positive resist 39 at parts other than the periphery of the phase shift layer 7 is exposed by the first exposure, and a resist pattern 42 shown in FIG. 20(B) is formed on the wafer 5.
Then, a reticle 14 having an opening 16 in a light blocking layer 18 thereof as shown in FIG. 20(C) is used for the second exposure.
After the second exposure, the positive resist 39 is developed, thereby forming a T-shaped resist pattern 42A on the wafer 5 as shown in FIG. 20(D). A resist pattern 42B which is indicated by a dotted line in FIG. 20(D) and is exposed during the first exposure is completely removed after the second exposure and the developing process.
The reticle 6 used in this embodiment forms an embodiment of a mask according to the present invention. This reticle 6 includes the phase shift pattern 7 which is used to form a narrow line pattern by the edge part thereof, and the narrow part 7A which is used to form a line pattern which is wider than that of the line pattern formed by the phase shift pattern 7. In other words, the phase shift pattern which uses the concept described above with reference to FIG. 2 and the phase shift pattern which uses the concept described above with reference to FIG. 4 coexist on the reticle 6.
If the line width of the phase shift pattern 7 which has a relatively large area in FIG. 20(A) were made narrow as in the case of the narrow part 7A, it would become unnecessary to form by the T-shaped resist pattern by two independent exposures. However, the resolution of the pattern which is formed by the edge part of the phase shift pattern does not improve if the width of the phase shift pattern is narrow. This is the reason why the first and second exposures are made in this embodiment. For example, if the i-line is used as the exposure light and the numerical aperture NA of the optical system is 0.5, for example, the resolution of the pattern formed by the edge part of the phase shift pattern is 0.2 μm. However, the resolution of the phase shift pattern which is only 0.15 μm and narrow, for example, is only 0.35 μm. Even if the width of the phase shift pattern is further reduced, the contrast would only deteriorate and the pattern which should be black would become gray. Therefore, the use of this embodiment of the mask, that is, the reticle 6 shown in FIG. 20(A), is extremely useful in forming fine resist patterns.
Next, a description will be given of an eleventh embodiment of the pattern exposing method according to the present invention, by referring to FIG. 21.
This embodiment forms a piled brick pattern on the wafer 5. First, a negative resist 39 is formed on the wafer 5, and a phase shift reticle 6 having phase shift layers (phase shift patterns) 7 as shown in a plan view of FIG. 21(A) is used for the exposure. The phase shift layer 7 of the phase shift reticle 6 includes a narrow part 7A. This narrow part 7A has a width such that the patterns generated by the edge part of the narrow part 7A overlap and form a single line pattern. In addition, an interval 7B is provided between adjacent phase shift patterns 7 so that the patterns generated by the edge parts of the adjacent phase shift patterns 7 overlap and form a single line pattern.
The resist 39 at parts other than the periphery of the phase shift layers 7 is exposed by the exposure, and a resist pattern 42 shown in FIG. 21(B) is formed on the wafer 5 after a developing process is carried out because the negative resist 9 is used in this embodiment.
The reticle 6 used in this embodiment also includes the phase shift pattern 7 which is used to form a narrow line pattern by the edge part thereof, and the narrow part 7A which is used to form a line pattern which is wider than that of the line pattern formed by the phase shift pattern 7. In other words, the phase shift pattern which uses the concept described above with reference to FIG. 2 and the phase shift pattern which uses the concept described above with reference to FIG. 4 coexist on the reticle 6.
Next, a description will be given of a twelfth embodiment of the pattern exposing method according to the present invention, by referring to FIG. 22.
This embodiment forms a curved piled brick pattern on the wafer 5. First, a negative resist 39 is formed on the wafer 5, and a phase shift reticle 6 having phase shift layers (phase shift patterns) 7 as shown in a plan view of FIG. 22(A) is used for the exposure. The phase shift layer 7 of the phase shift reticle 6 includes a narrow part 7A. This narrow part 7A has a width such that the patterns generated by the edge part of the narrow part 7A overlap and form a single line pattern. In addition, an interval 7B is provided between adjacent phase shift patterns 7 so that the patterns generated by the edge parts of the adjacent phase shift patterns 7 overlap and form a single line pattern.
The resist 39 at parts other than the periphery of the phase shift layers 7 is exposed by the exposure, and a resist pattern 42 shown in FIG. 22(B) is formed on the wafer 5 after a developing process is carried out because the negative resist 39 is used in this embodiment.
The resist patterns formed by the eleventh and twelfth embodiments are particularly suited for use during the production process of a dynamic random access memory (DRAM), because the DRAM has active regions having the patterns shown in FIG. 22(B), for example.
In the eleventh and twelfth embodiments, if the widths of the narrow part 7A and the interval 7B between the adjacent phase shift patterns 7 respectively are 0.15 μm, the i-line is used as the exposure light and the numerical aperture NA of the optical system is 0.5, the width of the resist pattern 42 becomes 0.35 μm. The upper limit of the widths of the narrow part 7A and the interval 7B in this case are 0.3 μm, and the width of the resist pattern 42 for this upper limit value is 0.5 μm. If the widths of the the narrow part 7A and the interval 7B are greater than 0.3 μm, two peaks would exist in the corresponding light intensity distribution and the intended pattern cannot be obtained by the phase shift.
According to the tenth through twelfth embodiments of the pattern exposing method the present invention and the embodiment of the mask according to the present invention, it is possible to form resist patterns having various kinds of shapes by use of the reticle 6 on which the phase shift pattern which uses the concept described above with reference to FIG. 2 and the phase shift pattern which uses the concept described above with reference to FIG. 4 coexist.
Of course, in each of the embodiments described above, it is possible to selectively use positive and negative resists depending on the desired resist pattern which is to be formed on the wafer. In addition, the first and second exposures may use opposite types of resists depending on the resist pattern which is to be formed.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4869999 *Aug 10, 1987Sep 26, 1989Hitachi, Ltd.Method of forming pattern and projection aligner for carrying out the sameUS5134058 *Oct 31, 1990Jul 28, 1992Samsung Electronics Co., Ltd.Method for forming a fine pattern on a semiconductor having a step thereinEP0394425A1 *Oct 26, 1989Oct 31, 1990The Marconi Company LimitedAircraft landing approach systemEP0433467A1 *Dec 18, 1989Jun 26, 1991International Business Machines CorporationFabrication of complementary patterns for exposing semiconductor chips with self-supporting masksEP0464492A1 *Jun 20, 1991Jan 8, 1992Matsushita Electronics CorporationA photomask used by photolithography and a process of producing the sameJPH01248150A * Title not availableJPS5656632A * Title not availableJPS6015928A * Title not availableJPS56165325A * Title not available* Cited by examinerNon-Patent CitationsReference1"0.2 μm or Less i-Line Lithography by Phase-Shifting-Mask Technology", Jinbo et al., International Electron Devices Meeting, 1990, pp. 825-828.2 *0.2 m or Less i Line Lithography by Phase Shifting Mask Technology , Jinbo et al., International Electron Devices Meeting, 1990, pp. 825 828.3 *Japanese Journal of Applied Physics, vol. 30, No. 5, May 1991, Tokyo, Japan, pp. 1131 1136, XP263716 Toshihiko Tanaka et al. A Novel Optical Lithography Technique using the Phase Shifter Fringe.4Japanese Journal of Applied Physics, vol. 30, No. 5, May 1991, Tokyo, Japan, pp. 1131-1136, XP263716 Toshihiko Tanaka et al. A Novel Optical Lithography Technique using the Phase-Shifter Fringe.5 *Patent Abstracts of Japan, vol. 13, No. 586 (P 982) 3934 , Dec. 25, 1989, & JP A 1 248150, Oct. 3, 1989.6Patent Abstracts of Japan, vol. 13, No. 586 (P-982) [3934], Dec. 25, 1989, & JP-A-1-248150, Oct. 3, 1989.7 *Patent Abstracts of Japan, vol. 6, No. 52 (E 100) 930 , Apr. 7, 1982, & JP A 56 165325, Dec. 18, 1981.8Patent Abstracts of Japan, vol. 6, No. 52 (E-100) [930], Apr. 7, 1982, & JP-A-56-165325, Dec. 18, 1981.9 *Patent Abstracts of Japan, vol. 9, No. 126 (E 318) 1849 , May 31, 1985, & JP A 60 15928, Jan. 26, 1985.10Patent Abstracts of Japan, vol. 9, No. 126 (E-318) [1849], May 31, 1985, & JP-A-60-15928, Jan. 26, 1985.* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS5487963 *Aug 26, 1994Jan 30, 1996Sony CorporationPhase shifting mask wherein light transmitted through second transmission areas intensifies light through first transmission areasUS5578421 *Apr 7, 1995Nov 26, 1996Hitachi, Ltd.Photomask and pattern forming method employing the sameUS5656400 *Aug 20, 1996Aug 12, 1997Hitachi, Ltd.Photomask and pattern forming method employing the sameUS5851703 *Aug 1, 1997Dec 22, 1998Hitachi, Ltd.Photomask and pattern forming method employing the sameUS5858580 *Sep 17, 1997Jan 12, 1999Numerical Technologies, Inc.Phase shifting circuit manufacture method and apparatusUS5897975 *Nov 28, 1995Apr 27, 1999Hyundai Electronics Industries Co., Ltd.Phase shift mask for formation of contact holes having micro dimensionUS5925578 *Dec 13, 1996Jul 20, 1999Hyundai Electronics Industries Co., Ltd.Method for forming fine patterns of a semiconductor deviceUS6013398 *Nov 10, 1998Jan 11, 2000Hitachi, Ltd.Photomask and pattern forming method employing the sameUS6087074 *Jul 23, 1999Jul 11, 2000Hitachi, Ltd.Photomask and pattern forming method employing the sameUS6124081 *Oct 7, 1997Sep 26, 2000Mitsubishi Denki Kabushiki KaishaMethod of forming a resist patternUS6153357 *Jul 17, 1997Nov 28, 2000Hitachi, Ltd.Process for fabricating semiconductor integrated circuit device, and exposing system and mask inspecting method to be used in the processUS6165692 *Aug 19, 1997Dec 26, 2000Kabushiki Kaisha ToshibaMethod for manufacturing a semiconductor device and an exposure mask used thereforUS6228539Jan 12, 1999May 8, 2001Numerical Technologies, Inc.Phase shifting circuit manufacture method and apparatusUS6258493Jul 17, 2000Jul 10, 2001Numerical Technologies, Inc.Phase shifting circuit manufacture method and apparatusUS6258513May 23, 2000Jul 10, 2001Hitachi, Ltd.Photomask and pattern forming method employing the sameUS6335128Sep 28, 1999Jan 1, 2002Nicolas Bailey CobbMethod and apparatus for determining phase shifts and trim masks for an integrated circuitUS6383718Jun 29, 2001May 7, 2002Hitachi, Ltd.Photomask and pattern forming method employing the sameUS6420074Dec 7, 2000Jul 16, 2002Numerial Technologies, Inc.Phase shifting circuit manufacture method and apparatusUS6436590Apr 20, 2001Aug 20, 2002Numerical Technologies, Inc.Phase shifting circuit manufacture method and apparatusUS6455205Dec 13, 2001Sep 24, 2002Nicolas Bailey CobbMethod and apparatus for determining phase shifts and trim masks for an integrated circuitUS6503666Sep 26, 2000Jan 7, 2003Numerical Technologies, Inc.Phase shift masking for complex patternsUS6523165Jul 13, 2001Feb 18, 2003Numerical Technologies, Inc.Alternating phase shift mask design conflict resolutionUS6524752Sep 26, 2000Feb 25, 2003Numerical Technologies, Inc.Phase shift masking for intersecting linesUS6539521Sep 29, 2000Mar 25, 2003Numerical Technologies, Inc.Dissection of corners in a fabrication layout for correcting proximity effectsUS6541165Sep 26, 2000Apr 1, 2003Numerical Technologies, Inc.Phase shift mask sub-resolution assist featuresUS6551750Mar 16, 2001Apr 22, 2003Numerical Technologies, Inc.Self-aligned fabrication technique for tri-tone attenuated phase-shifting masksUS6553560May 31, 2001Apr 22, 2003Numerical Technologies, Inc.Alleviating line end shortening in transistor endcaps by extending phase shiftersUS6566019Apr 25, 2001May 20, 2003Numerical Technologies, Inc.Using double exposure effects during phase shifting to control line end shorteningUS6566023May 24, 2002May 20, 2003Numerical Technology, Inc.Phase shifting circuit manufacture method and apparatusUS6569583Jun 6, 2001May 27, 2003Numerical Technologies, Inc.Method and apparatus for using phase shifter cutbacks to resolve phase shifter conflictsUS6584610Mar 29, 2001Jun 24, 2003Numerical Technologies, Inc.Incrementally resolved phase-shift conflicts in layouts for phase-shifted featuresUS6593038Jun 6, 2001Jul 15, 2003Numerical Technologies, Inc.Method and apparatus for reducing color conflicts during trim generation for phase shiftersUS6605481Mar 8, 2002Aug 12, 2003Numerical Technologies, Inc.Facilitating an adjustable level of phase shifting during an optical lithography process for manufacturing an integrated circuitUS6610449Aug 20, 2002Aug 26, 2003Numerical Technologies, Inc.Phase shift masking for “double-T” intersecting linesUS6622288Mar 29, 2001Sep 16, 2003Numerical Technologies, Inc.Conflict sensitive compaction for resolving phase-shift conflicts in layouts for phase-shifted featuresUS6635393Mar 23, 2001Oct 21, 2003Numerical Technologies, Inc.Blank for alternating PSM photomask with charge dissipation layerUS6653026Dec 20, 2000Nov 25, 2003Numerical Technologies, Inc.Structure and method of correcting proximity effects in a tri-tone attenuated phase-shifting maskUS6664009Jul 27, 2001Dec 16, 2003Numerical Technologies, Inc.Method and apparatus for allowing phase conflicts in phase shifting mask and chromeless phase edgesUS6681379Nov 15, 2001Jan 20, 2004Numerical Technologies, Inc.Phase shifting design and layout for static random access memoryUS6684382Aug 31, 2001Jan 27, 2004Numerical Technologies, Inc.Microloading effect correctionUS6698007Oct 9, 2001Feb 24, 2004Numerical Technologies, Inc.Method and apparatus for resolving coloring conflicts between phase shiftersUS6704921Apr 3, 2002Mar 9, 2004Numerical Technologies, Inc.Automated flow in PSM phase assignmentUS6721938Feb 25, 2002Apr 13, 2004Numerical Technologies, Inc.Optical proximity correction for phase shifting photolithographic masksUS6728946Oct 31, 2000Apr 27, 2004Franklin M. SchellenbergMethod and apparatus for creating photolithographic masksUS6733929Feb 6, 2002May 11, 2004Numerical Technologies, Inc.Phase shift masking for complex patterns with proximity adjustmentsUS6733953Mar 14, 2002May 11, 2004Renesas Technology Corp.Photomask and pattern forming method employing the sameUS6735752Sep 10, 2001May 11, 2004Numerical Technologies, Inc.Modifying a hierarchical representation of a circuit to process features created by interactions between cellsUS6738958Sep 10, 2001May 18, 2004Numerical Technologies, Inc.Modifying a hierarchical representation of a circuit to process composite gatesUS6757886Nov 13, 2001Jun 29, 2004International Business Machines CorporationAlternating phase shift mask design with optimized phase shapesUS6777141Sep 16, 2002Aug 17, 2004Numerical Technologies, Inc.Phase shift mask including sub-resolution assist features for isolated spacesUS6785879Jun 11, 2002Aug 31, 2004Numerical Technologies, Inc.Model-based data conversionUS6787271Feb 28, 2002Sep 7, 2004Numerical Technologies, Inc.Design and layout of phase shifting photolithographic masksUS6811935Sep 5, 2002Nov 2, 2004Numerical Technologies, Inc.Phase shift mask layout process for patterns including intersecting line segmentsUS6818385Jan 13, 2003Nov 16, 2004Numerical Technologies, Inc.Phase shifting circuit manufacture method and apparatusUS6821689Sep 16, 2002Nov 23, 2004Numerical TechnologiesUsing second exposure to assist a PSM exposure in printing a tight space adjacent to large featureUS6852471Oct 5, 2001Feb 8, 2005Numerical Technologies, Inc.Exposure control for phase shifting photolithographic masksUS6859918Dec 6, 2002Feb 22, 2005Numerical TechnologiesAlleviating line end shortening by extending phase shiftersUS6866971Nov 14, 2002Mar 15, 2005Synopsys, Inc.Full phase shifting mask in damascene processUS6901575Dec 5, 2001May 31, 2005Numerical Technologies, Inc.Resolving phase-shift conflicts in layouts using weighted links between phase shiftersUS6978436Jun 7, 2002Dec 20, 2005Synopsys, Inc.Design data format and hierarchy management for phase processingUS6981240Jan 10, 2003Dec 27, 2005Synopsys, Inc.Cutting patterns for full phase shifting masksUS7028285Jun 7, 2002Apr 11, 2006Synopsys, Inc.Standard cell design incorporating phase informationUS7083879Aug 17, 2001Aug 1, 2006Synopsys, Inc.Phase conflict resolution for photolithographic masksUS7115344Feb 13, 2004Oct 3, 2006Renesas Technology Corp.Photomask and pattern forming method employing the sameUS7122281Nov 14, 2002Oct 17, 2006Synopsys, Inc.Critical dimension control using full phase and trim masksUS7132203Apr 6, 2004Nov 7, 2006Synopsys, Inc.Phase shift masking for complex patterns with proximity adjustmentsUS7165234May 12, 2004Jan 16, 2007Synopsys, Inc.Model-based data conversionUS7169515Apr 29, 2004Jan 30, 2007Synopsys, Inc.Phase conflict resolution for photolithographic masksUS7174531Mar 26, 2004Feb 6, 2007Schellenberg Franklin MCreating photolithographic masksUS7178128Oct 15, 2002Feb 13, 2007Synopsys Inc.Alternating phase shift mask design conflict resolutionUS7216331Nov 3, 2004May 8, 2007Synopsys, Inc.Resolving phase-shift conflicts in layouts using weighted links between phase shiftersUS7236916Sep 9, 2003Jun 26, 2007Synopsys, Inc.Structure and method of correcting proximity effects in a tri-tone attenuated phase-shifting maskUS7281226Feb 27, 2003Oct 9, 2007Synopsys, Inc.Incrementally resolved phase-shift conflicts in layouts for phase-shifted featuresUS7348108Sep 10, 2004Mar 25, 2008Synopsys, Inc.Design and layout of phase shifting photolithographic masksUS7350181Mar 25, 2004Mar 25, 2008Kabushiki Kaisha ToshibaSet of masks, method of generating mask data and method for forming a patternUS7422841May 7, 2004Sep 9, 2008Synopsys, Inc.Exposure control for phase shifting photolithographic masksUS7435513Sep 10, 2004Oct 14, 2008Synopsys, Inc.Design and layout of phase shifting photolithographic masksUS7500217Mar 17, 2005Mar 3, 2009Synopsys, Inc.Handling of flat data for phase processing including growing shapes within bins to identify clustersUS7534531Jan 13, 2005May 19, 2009Synopsys, Inc.Full phase shifting mask in damascene processUS7585595Aug 17, 2004Sep 8, 2009Synopsys, Inc.Phase shift mask including sub-resolution assist features for isolated spacesUS7629109Apr 7, 2008Dec 8, 2009Synopsys, Inc.Exposure control for phase shifting photolithographic masksUS7659042Jul 31, 2008Feb 9, 2010Synopsys, Inc.Full phase shifting mask in damascene processUS7827518Jun 20, 2007Nov 2, 2010Synopsys, Inc.Incrementally resolved phase-shift conflicts in layouts for phase-shifted featuresUS8091046Jan 31, 2008Jan 3, 2012Kabushiki Kaisha ToshibaSet of masks, method of generating mask data and method for forming a patternUS8312396Nov 4, 2011Nov 13, 2012Kabushiki Kaisha ToshibaSet of masks, method of generating mask data and method for forming a patternUS8977989Jan 12, 2009Mar 10, 2015Synopsys, Inc.Handling of flat data for phase processing including growing shapes within bins to identify clustersWO1998012605A1 *Sep 18, 1997Mar 26, 1998Numerical Tech IncPhase shifting circuit manufacture method and apparatus* Cited by examinerClassifications U.S. Classification430/5, 430/326, 430/312, 430/394, 430/325International ClassificationG03F1/00, G03F7/00, G03F7/20Cooperative ClassificationG03F1/26, G03F1/144, G03F7/0035, G03F7/2022, G03F1/34, G03F7/70283, G03F7/70466European ClassificationG03F1/26, G03F1/34, G03F7/70J8, G03F7/70F14, G03F7/20B, G03F7/00R, G03F1/14GLegal EventsDateCodeEventDescriptionApr 21, 2006FPAYFee paymentYear of fee payment: 12Apr 18, 2002FPAYFee paymentYear of fee payment: 8May 4, 1998FPAYFee paymentYear of fee payment: 4Sep 3, 1992ASAssignmentOwner name: FUJITSU LIMITED, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:NAKAGAWA, KENJI;KANAZAWA, MASAO;HARUKI, TAMAE;AND OTHERS;REEL/FRAME:006260/0632Effective date: 19920827RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services