Source: http://www.google.com/patents/US20030064607?dq=60/310,746
Timestamp: 2014-07-24 04:34:21
Document Index: 198954420

Matched Legal Cases: ['art 100', 'art 100', 'art 100', 'art 100', 'art 100', 'art 100', 'art 300', 'art 300', 'art 300', 'art 300', 'art 300', 'art 300']

Patent US20030064607 - Method for improving nucleation and adhesion of CVD and ALD films deposited ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign in<nobr>Advanced Patent Search</nobr>PatentsA method to improve nucleation and/or adhesion of a CVD or ALD-deposited film/layer onto a low-dielectric constant (low-k) dielectric layer, such as a polymeric dielectric or a carbon-doped oxide. In an embodiment, the method includes providing a substrate into a deposition chamber. A dielectric layer...http://www.google.com/patents/US20030064607?utm_source=gb-gplus-sharePatent US20030064607 - Method for improving nucleation and adhesion of CVD and ALD films deposited onto low-dielectric-constant dielectricsAdvanced Patent SearchPublication numberUS20030064607 A1Publication typeApplicationApplication numberUS 09/968,212Publication dateApr 3, 2003Filing dateSep 29, 2001Priority dateSep 29, 2001Also published asCN1324162C, CN1522313A, EP1432842A2, US6605549, US20030205823, WO2003029514A2, WO2003029514A3Publication number09968212, 968212, US 2003/0064607 A1, US 2003/064607 A1, US 20030064607 A1, US 20030064607A1, US 2003064607 A1, US 2003064607A1, US-A1-20030064607, US-A1-2003064607, US2003/0064607A1, US2003/064607A1, US20030064607 A1, US20030064607A1, US2003064607 A1, US2003064607A1InventorsJihperng Leu, Chih-I Wu, Ying Zhou, Grant KlosterOriginal AssigneeJihperng Leu, Chih-I Wu, Ying Zhou, Grant KlosterExport CitationBiBTeX, EndNote, RefManReferenced by (53), Classifications (22), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetMethod for improving nucleation and adhesion of CVD and ALD films deposited onto low-dielectric-constant dielectricsUS 20030064607 A1Abstract A method to improve nucleation and/or adhesion of a CVD or ALD-deposited film/layer onto a low-dielectric constant (low-k) dielectric layer, such as a polymeric dielectric or a carbon-doped oxide. In an embodiment, the method includes providing a substrate into a deposition chamber. A dielectric layer having a reactive component is formed over the substrate. The formed dielectric layer having the reactive component is then processed to produce polar groups or polar sites at least on a surface of the formed dielectric layer. The present invention forms a low-k organic polymer dielectric layer or an organic-doped oxide dielectric layer having improved nucleation and/or adhesion properties for a subsequently deposited layer such as a barrier material layer. Images(6) Claims(24)
DETAILED DESCRIPTION OF THE INVENTION [0011] A method to improve nucleation and/or adhesion of a CVD or ALD-deposited film/layer onto a low-dielectric constant (low-k) dielectric layer, such as a polymeric dielectric or a carbon-doped oxide, is described. With this process, the low-k dielectric layer can be modified without affecting other integrated circuit manufacture processes such as etch and chemical mechanical polishing (CMP). [0012] The present invention forms a low-k organic polymer dielectric layer or an organic-doped oxide dielectric layer having improved nucleation and/or adhesion properties for a subsequently deposited layer such as a barrier material layer. Si�OH or polar surface chemistry has been identified by inventors of method discussed therein as the critical parameter to enhance nucleation and/or adhesion of CVD or ALD-deposited barrier material layer(s) or other material layers onto low-k dielectrics, specifically carbon-doped oxide and polymeric dielectrics. This finding is supported by inventors' data showing good titanium nitride (TiN) nucleation and deposition onto silicon-containing poly(phenylene), which has 2-3 atom percent (at. %) Si in precursor solution matrix and SiO2 with correlation to Si�OH content. [0013] While the discussion included therein makes particular reference to a method for improving nucleation and adhesion of a CVD or ALD-deposited barrier film/layer onto a low-k dielectric material layer, the method of this invention is not so limited. As discussed below, the method of this invention is useful to other IC manufacture applications, including for example high-k gate dielectric layer deposition (e.g. aluminum oxide (Al2O3), tantalum pentoxide (Ta2O5), hafnium pentoxide (Hf2O5) material layers), and high-k capacitor dielectric layer deposition (e.g. Ta2O5, barium strontium titanate (BaSrTiO3 or BST)) using CVD or ALD deposition techniques. [0014] In the following detailed description, numerous specific details are set forth in order to provide a more thorough understanding of the present invention. However, it will be apparent to those skilled in the art to which this invention pertains that the present invention may be practiced without these specific details. In other instances, well-known devices, methods, procedures, and individual components have not been described in detail so as not to unnecessarily obscure aspects of the present invention. [0015] Referring to the drawings, where like elements are designated by like reference numerals, embodiments of the present invention for improving nucleation and adhesion of a CVD or ALD-deposited film/layer, such as barrier layer, onto a low-k dielectric layer are illustrated by FIGS. 1 through 4. [0016]FIG. 1 represents generally the process according to this invention for improving nucleation and adhesion of a CVD or ALD-deposited film/layer on a low-k organic polymer dielectric layer, on an organic-doped silicon dioxide dielectric layer, or on other dielectric layers known in the art, for example high-k gate dielectric layers or DRAM capacitor dielectric layer. FIGS. 2a-2 c are schematic cross-sectional views illustrating a substrate processed according to the process embodiment shown in FIG. 1. [0017] With reference to FIGS. 1 and 2a, the method of this invention generally starts by providing a substrate 10 into a deposition chamber of a system typically used in integrated circuit (IC) manufacture (block 110 of process chart 100 of FIG. 1). Suitable substrate materials for the present invention include, but are not limited to, low-k dielectric materials such as low-k polymeric dielectrics or organic-containing silicon dioxide or carbon-doped oxide (CDO) dielectric. Other substrate materials, such as silicon and compositions containing silicon, and other substrate materials known in the art of IC manufacture are also within the scope of this invention. Substrate 10 may be bare or may have metallic lines, transistors or other circuitry already fabricated below the substrate/wafer surface 11 according to conventional IC fabrication techniques. [0018] Continuing with reference to FIGS. 1 and 2a, with the substrate 10 in the deposition chamber, a dielectric layer 12 having a reactive component 20 therewith is formed over the substrate 10 (block 120 of chart 100 in FIG. 1). Reactive component 20 may include any component that produces or enhances the generation of polar groups or polar sites on the formed dielectric layer 12. In one embodiment, the reactive component 20 is added to a precursor solution 22 used in forming the dielectric layer 12. The precursor solution 22 with the reactive component 20 is then deposited over the substrate 10 using a chemical vapor deposition (CVD) process, an atomic vapor deposition (ALD) process or alike to form the dielectric layer 12. Alternatively, to minimize the impact on dielectric constant, instead of adding the reactive component 20 to the precursor solution 22 matrix, the reactive component 20 may be deposited onto the surface of the already formed dielectric layer 12. The thickness 13 of the dielectric film 12 formed on substrate 10 may vary depending on the type of integrated circuit (IC) being manufactured, processing preferences, etc., but typically the thickness 13 may range from about 500 angstroms (Å) to about 50,000 Å and preferably about 2,000-20,000 Å. [0019] In one embodiment, dielectric layer 12 is formed over substrate 10 using conforming CVD techniques in which solutions having the reactive component 20 and precursors such as tetramethylcyclotetrasiloxane for CDO, silane for CDO, hexafluoropropylene oxide for poly(tetraluoroethylene), zirconium acetylacetonates (and other metal acetylacetonates) for high k dielectrics, or tetraethoxyhafniate (and other metal alkoxides) for high k dielectrics, are deposited over substrate 10 at a temperature in a range of approximately 150� C. to 400� C. and a pressure range of about 1 torr to 5 torr. [0020] Dielectric layer 12 may be formed from low-k dielectric materials, such as low-k polymeric dielectrics or organic-containing silicon dioxide or carbon-doped oxide dielectric. Alternatively, dielectric layer 12 may be formed from a high-k gate dielectric material such as aluminum oxide (Al2O3), tantalum pentoxide (Ta2O5), hafnium pentoxide (Hf2O5), etc. In another embodiment, dielectric layer 12 may be formed from a high-k capacitor dielectric material such as Ta2O5, barium strontium titanate (BaSrTiO3 or BST), etc. The formed dielectric layer practiced with this invention may be an inter layer dielectric (ILD) layer, an inter metal dielectric (IMD) layer, a premetal dielectric, or any type of dielectric layer used in the manufacture of integrated circuits. Typically, the formed dielectric layers are applied onto wafer substrates, which are to be processed into an integrated circuit (IC) or another microelectronic device. The wafer/substrate may or may not have a circuit pattern on its surface. [0021] Reactive components 20 that may be used in this invention include, but are not limited to, components that contain a polar terminating group, a silicon �(Si�) containing group, or a phenolic group. By adding a reactive component 20 to the precursor solution 22, or alternatively onto formed dielectric layer 12 material that has non-polar bonds at one side and polar bonds at the other, surface polar groups or sites could be increased in a way that is analogous to forming phospho-lipid bi-layers and self-assembled micelles. The non-polar component of the reactive component 20 will be attracted to and embedded in the bulk of the organic polymer or organic-doped oxide. The polar groups will preferentially orient to the surface of the organic polymer or organic-doped oxide. [0022] In one embodiment of the invention, reactive components 20 added to precursor solution 22 matrix, or alternatively onto formed dielectric layer 12, may include organosilanols and silanols such as trimethyl silanol, triphenyl silanol, etc. The organic portion of organosilanols and silanols provides the necessary solubility into the bulk of the organic polymer or organic-doped oxide while the polar Si�OH bonds would orient towards the surface to aid or enhance nucleation of subsequently deposited material layers, including for example nucleation of a barrier material layer. Stated another way, organosilanols with general chemical formula of �(R2Si)nOH, where R represents organic groups such as alkyls, aromatics, olefins, are one class of reactive component 20 molecules that can be added to the precursor solution 22 matrix, or alternatively onto formed dielectric layer 12. Since R (i.e., alkyls, aromatics, olefins) is compatible with the polymer interlayer dielectric matrix, �SiOH groups will tend to segregate at the surface and provide nucleation sites. Subsequent treatment with electron beam, or O2, N2 0, H2 plasma may be applied to further increase the surface SiOH. [0023] In another embodiment, siloxanes �(R2SiO)�n) and organosilanes �(R2Si)�n, such as hexamethyl disiloxane, hexamethyl disilane, trimethyl silane, etc., may be added as reactive components 20 to the precursor solution 22, or alternatively onto formed dielectric layer 12, to form Si�OH groups during processing. Siloxanes and organosilanes can be readily converted to �Si�OH groups by processing/treating the formed dielectric layer 12 using a plasma treatment process, such as O2, N2 0 or H2 plasma treatment process (as detailed in the following section). [0024] In another embodiment, organo-silicon halides with general formula of �(R2Si)nX(X═Cl, F, Br) may be added as reactive components 20 to the precursor solution 22, or alternatively onto formed dielectric layer 12, to form Si�OH groups during processing. Exposed Si�X groups are generally converted to Si�OH through reaction with moisture. In one embodiment, the reaction (R2Si)nX+H2O→(R2Si)n�OH+HX may be performed using water vapor treatment at a pressure of above 10−6 torr and a temperature range from above room temperature to about 400� C. In an alternate embodiment, the reaction (R2Si)nX+H2O→(R2Si)n�OH+HX may be performed by reacting with a basic solution (such as NH4OH, KOH, NaOH) having a pH level of above 8 and at a temperature in a range of 25-100� C. [0025] Creating or producing polar groups is not limited to using a reactive component 20 containing silicon molecules. For example, in another embodiment, a phenolic component may be added as a reactive component 20 to the precursor solution 22, or alternatively onto formed dielectric layer 12, to enhance barrier nucleation. The phenolic compounds refer to polymers having generally a structure of Ar�OH where Ar� represents aromatic polymers. In one exemplary embodiment, a layer of the phenolic polymers having a thickness in a range of about 10-100 Å may be deposited onto the surface of low k dielectric layer 12. [0026] In yet another embodiment, a small amount of polarity could be added as side-chains in an organic polymer, eliminating the requirement to add a second component to the solution. [0027] With reference to FIGS. 1 and 2b, as set forth in block 130 of chart 100 of FIG. 1, after of dielectric layer 12 having a reactive component 20 is formed on substrate 10, the method generally continues by processing/treating the formed dielectric layer 12 having the reactive component 20 to produce, generate or enhance the generation of polar groups or polar sites 30 at least on the surface 14 of the formed dielectric layer 12. Processing the formed dielectric layer 12 may be performed using a wet or dry chemical treatment process, a plasma treatment process, an electron beam treatment process, or other processes known in the art that produce or enhance the generation of, polar groups 30 or polar sites 30 at least on the surface 14 of the formed dielectric layer 12. The processed dielectric layer 12 a has improved nucleation and/or adhesion properties or characteristics that advantageously benefit subsequently-deposited material layers, e.g. barrier material layers, ultimately leading to improved IC devices. [0028] In one embodiment, processing the formed dielectric layer 12 with the reactive component 20 (process block 130 in FIG. 1) may be done by using a wet chemical treatment technique where the surface 14 of formed dielectric layer 12 is treated with an alkaline solution, for example potassium hydroxide (KOH) or sodium hydroxide (NaOH), to increase the number of Si�OH, C�OH, or C(O)�OH groups. Wet chemical treatment techniques are well known in the art and have been used, for example, for metallization of polyimide substrates. [0029] In a second embodiment, processing the formed dielectric layer 12 with the reactive component 20 (process block 130 in FIG. 1) may be performed by treating, e.g. exposing, the surface 14 of the dielectric layer 12 to electron beam radiation under conditions sufficient to enhance nucleation. Dielectric layer 12 formed on substrate 10 may be treated with, e.g. exposed to electron beams in any deposition/processing chamber having a means for providing electron beam radiation to substrates placed therein. The number of Si�OH groups 30 on the surface of organosiloxanes is increased in a controlled fashion by varying the electron beam flux and energy. The increased polarity of the dielectric layer surface 14 should result in increased nucleation for a subsequently deposited metal barrier layer. [0030] The chamber pressure during electron beam processing (block 130 of chart 100 in FIG. 1) may range from about 10 millitorr to about 50 torr. The chamber temperature during electron beam processing may range from about 35� C. to about 450� C., and preferably about 400� C. The time period of electron beam exposure will be dependent upon the strength of the beam dosage applied to the substrate and the beam current density. One of ordinary skill in the art can readily optimize the conditions of exposure to get the claimed results, but generally the exposure will range from about 1 minute to about 120 minutes, and preferably from an electron beam dose of about 10 to about 500 microcoulombs per square cm (μC/cm2), preferably from about 20 to about 300 μC/cm2. The accelerating voltage of the electron beam may range from about 0.5 to about 20 KeV, and preferably from about 3 KeV. The dose and accelerating voltage selected will be proportional to the degree and depth of the desired surface modification respectively. In one exemplary embodiment, a substrate 10 having a carbon doped oxide (CDO) dielectric layer 12 with a reactive component 20 formed thereon is processed in a chamber at a temperature of about 400� C., using an electron beam dose of about 20 μC/cm2, where the acceleration voltage of the electron beam is about 3 KeV. [0031] In a third embodiment, processing the formed dielectric layer 12, e.g. low-k polymeric dielectric layer, with the reactive component 20 (process block 130 in FIG. 1) may performed using a plasma treatment, e.g. O2, N2O, or H2 plasma treatment, which are well known in the art. The O2 and N2O plasmas could replace the C�H or Si�H bonds at the low-k dielectric layer surface 14 and generate Si�OH and C�OH groups 30, which is key for depositing metal or metallic compounds, such as TiN barrier, using ALD techniques. Using an H2 plasma-based reactive pre-clean process on carbon-doped oxide (CDO) dielectric layer surface increases the Si�OH group at the surface by striping off hydrophobic groups (like methyl groups). The plasma treatment may be performed either in situ, e.g. in the same chamber used for deposition of thin dielectric layer 12, or alternatively in a system, or tool, other then the apparatus used for deposition of dielectric layer 12. In an exemplary plasma treatment process, the plasma treatment may be performed at a temperature ranging from about minus (−) 25� C. to about 425� C., at a pressure of about 0.1 to 20 torr, with an O2, N2 or N2O flow between about 100 to 2,000 standard liters per minute (SLM), at a power of about 10 to 3000 watts, at a frequency range of about 350 KHz to 2.45 GHz. [0032] With reference now to FIGS. 1 and 2c, as set forth in block 140 of chart 100 of FIG. 1, following dielectric layer treatment, the method continues by forming another material layer 15, e.g. a barrier material layer 15, over the treated dielectric layer 12 a having polar groups/polar site 30, e.g. Si�OH or C�OH groups 30 at least at the surface 14 of the treated dielectric layer 12 a. Forming another material layer 15, e.g. barrier material layer 15, over the dielectric layer 12 a is generally done using conforming CVD or ALD processes, or any deposition process known in the art. [0033] Generally, ALD processes proceed by chemisorption at the deposition surface 14 of the treated dielectric layer 12 a. The technique of ALD is based on the principle of the formation of a saturated monolayer of reactive precursor molecules by chemisorption. In an embodiment, barrier material layer 15 is formed by alternately introducing, e.g. pulsing, precursors over treated dielectric layer 12 a into the ALD deposition chamber maintained at a process temperature in a range of approximately 150-400� C. and preferably about 350� C., and pressure of about 1-5 torr, preferably about 1 torr. Each introduction, e.g. injection pulse, of a precursor is separated by an inert gas purge, e.g. nitrogen (N2) purge. Each precursor injection provides a new atomic layer additive to previous deposited layers to form a uniform layer of a solid film. The cycle is repeated until the desired barrier layer/film 15 thickness is reached. [0034] In an exemplary barrier material ALD process, a titanium nitride (TiN) layer 15 is formed over the treated dielectric layer 12 a by alternatively depositing TDMAT (tetradimethylaminotitanium) and NH3 precursors over the treated dielectric layer 12 a. The deposition rate of ALD TiN layer 15 is about 10 Å per minute. In an embodiment, the ALD process temperature and pressure are about 380� C. and 1 torr, respectively. One of ordinary skill in the art can readily modify the above processing conditions to get the claimed results. The thickness 16 of the TiN layer 15 formed may vary depending on the type of integrated circuit (IC) being manufactured, processing preferences, etc., but typically the thickness 16 may range from about 50 angstroms (Å) to about 1,000 Å and preferably about 10-100 Å. [0035] Continuing with FIG. 1, next, the method continues by performing any remaining process steps needed to complete the IC fabrication (block 150 of chart 100 in FIG. 1). These steps may include but are not limited to forming, patterning, annealing, etc. of additionally formed conductive and insulating material layers, which are well known in the art. [0036] Turning now to FIG. 3 and FIGS. 4a-4 d, an embodiment of a process according to this invention to improve nucleation and adhesion of a film/layer, such as a barrier layer, deposited onto low-k dielectric layer of a copper damascene structure is shown in FIG. 3, while FIGS. 4a-4 d are schematic cross-sectional views illustrating a substrate processed according to the process embodiment shown in FIG. 3. [0037] With reference to FIG. 3 and FIG. 4a, in an embodiment of the present invention, an exemplary semiconductor substrate structure 40 having a previously deposited insulating dielectric layer 55 and an electrically-conductive pathway 47, for example a metallization structure or metallic line 47, on its surface 41 is provided into a deposition chamber (block 310 of chart 300 in FIG. 2). Metallic layer 47 is representative of one of the metal layers in a multiple metal level semiconductor device and may be manufactured of a copper metal, a copper alloy, or any other materials used in the art of metal interconnects. Dielectric layer 55 may be a low-k dielectric material layer, a high k dielectric material layer, or combinations thereof. Dielectric layer 55 may have an etch stop/diffusion barrier layer (not shown), such as a silicon nitride or silicon carbide layer on its top or upper surface. Suitable substrate materials for the present invention include, but are not limited to, low-k dielectric materials such as low-k polymeric dielectrics or organic-containing silicon dioxide or carbon-doped oxide (CDO) dielectric. Other substrate materials, such as silicon and compositions containing silicon, and other substrate materials known in the art of IC manufacture are also within the scope of this invention. [0038] As discussed above, although in this embodiment, substrate 40 has a metalization structure 47 thereon, it should be noted that when practicing this invention, the wafer/substrate may or may not have a metalization structure, e.g. circuit pattern, on its surface. [0039] With reference to FIG. 3 and FIG. 4b, according to an embodiment of this invention, with the substrate 40 in the deposition chamber, a dielectric layer 42 having a reactive component 20 therewith is formed over substrate 40, dielectric layer 55, and the metalization structure 47 (block 320 of chart 300 in FIG. 3). Reactive component 20 may include any component that produces or enhances the generation of polar groups or polar sites on the formed dielectric layer 42. As discussed above, the reactive component 20 may be added to a precursor solution used in forming the dielectric layer 42. The precursor solution with the reactive component 20 is then deposited over substrate 40 using a CVD process, an ALD process, or other suitable deposition processes known in the art. Alternatively, reactive component 20 may be deposited onto the formed dielectric layer 42 and thus not added to the precursor matrix used to form dielectric layer 42. [0040] In one embodiment of the invention, reactive components 20 may include organosilanols and silanols such as trimethyl silanol, triphenyl silanol, etc. The organic portion of organosilanols and silanols provides the necessary solubility into the bulk of the organic polymer or organic-doped oxide while the polar Si�OH bonds would orient towards the surface to aid or enhance nucleation of subsequently deposited material layers, including for example nucleation of a barrier material layer. In another embodiment, siloxanes and organosilanes such as hexamethyl disiloxane, hexamethyl disilane, trimethyl silane, etc., may be added as reactive components 20 to the precursor solution to form Si�OH groups during processing. In yet another embodiment, organo-silicon halides with general formula of �(R2Si)nX(X═Cl, F, Br) may be added as reactive components 20 to the precursor solution to form Si�OH groups during processing. In another embodiment, a phenolic component may be added as a reactive component 20 to the precursor solution to enhance barrier nucleation. In yet another embodiment, a small amount of polarity could be added as side-chains in an organic polymer, eliminating the requirement to add a second component to the solution. [0041] Dielectric layer 42 formed over substrate 40 is deposited using conforming CVD or ALD techniques as previously discussed above for forming dielectric layer 12. Dielectric layer 42 may be formed from low-k dielectric materials, such as low-k polymeric dielectrics or organic-containing silicon dioxide or carbon-doped oxide dielectric. As stated above, for alternative IC device embodiments, dielectric layer 42 may be formed from a high-k gate dielectric material such as aluminum oxide (Al2O3), tantalum pentoxide (Ta2O5), hafnium pentoxide (Hf2O5), etc. In another embodiment, dielectric layer 42 may be formed from a high-k capacitor dielectric material such as Ta2O5, barium strontium titanate (BaSrTiO3 or BST), etc. The thickness 43 of the formed inter metal dielectric layer/film 42 may vary depending on the type of integrated circuit (IC) being manufactured, processing preferences, etc., but typically the thickness 43 may range from about 500 angstroms (Å) to about 50,000 Å and preferably about 2,000-20,000 Å. [0042] It is understood that structure 40 is only a portion of many structures present on a semiconductor wafer. In the embodiment shown in FIG. 4b, trenches 49 a and 49 b are patterned in structure 40, and specifically in the formed dielectric layer 42 using well known techniques such as etching. A via opening 48 is also patterned in the dielectric layer 42 under trench 49 b for interconnection to the lower metal layer 47. Structure 40 or similar can be fabricated utilizing single or dual damascene processes known in the art. [0043] With reference to FIGS. 3 and 4c, as set forth in block 330 of chart 300 of FIG. 3, after of dielectric layer 42 having a reactive component 20 is formed and patterned on substrate 40, the method generally continues by processing the formed dielectric layer 42 having the reactive component 20 to produce, generate or enhance the generation of polar groups or polar sites 30 at least on the surface 44 of the formed dielectric layer 42. Processing the formed dielectric layer 42 may be performed using a wet or dry chemical treatment process, an electron beam treatment process, or a plasma treatment process as discussed in detail above. The treated dielectric layer 42 a has improved nucleation and/or adhesion properties or characteristics that advantageously benefit subsequently-deposited material layers, e.g. barrier material layers, ultimately leading to improved IC devices. [0044] With reference now to FIGS. 3 and 4d, in an exemplary dual damascene process, as set forth in block 340 of chart 300 of FIG. 3, following dielectric layer treatment, the method continues by forming another material layer 45, e.g. a barrier material layer 45, over the treated dielectric layer 42 a having polar groups/polar site 30, e.g. Si�OH or C�OH groups 30 at least at the surface 44 of the treated dielectric layer 42 a. Barrier layer 45 is formed not only over the treated dielectric layer 42 a but also in the trench openings 49 a, 49 b and via opening 48 so that the barrier layer 45 overlies the ILD layer 42 and lines the inside of the trenches 49 a, 49 b and via 48 (as illustrated in FIG. 4d). Barrier layers, such as barrier layer 45, are typically used with metal interconnect material to optimize performance of the metal interconnects and to prevent diffusion of the metal interconnect material into the substrate. [0045] Barrier layer 45 may be formed of tantalum (Ta), tantalum nitride (TaN), titanium (Ti), titanium nitride (TiN), tungsten nitride (WN), tungsten-tantalum (WTa), tantalum silicon nitride, or other ternary compounds. However, it is appreciated that other materials can be used for barrier layer 45 in the practice of the present invention. The barrier layer 45 is formed using known film deposition techniques, such as CVD and ALD discussed in detail above. Barrier layer 45 may also be formed using physical vapor deposition, electrolytic plating, or electroless plating techniques. [0046] In an exemplary barrier material ALD process, a titanium nitride (TiN) layer 45 is formed over the treated dielectric layer 42 a by alternatively depositing TDMAT (tetradimethylaminotitanium) and NH3 precursors over the treated dielectric layer 42 a. The deposition rate of ALD TiN layer 45 is about 10 Å per minute. In an embodiment, the ALD process temperature and pressure are about 380� C. and 1 torr, respectively. One of ordinary skill in the art can readily modify the above processing conditions to get the claimed results. The thickness 46 of the TiN layer 45 formed may vary depending on the type of integrated circuit (IC) being manufactured, processing preferences, etc., but typically the thickness 46 may range from about 50 angstroms (Å) to about 1,000 Å and preferably about 10-100 Å. [0047] With reference to FIGS. 3 and 4e, as set forth in block 350 of chart 300 in FIG. 3, next, the exemplary dual damascene metallization process continues by performing remaining fabrication blocks. The process typically may include forming a metal seed layer 50, such as a copper-seed layer 50, over the barrier layer 45 that overlies the treated ILD layer 42 a and lines the inside of the trenches 49 a, 49 b and via 48. Metal seed layer 50 may be deposited or formed using metals, metal alloys, metal compounds, multiple layers of metal stack or any substrates where a metal that is to be used to form the interconnects in the trench and the via can nucleate and grow. Generally, the metal seed layer 50 is made of a metal or metal alloy and may include, but is not limited to, copper, copper alloy, nickel, silver, gold, and cobalt. [0048] The metal seed layer 50 may be deposited/formed using a directional deposition technique. Directional deposition techniques, which are known in the art, include collimated sputtering, plasma enhanced chemical vapor deposition, and ionized physical vapor deposition with or without bias voltage. Generally, seed layer 50 is deposited to a thickness in the range of approximately 1000-3000 Å. In an embodiment, seed layer 50 is deposited to a thickness of about 2000 Å. [0049] Continuing with reference to FIGS. 3 and 4e, the process continues by electrolytic/electroless plating of a conductive material on substrate 40. Prior to electrolytic/electroless plating of a conductive material, however, the metal seed layer 50 is generally physical or chemical treated to form a passivation layer (not shown) on substrate 40. The substrate 40 having a passivation layer (not shown) formed over the barrier layer 50 is then thermally annealed to eliminate the passivation layer and any other contaminants accumulated on the surface of the substrate. Passivating the metal seed layer 50 may be done in-situ or ex-situ using liquid media such as acids, bases, solvents, and di-ionized water, or may be done using a chemically active or inert gas, such as argon (Ar), helium (He), oxygen (O2), hydrogen (H2), H2 and He, H2 and nitrogen (N2), H2 and Ar, etc. at a range of temperatures and concentrations known in the art. Generally, annealing the metal seed layer 50 having a passivating layer (not shown) thereon is done by flowing forming gas comprising 95%/5% N2 to H2 into a seed anneal chamber or alike at a temperature of about 250� C. for about 30 seconds and then cooling the substrate in forming gas at a temperature of about 15-20� C. for about 25 seconds. In one embodiment, N2 is provided into the anneal chamber at a flow rate of about 19 standard liters per minute (slm), while H2 is provided into the anneal chamber at a flow rate of about 1 slm. [0050] Following the metal seed anneal procedure, the process continues by performing electroless or electrolytic plating of substrate structure 40 to deposit a conductive material 52, e.g. metal or alloy, into trenches 49 a, 49 b, via 48 and overburden 53 of the substrate structure 40 (block 350 of chart 300 in FIG. 3). The deposited conductive material will form a metal interconnect 54 for interconnection to the lower metal layer 47. Electroless and electrolytic plating processes that may be used to form metal interconnect 54 are known in the art. Electrolytic plating includes deposition of metal from an electrolyte solution by cathodic reduction. Electroless plating includes deposition of metal from the electrolyte by chemical reduction. The reducing agent (e.g. Red) in the electrolyte is the source of the electrons. Electrolytic- or electroless-depositing a conductive material into trenches 49 a, 49 b, via 48 and overburden 53 of the substrate structure 40 to form a metal interconnect may be done using a solution of copper sulfate (resulting in a copper plating), silver nitrate (resulting in a silver plating) or gold cyanide (resulting in a gold plating). [0051] By way of example, in an electroless copper plating process, the substrate structure/wafer 40 is exposed to a first plating solution by means such as immersion of the substrate structure/wafer 40 into a plating bath, or by spraying the plating solution onto the structure/wafer 40. The first plating solution is an aqueous solution of an acid such as hydrofluoric acid or sulfuric acid, and a metal salt or complex that is soluble in the acid used. A redox reaction occurs between the metal ions in the solution, e.g., cupric ions (Cu2+) and a reducing agent leading to reduction of the metal ions and subsequent plating onto the copper seed layer 50. The reaction typically proceeds at room temperature for a period of time until the conductive interconnect/level is formed. Time and temperature may be adjusted as necessary to affect the rate of the reaction, and is known in the art. [0052] Following electroless or electrolytic plating of substrate structure 40, a chemical-mechanical polishing (CMP) process or a chemical etch removal process may be performed. CMP or chemical etch removal polishes away or removes the excess metal, e.g. copper, metal-seed material, and barrier layer material above the ILD layer 42 a, so that the only copper and barrier layer material left will be in trenches 49 a, 49 b and via 48. [0053] A method to improve nucleation and adhesion of a CVD and ALD-deposited film/layer, such as barrier layer, onto a low dielectric-constant dielectric material layer has been described. Although specific embodiments, including specific parameters, methods, and materials have been described, various modifications to the disclosed embodiments will be apparent to one of ordinary skill in the art upon reading this disclosure. Therefore, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention and that this invention is not limited to the specific embodiments shown and described. Referenced byCiting PatentFiling datePublication dateApplicantTitleUS6620741 *Jun 10, 2002Sep 16, 2003Intel CorporationMethod for controlling etch bias of carbon doped oxide filmsUS6716707 *Mar 11, 2003Apr 6, 2004Intel CorporationMethod for making a semiconductor device having a high-k gate dielectricUS6723581 *Oct 21, 2002Apr 20, 2004Agere Systems Inc.Semiconductor device having a high-K gate dielectric and method of manufacture thereofUS6890813 *Jan 6, 2003May 10, 2005Intel CorporationPolymer film metalizationUS6936551 *May 1, 2003Aug 30, 2005Applied Materials Inc.Methods and apparatus for E-beam treatment used to fabricate integrated circuit devicesUS7018469Sep 23, 2003Mar 28, 2006Micron Technology, Inc.Atomic layer deposition methods of forming silicon dioxide comprising layersUS7060638Mar 23, 2004Jun 13, 2006Applied MaterialsMethod of forming low dielectric constant porous filmsUS7094713 *Jun 2, 2004Aug 22, 2006Novellus Systems, Inc.Methods for improving the cracking resistance of low-k dielectric materialsUS7166531Jan 31, 2005Jan 23, 2007Novellus Systems, Inc.VLSI fabrication processes for introducing pores into dielectric materialsUS7176144Feb 23, 2004Feb 13, 2007Novellus Systems, Inc.Plasma detemplating and silanol capping of porous dielectric filmsUS7202166Aug 3, 2004Apr 10, 2007Asm America, Inc.Surface preparation prior to deposition on germaniumUS7208325 *Jan 18, 2005Apr 24, 2007Applied Materials, Inc.Refreshing wafers having low-k dielectric materialsUS7208389Sep 26, 2003Apr 24, 2007Novellus Systems, Inc.Method of porogen removal from porous low-k films using UV radiationUS7226876May 11, 2005Jun 5, 2007Applied Materials, Inc.Method of modifying interlayer adhesionUS7241704Aug 27, 2004Jul 10, 2007Novellus Systems, Inc.forming precursor film on substrate, film comprising a porogen and a structure former, wherein the structure former has one or more carbon-carbon double or triple bonds and porogen has at least one bulky organic functional group and porogen precursor is a polyfunctional cyclic non-aromatic compoundUS7253125Apr 16, 2004Aug 7, 2007Novellus Systems, Inc.Method to improve mechanical strength of low-k dielectric film using modulated UV exposureUS7256139 *Jan 28, 2005Aug 14, 2007Applied Materials, Inc.Methods and apparatus for e-beam treatment used to fabricate integrated circuit devicesUS7265061Mar 11, 2004Sep 4, 2007Novellus Systems, Inc.Method and apparatus for UV exposure of low dielectric constant materials for porogen removal and improved mechanical propertiesUS7326444Sep 14, 2004Feb 5, 2008Novellus Systems, Inc.Methods for improving integration performance of low stress CDO filmsUS7341761Mar 11, 2004Mar 11, 2008Novellus Systems, Inc.Methods for producing low-k CDO filmsUS7381644Dec 23, 2005Jun 3, 2008Novellus Systems, Inc.Pulsed PECVD method for modulating hydrogen content in hard maskUS7381662Mar 14, 2006Jun 3, 2008Novellus Systems, Inc.Methods for improving the cracking resistance of low-k dielectric materialsUS7390537Feb 27, 2004Jun 24, 2008Novellus Systems, Inc.Methods for producing low-k CDO films with low residual stressUS7390756 *Apr 28, 2005Jun 24, 2008Micron Technology, Inc.Atomic layer deposited zirconium silicon oxide filmsUS7419903Apr 13, 2005Sep 2, 2008Asm International N.V.Thin filmsUS7422774Mar 9, 2005Sep 9, 2008Applied Materials, Inc.Chemical vapor deposition; low dielectric constant (k); delivering a gas mixture comprising one or more organosilicon compounds and one or more hydrocarbon compounds having at least one cyclic group to a substrate surface at deposition conditions sufficient to deposit a non-cured filmUS7473653Jun 18, 2007Jan 6, 2009Novellus Systems, Inc.Forming precursor film on substrate, film comprising a porogen and a structure former, wherein the structure former has one or more carbon-carbon double or triple bonds and porogen has at least one bulky organic functional group and porogen precursor is a polyfunctional cyclic non-aromatic compoundUS7476627May 9, 2006Jan 13, 2009Asm America, Inc.Surface preparation prior to depositionUS7498242Feb 21, 2006Mar 3, 2009Asm America, Inc.Plasma pre-treating surfaces for atomic layer depositionUS7510982Jun 6, 2005Mar 31, 2009Novellus Systems, Inc.Creation of porosity in low-k films by photo-disassociation of imbedded nanoparticlesUS7563728Feb 26, 2007Jul 21, 2009Applied Materials, Inc.Methods of modifying interlayer adhesionUS7622162Jun 7, 2007Nov 24, 2009Novellus Systems, Inc.Using ultraviolet radiation to modify shallow trench isolation (STI) film tensile stress to generate channel strain without adversely impacting the efficiency of the transistor fabrication process; high density plasma chemical vapor deposition of silicon oxide; transistors with higher switching speedsUS7622400 *May 18, 2004Nov 24, 2009Novellus Systems, Inc.Method for improving mechanical properties of low dielectric constant materialsUS7659206Feb 21, 2006Feb 9, 2010Applied Materials, Inc.Removal of silicon oxycarbide from substratesUS7695982Apr 19, 2007Apr 13, 2010Applied Matreials, Inc.Refurbishing a wafer having a low-k dielectric layerUS7737525Nov 7, 2007Jun 15, 2010Novellus Systems, Inc.Method for producing low-K CDO filmsUS7799680Jan 9, 2007Sep 21, 2010Asm America, Inc.Surface preparation prior to deposition on germaniumUS7799705Jan 5, 2009Sep 21, 2010Novellus Systems, Inc.Methods for producing low stress porous low-k dielectric materials using precursors with organic functional groupsUS7892985Nov 15, 2005Feb 22, 2011Novellus Systems, Inc.Method for porogen removal and mechanical strength enhancement of low-k carbon doped silicon oxide using low thermal budget microwave curingUS7923376Mar 30, 2006Apr 12, 2011Novellus Systems, Inc.Method of reducing defects in PECVD TEOS filmsUS7923385Jun 5, 2009Apr 12, 2011Novellus Systems, Inc.Methods for producing low stress porous and CDO low-K dielectric materials using precursors with organic functional groupsUS7960294Jul 21, 2009Jun 14, 2011Applied Materials, Inc.Method of modifying interlayer adhesionUS7981791Aug 29, 2008Jul 19, 2011Asm International N.V.Thin filmsUS8083963Apr 3, 2007Dec 27, 2011Applied Materials, Inc.Removal of process residues on the backside of a substrateUS8110493Mar 14, 2008Feb 7, 2012Novellus Systems, Inc.Pulsed PECVD method for modulating hydrogen content in hard maskUS8536073Jul 11, 2012Sep 17, 2013Novellus Systems, Inc.Hardmask materialsUS8569166Jun 3, 2011Oct 29, 2013Applied Materials, Inc.Methods of modifying interlayer adhesionUS8765221 *Sep 14, 2012Jul 1, 2014Tokyo Electron LimitedFilm forming method and film forming apparatusUS20110318915 *Sep 1, 2011Dec 29, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Process to make high-k transistor dielectricsUS20130017328 *Sep 14, 2012Jan 17, 2013Tokyo Electron LimitedFilm forming method and film forming apparatusUS20130127057 *Jan 18, 2013May 23, 2013Callie A. SchiefferSeed layer passivationWO2005033359A2 *Sep 8, 2004Apr 14, 2005Micron Technology IncAtomic layer deposition methods of forming silicon dioxide comprising layersWO2006091510A1 *Feb 21, 2006Aug 31, 2006Asm IncPlasma pre-treating surfaces for atomic layer deposition* Cited by examinerClassifications U.S. Classification438/780, 438/781, 257/E21.295, 438/240, 257/E21.576International ClassificationH01L21/768, C23C16/02, H01L21/3205Cooperative ClassificationH01L21/32051, H01L21/76874, H01L21/76826, H01L21/76843, H01L21/76825, C23C16/02, H01L21/76873European ClassificationH01L21/768B8P, H01L21/768B8D, H01L21/768C3S2, H01L21/768C3B, H01L21/768C3S4, H01L21/3205M, C23C16/02Legal EventsDateCodeEventDescriptionFeb 10, 2011FPAYFee paymentYear of fee payment: 8Feb 9, 2007FPAYFee paymentYear of fee payment: 4Jan 25, 2002ASAssignmentOwner name: INTEL CORPORATION, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEU, JIHPERNG;WU, CHIH-I;ZHOU, YING;AND OTHERS;REEL/FRAME:012565/0008Effective date: 20011115Owner name: INTEL CORPORATION 2200 MISSION COLLEGE BLVD.SANTAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEU, JIHPERNG /AR;REEL/FRAME:012565/0008RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google