Source: http://www.google.com/patents/US5343438?dq=6,123,819
Timestamp: 2014-07-13 14:34:11
Document Index: 126859315

Matched Legal Cases: ['art 40', 'art 40', 'art 40', 'art 40', 'art 40', 'art 40', 'art 40', 'art 40', 'art 40', 'art 40', 'arts 92', 'art 92', 'art 92', 'art 92', 'art 110', 'art 110', 'art 110', 'art 110']

Patent US5343438 - Semiconductor memory device having a plurality of row address strobe signals - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign in<nobr>Advanced Patent Search</nobr>PatentsThe present invention relates to a semiconductor memory device, and more particularly to a dynamic random access memory for accomplishing high speed data access by supplying a plurality of row address strobe signals to a chip. A plurality of row address strobe signals are supplied to a plurality of pins,...http://www.google.com/patents/US5343438?utm_source=gb-gplus-sharePatent US5343438 - Semiconductor memory device having a plurality of row address strobe signalsAdvanced Patent SearchPublication numberUS5343438 APublication typeGrantApplication numberUS 08/009,475Publication dateAug 30, 1994Filing dateFeb 1, 1993Priority dateJan 31, 1992Fee statusPaidAlso published asCN1075025A, CN1078378C, DE69229104D1, DE69229104T2, EP0553547A2, EP0553547A3, EP0553547B1Publication number009475, 08009475, US 5343438 A, US 5343438A, US-A-5343438, US5343438 A, US5343438AInventorsYun-ho Choi, Dae-Je Chin, Ejaz U. Haq, Soo-In ChoOriginal AssigneeSamsung Electronics Co., Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (6), Referenced by (50), Classifications (12), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetSemiconductor memory device having a plurality of row address strobe signalsUS 5343438 AAbstract The present invention relates to a semiconductor memory device, and more particularly to a dynamic random access memory for accomplishing high speed data access by supplying a plurality of row address strobe signals to a chip. A plurality of row address strobe signals are supplied to a plurality of pins, and each row address strobe signal is sequentially supplied with an active signal during a data access operation. Therefore, data in a plurality of memory cell arrays is accessed during one access cycle time. Thus, since a large number of random data are provided, the data access time decreases and the performance of a system can be greatly improved.
What is claimed is: 1. A dynamic random access memory (DRAM) comprising:a plurality of memory array groups each having a number of memory cells organized in a row and column matrix form; a plurality of row address strobe signal input terminals being the same in number as the number of said plurality of memory array groups for receiving row address strobe signals and supplying said row address strobe signals to said memory array groups; a clock signal input terminal for receiving a clock signal from the exterior and supplying said clock signal to said memory array groups; and output means for successively generating data synchronized with said clock signal from a memory array group corresponding to an active cycle of said row address strobe signals sequentially activated. 2. The DRAM as in claim 1, wherein a data access operation is performed even if one row address strobe signal among said plurality of row address strobe signals is supplied with a precharge signal.
3. A DRAM comprising:a plurality of memory array groups each having a plurality of memory cells with a row and column matrix form; a plurality of strobe signal input terminals being the same in number as the number of said plurality of memory array groups for receiving respective first strobe signals and for supplying said first strobe signals to corresponding ones of said memory array groups; and a clock signal input terminal for receiving a clock signal from the exterior and supplying said clock signal to said memory array groups, said first strobe signals being synchronized with said clock signal and sequentially activated in a given order, a first one of said first strobe signals initiating a first data read operation in connection with a first one of said memory array groups when said first one of said first strobe signals is activated, a second one of said first strobe signals initiating a second data read operation in connection with a second one of said memory array groups during a subsequent clock cycle when said second one of said first strobe signals is activated, each of said first and second data read operations being preceded by a first and second precharge operation respectively, said second precharge operation occurring during an inactive state of said first one of said strobe signals in anticipation of said second data read operation. 4. The DRAM as in claim 3, wherein said first strobe signals are row address strobe signals.
5. A dynamic random access memory (DRAM) comprising:a plurality of memory array groups each having a number of memory cells; a plurality of strobe signals being the same in number as the number of said plurality of memory array groups, said strobe signals supplied to said memory array groups; a clock signal from the exterior supplied to said memory array groups; and means for successively accessing said memory cells synchronized with said clock signal from a memory array group corresponding to an active cycle of said strobe signals sequentially activated. 6. The DRAM as in claim 5, wherein a memory cell access operation is performed even if one strobe signal among said plurality of strobe signals is supplied with a precharge signal.
The present invention relates to a semiconductor memory device, and more particularly to a dynamic random access memory (DRAM) for driving a memory cell array by using a row address strobe signal.
Advances in semiconductor memory fabrication have significantly increased the degree of integration thereof. High speed access of the data within semiconductor memory has become strongly demanded. The data access is controlled by a central processing unit (CPU). Generally, in a DRAM, a data access operation is performed by synchronizing with a system clock generated in the system, i.e. external clock. As the clock speed of the system clock is increased, the data access speed of the DRAM chip should be increased to a speed corresponding to the speed of the system clock. It is not uncommon for a system clock to operate at 66 MHz (which means that a pulse period of the system clock is nano-seconds (ns)), and this will be increased in the future. The data access operation of the chip must be performed with a speed corresponding to the system clock speed. However, the data access operation of a contemporary semiconductor memory device can not keep up with the processing speed of current systems.
FIG. 1 shows the layout of a general DRAM chip. An array construction of FIG. 1 is divided into four memory arrays each having a number of sub-arrays Moreover, the array construction may be changed according to the degree of integration of the chip. Data in each sub-array is accessed by the system control signals. The control signals are executed through pins in the exterior of the array.
FIG. 2 is a diagram showing the connection pins of FIG. 1. A TTL (transistor-transistor logic circuit) level row address strobe signal RAS and a column address strobe signal CAS are controlled by the CPU of the system. It should be noted that the row address strobe signal RAS is connected to only one pin.
FIG. 3 is a block diagram illustrating a conventional data access circuit. A control & clock part 40 receives active low signals RAS, CAS and W from the chip exterior and outputs signals to a data input buffer 10, a sense amplifier & input/output gate 70, a data output buffer 80, a column decoder 60, an address counter 50, a row decoder 30 and an address buffer 20. The data input buffer 10 receives signals from the control & clock part 40 and signals DQ1-DQ4 from the chip exterior and outputs signals to the sense amplifier & input/output gate 70 as well as signals DQ1-DQ4 to the exterior of the chip. The address counter 50 receives a signal from the control & clock part 40 and outputs a signal to the row decoder 30. The data output buffer 80 receives a signal from the control & clock part 40, the sense amplifier & input/output gate 70 and signals DQ1-DQ4 from the chip exterior and outputs signals to the sense amplifier & input/output gate 70 and signals DQ1-DQ4 to the chip exterior. The column decoder 60 receives signals from the control & clock part 40 and the address buffer 20 and outputs signals to the sense amplifier & input/output gate 70. The address buffer receives address signals A0-A9 from the chip exterior, signals from the control & clock part 40 and the address counter 50 and outputs signals to the column decoder 60 and to the row decoder 30. The memory array receives signals from the row decoder 30 and the sense amplifier & input/output gate 70 and outputs signals to the sense amplifier & input/output gate 70.
In the construction of the DRAM shown in FIG. 1, a number of sub-arrays having a number of accessible memory cells with multiple rows and columns are provided depending on the integrated degree of the chip. In FIG. 3, a memory array 100 includes one sub-array or more. In the case of 4 Megabit DRAM, 16 megabit DRAM or more highly integrated semiconductor memory device, usually a number of sub-arrays are arranged within the memory array 100. In addition, a sense amplifier and a data line, etc. are separately provided and a buffer for simultaneously generating data to the exterior of the chip is provided. The operation of the circuit shown in FIG. 3 is described by way of a nibble mode example. The nibble mode is an operating cycle performing a page mode cycle at high speed in the operating mode of the DRAM. In the page mode a column address is not applied from the exterior, but incremented in the interior of the DRAM device.
An example of the timing of a nibble mode operation is shown in FIG. 4. The nibble mode is identical to the page mode except that a column address is not strobed, and the parts which are not strobed can be repeated at high speed. In the case of 16 megabit DRAM, an accessible memory cell with the nibble mode cycle is data of 4 bits. In FIG. 3, one row address strobe RAS, one column address strobe signal CAS, and a number of address lines A0 to A9 control the access of data respectively. A number of sub-arrays are activated when the row address strobe signal RAS goes to logic level "low" enabling the chip. Subsequently, data stored in the memory cell is read out to the exterior pins of the chip by a series of active cycles.
On the other hand, in order to read out new data having a different column address, a subsequent row address strobe signal RAS is set to logic level "high". Therefore, a data output chain is reset and a time interval t1 exists as shown in FIG. 4. Thereafter, the above-mentioned process is repeated by a logic level "low" row address strobe signal RAS. Thus, 4 bits of data are produced in response to the column address strobe signal RAS. While the row address strobe signal RAS is reset during the interval t1 (i.e. the signal RAS is precharged), output data is in a "don't care" state. After the signal RAS is activated 4 bits of data are produced.
In order to improve the performance of the system, a method for increasing the access speed of the DRAM, or another method for providing more random data during a given time should be implemented. However, methods for increasing the access speed have limitations given the current processes and design techniques. Further, the access speed of data is too slow with regards to the speeds of current CPUs. In the nibble mode, if a cycle time of the column address strobe signal CAS is 15 ns and that of the row address strobe signal RAS is 120 ns (in this case, a precharge time of the row address strobe signal RAS becomes 60 ns), data of 4 bits is produced during 60 ns and no data can be generated during the remaining 60 ns of the interval t1. Consequently, increases in the access speed of data has limitations, since data can not be generated during the precharge cycle.
SUMMARY OF THE INVENTION It is therefore an object of the present invention to provide a DRAM responsive to a high speed system clock supplied from the exterior of the DRAM.
It is another object of the present invention to provide a DRAM capable of successively supplying data within the different memory cell arrays to the exterior during one data access cycle.
It is a further object of the present invention to provide a DRAM capable of successively generating data produced from one memory cell array, and data produced from another memory cell array precharged when the memory cell array is in an active state and activated when the memory cell array is in a precharge state in response to the high speed system clock supplied from the exterior during one data access cycle.
In accordance with one aspect of the present invention, a DRAM comprises:
a plurality of memory array groups each having a number of memory cells with a row and column matrix form;
a plurality of first strobe signal input terminals having the same number with the plurality of memory array groups for receiving the first strobe signals;
a clock signal input terminal connected to receive a clock signal from the exterior; and
output means for successively generating data synchronized with the clock signal from the memory array group corresponding to an active cycle of the sequentially activated first strobe signals.
In accordance with another aspect of the present invention, a DRAM includes;
a plurality of memory array groups each having a plurality of memory cells with a row and column matrix form;
a plurality of first strobe signal input terminals having the same number with the plurality of memory array groups for receiving first strobe signals;
a clock signal input terminal for receiving a clock signal from the exterior; and
precharge means for sequentially activating the first strobe signals and for precharging bit lines of the memory array group corresponding to the first strobe signal of an inactive state.
Thus, the first strobe signals synchronized with the clock signal is sequentially supplied with a signal of a first level, the DRAM has a cycle for successively producing data of the plurality of memory array groups. Moreover, the first level is a level capable of activating a given signal, and the first strobe signal is a row address strobe signal. Further, the DRAM generate data of each memory cell array synchronized with a system clock at high speed.
BRIEF DESCRIPTION OF THE DRAWINGS These and other objects as well as the advantages and the features of the present invention will be more apparent from the detailed description of the preferred embodiment when taken in conjunction with the attached drawings, in which:
FIG. 1 is a diagram illustrating the construction of a general DRAM chip;
FIG. 2 is a diagram illustrating the connection pins of FIG. 1;
FIG. 3 is block diagram illustrating a conventional data access operation;
FIG. 4 is a timing chart of a data access operation of FIG. 3;
FIG. 5 is a block diagram illustrating a data access operation according to the present invention;
FIG. 6 is a diagram illustrating the connection of pins of a DRAM according to the present invention;
FIGS. 7A to 7D are block diagrams of each control signal of FIG. 5;
FIGS. 8A and 8B are diagrams illustrating the arrangement of sub-arrays;
FIG. 9 is a circuit diagram illustrating a data read route of FIG. 5; and
FIG. 10 is a timing chart of a data access operation of FIG. 5.
DETAILED DESCRIPTION OF THE INVENTION There is an tendency in highly integrated semiconductor memory devices that the number of pins included in one chip increases as the degree of integration of a semiconductor memory device is improved. It should be noted that as the integration density is improved, a DRAM in accordance with the present invention can be effectively operated. Furthermore, the number of external row address strobe signals and pins as input terminals corresponding thereof is determined by the arrangement of a memory array group included in one chip. It should be readily apparent that the signals shown in the figures are exemplary and could be either active low or active high.
The construction of the circuit shown in FIG. 5 is different from that shown in FIG. 3 in that a plurality of row address strobe signals RAS1 to RASi and an external system clock SYSC are supplied from the system and applied to a control & clock part 40. In addition, address lines Ao-Aj are shown instead of A0-A9.
FIG. 6 shows the connection pins corresponding to the signal lines shown in FIG. 5. The number of pins included in a semiconductor memory device increase according to the increase in the degree of integration. Therefore, the number of address lines A0 to Aj may be increased. Hence, the pins for receiving the row address strobe signals RAS1 to RASi receiving the external system clock SYSC should be provided.
Control signals of the control & clock part 40 of FIG. 5 are indicated in FIG. 7A. The row address strobe signals RAS1 to RASi (supplied from the exterior of the chip) are converted into signals φRAS1 to φRASi respectively. The external system clock SYSC is converted to an internal system clock φSYSC.
Control signals of the control & clock part 40 of FIG. 5 are indicated in FIG. 7A. The external row address strobe signals RAS1 to RASi (supplied from the exterior of the chip) are converted into internal signals φRAS1 to φRASi respectively. The external system clock SYSC (as an external signal) is converted to an internal system clock φSYSC signal.
FIG. 7B shows the address buffer 20 (shown in FIG. 5) which includes row and column address buffers 21 and 22 respectively. The address lines AO to Aj are supplied to both of the row and column address buffers 21 and 22. The row address buffer 21 is enabled when any one of the external row address strobe signals RAS1 to RASi is activated. A signal φBLSj (j=1-i) for selecting a desired sub-array is generated by the row address buffer 21 when activated.
The preferred embodiment of the DRAM shown in FIG. 7C requires a sub-array. A sub-array drive clock generating device (not shown) selects a given sub array from the number of sub arrays in the semiconductor memory device. A control device for simultaneously driving the sub-array drive clock generating device is necessary. The internal row address strobe signals φRAS1 to φRASi (produced by the control & clock part 40 shown FIG. 7A) are each applied to a corresponding sense amplifier & input/output (I/O) line enable clock generating circuit 91. The number of the sense amplifier & I/O line enable generating circuit 91 is determined by the number of the internal row address strobe signal lines φRAS1 to φRASi, (i.e. by the number of sub-array groups). FIG. 7c illustrates three such sub-array groups.
FIG. 7D shows that one of output signals φCSI1 to φCSIi of each sense amplifier & I/O line enable clock generating circuit 91 are supplied to corresponding sub-array select clock parts 92 to generate a sub-array select clock φSC. In more detail, each sub-array select clock part 92 receives the block select signal φBLSi (produced by the row address buffer 21 shown in FIG. 7B) and the output signals φCSI1 (produced by the sense amplifier & I/O line enable clock generating circuit 91) thereby producing the sub-array select clock φSC. The sense amplifier and I/O line enable clock generating circuit 91 (shown in FIG. 7C) and the sub array selection clock part 92 make up the sub array drive clock generating device. Each sub-array selection clock part 92 receives a corresponding output signal φCSI1 to φCSIi and φBLSi as shown. It will be readily appreciated that the number of sub-array select clock parts is determined by the number of sub-array groups. Three such sub-array groups are illustrated in FIG. 7D. The sub-array select clock φSCj (j=1-i) is a signal for driving a sense amplifier included in a selected sub-array, which will be described later on. Further, one sub-array select clock part has associated with it a further plurality of sub-array select clock circuits (not shown) and the number thereof is determined by the number of sub-arrays in one sub-array group.
FIG. 8A shows an exemplary case in which the sub-array in the memory array is arranged into two groups hereinafter used to demonstrate data access of a DRAM having a plurality of row address strobe signals. Two pins for receiving the two row address strobe signals are required, since two row address strobe signals should be applied. Each sub-array group preferably has a plurality of sub-arrays. In some cases, a sub-array group may have only one sub-array. In the preferred embodiment, two internal row address strobe signals φRAS1 and φRAS2 (after conversion from RAS1 to RASi respectively) activate or precharge the two sub-array groups:sub-array group 1 and sub-array group 2.
The configuration of sub-arrays adjacent to each other within a sub array group is shown in FIG. 8B. Row decoders 80 and 85 are situated above sub-array a and sub-array b, 81 and 86 respectively. A column decoder 83 is situated between sense amplifier and I/0 line 82 and 84 all three of which are located between the two sub-arrays 81 and 86.
FIG. 9 is a circuit diagram to illustrate in coordination with the timing graph shown in FIG. 10, a data read routine in each sub-array shown in FIG. 8A. If the internal row address strobe signal φRAS1 is synchronized with the internal system clock φSYSC (after conversion from the external system clock SYSC) and is activated to logic level "low", a given sub-array (such as sub array a) in a sub-array group 1 is activated using the principles discussed in FIGS. 7B to 7D to read out data. In the particular example of FIG. 8A, the sub-array select clock φSC associated with φRAS1 enables sense amplifiers 101 and 102, which form the sense amplifiers for this sub-array a of the sub-array group 1. The data in this selected sub-array is connected to each I/O line. Moreover, the data is supplied to a shift register part 110 for sequentially producing the data through I/O & sense amplifiers (I/O-S/A) 71 to 74 enabled by the signal φCSI1 (generated by one of the sense amplifier & I/O line enable clock generating circuits previously described with respect to FIG. 7C). The data stored in the shift register part 110 is synchronized with the internal system clock φSYSC and successively produced. The external row address strobe signal RAS1 is set to logic level "high". Subsequently, the external row address strobe signal RAS2 synchronized with the external system clock SYSC goes to logic level "low" while the sub-array activated in the sub-array group 1 is precharged. A given sub-array in a sub-array group 2 is activated to read data using the principles discussed in FIGS. 7B to 7D (in the same manner as described in reference to sub-array group 1). At this time, the sub-array select clock φSC corresponding to φRAS2 enables a sense amplifier (not shown) corresponding to the selected sub-array of the sub-array group 2. Then data in the selected sub-array is connected to each I/O line. Furthermore, this data is supplied to the shift register part 110 through the I/O & sense amplifiers (I/O-S/A) 71' to 74' enabled by the signal φCSI2 (generated by one of the sense amplifier & I/O line enable clock generating circuits previously described with reference to FIG. 7C. Therefore, data stored in the shift register part 110 is synchronized with the internal system clock φSYSC and is successively generated. Thus, data of different sub-array groups is successively produced during one data access cycle as shown in FIG. 10.
A data output time of one bit corresponds to one pulse period of the system clock. For example, if the cycle time of the external row address strobe signal RAS1 is 120 NS (In this case, a precharge time of the external row address strobe signal RAS1 becomes 60 ns), 4 bits of data are generated during the 60 ns data access time. Thereafter, another 4 bits of data are sequentially generated, since the external row address strobe signal RAS2 is activated while the external row address strobe signal RAS1 is precharged during the precharge time of the 60 ns thereof. Thus, the external row address strobe signals RAS1 to RAS2 have the alternative active times with a time interval of a given level. Therefore, the rate of the data access during a unit time is increased by two times in comparison with the circuit shown in FIG. 3. The data access operation is performed continuously while the external system clock SYSC is applied. In the timing chart shown in FIG. 10, the external row address strobe signal RAS2 falls at a rising point of the external row address strobe signal RAS1. However, since the external system clock SYSC is continuously applied, even if the external row address strobe signal RAS2 falls at a delayed point by a given level in comparison with the rising point of the external row address strobe signal RAS1, the same result can be obtained.
As described above, even if the data access time is predetermined, a large number of random data are achieved by supplying a plurality of row address strobe signals, and thus the data access time becomes faster and the performance of a system can be greatly improved.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4636986 *Jan 22, 1985Jan 13, 1987Texas Instruments IncorporatedSeparately addressable memory arrays in a multiple array semiconductor chipUS4725945 *Sep 18, 1984Feb 16, 1988International Business Machines Corp.Distributed cache in dynamic ramsUS4881206 *Dec 22, 1987Nov 14, 1989Minolta Camera Kabushiki KaishaMemory deviceUS4967397 *May 15, 1989Oct 30, 1990Unisys CorporationDynamic RAM controllerUS4998222 *Dec 4, 1989Mar 5, 1991Nec Electronics Inc.Dynamic random access memory with internally gated RASJPS58141494A * Title not available* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS5587963 *Apr 24, 1995Dec 24, 1996Kabushiki Kaisha ToshibaSemiconductor memory deviceUS5600606 *Mar 7, 1996Feb 4, 1997Cirrus Logic, Inc.Low pin count - wide memory devices using non-multiplexed addressing and systems and methods using the sameUS5613094 *Oct 17, 1994Mar 18, 1997Smart Modular TechnologiesMethod and apparatus for enabling an assembly of non-standard memory components to emulate a standard memory moduleUS5631871 *Dec 29, 1995May 20, 1997Samsung Electronics Co., Ltd.System for selecting one of a plurality of memory banks for use in an active cycle and all other banks for an inactive precharge cycleUS5652732 *Dec 22, 1995Jul 29, 1997Cypress Semiconductor Corp.Apparatus and method for matching a clock delay to a delay through a memory arrayUS5680518 *Aug 26, 1994Oct 21, 1997Hangartner; Ricky D.Probabilistic computing methods and apparatusUS5703828 *Dec 29, 1995Dec 30, 1997Samsung Electronics Co LtdSemiconductor memoryUS5717652 *Jan 22, 1996Feb 10, 1998Mitsubishi Denki Kabushiki KaishaSemiconductor memory device capable of high speed plural parallel test, method of data writing therefor and parallel testerUS5737637 *Sep 27, 1996Apr 7, 1998Kabushiki Kaisha ToshibaSystem for control of data I/O transfer based on cycle count in a semiconductor memory deviceUS5748554 *Dec 20, 1996May 5, 1998Rambus, Inc.Memory and method for sensing sub-groups of memory elementsUS5798979 *Jun 6, 1995Aug 25, 1998Kabushiki Kaisha ToshibaClock-synchronous semiconductor memory device and access method thereofUS5818793 *Jun 1, 1995Oct 6, 1998Kabushiki Kaisha ToshibaClock-synchronous semiconductor memory deviceUS5835956 *Mar 17, 1997Nov 10, 1998Samsung Electronics Co., Ltd.Synchronous dram having a plurality of latency modesUS5838990 *Aug 4, 1997Nov 17, 1998Samsung Electronics Co., Ltd.Circuit in a semiconductor memory for programming operation modes of the memoryUS5875486 *Aug 15, 1997Feb 23, 1999Kabushiki Kaisha ToshibaSemiconductor memory device with clock timing to activate memory cells for subsequent accessUS5881007 *Nov 7, 1997Mar 9, 1999Hyundai Electronics Industries Co., Ltd.Sense amplifier enable signal generator for semiconductor memory deviceUS5982678 *Jun 26, 1997Nov 9, 1999Mitsubishi Denki Kabushiki KaishaSemiconductor memory device with redundancy circuitUS5986968 *Jul 10, 1998Nov 16, 1999Kabushiki Kaisha ToshibaClock-synchronous semiconductor memory device and access method thereofUS6122190 *Sep 29, 1997Sep 19, 2000Mitsubishi Denki Kabushiki KaishaSemiconductor memory device capable of high speed plural parallel testUS6279116Sep 3, 1999Aug 21, 2001Samsung Electronics Co., Ltd.Synchronous dynamic random access memory devices that utilize clock masking signals to control internal clock signal generationUS6301166Jul 25, 2000Oct 9, 2001Mitsubishi Denki Kabushiki KaishaParallel tester capable of high speed plural parallel testUS6310821Nov 8, 1999Oct 30, 2001Kabushiki Kaisha ToshibaClock-synchronous semiconductor memory device and access method thereofUS6343036Sep 18, 1998Jan 29, 2002Samsung Electronics Co., Ltd.Multi-bank dynamic random access memory devices having all bank precharge capabilityUS6405296Aug 11, 2000Jun 11, 2002Rambus Inc.Asynchronous request/synchronous data dynamic random access memoryUS6438063Nov 16, 2000Aug 20, 2002Samsung Electronics Co., Ltd.Integrated circuit memory devices having selectable column addressing and methods of operating sameUS6462996Aug 31, 2001Oct 8, 2002Mitsubishi Denki Kabushiki KaishaSemiconductor integrated circuit device having internal synchronizing circuit responsive to test mode signalUS6510101Oct 24, 2001Jan 21, 2003Kabushiki Kaisha ToshibaClock-synchronous semiconductor memory deviceUS6532522Nov 21, 2000Mar 11, 2003Rambus Inc.Asynchronous request/synchronous data dynamic random access memoryUS6542976May 23, 2000Apr 1, 2003Rambus Inc.Memory device having an internal registerUS6639869Dec 6, 2002Oct 28, 2003Kabushiki Kaisha ToshibaClock-synchronous semiconductor memory deviceUS6754127Oct 1, 2002Jun 22, 2004Renesas Technology Corp.Semiconductor integrated circuit device having internal synchronizing circuit responsive to test mode signalUS6842397Aug 19, 2003Jan 11, 2005Kabushiki Kaisha ToshibaClock-synchronous semiconductor memory deviceUS6973009Dec 29, 2004Dec 6, 2005Kabushiki Kaisha ToshibaSemiconductor memory device capable of switching between an asynchronous normal mode and a synchronous mode and method thereofUS7085193Oct 12, 2005Aug 1, 2006Kabushiki Kaisha ToshibaClock-synchronous semiconductor memory deviceUS7085906Nov 5, 2002Aug 1, 2006Rambus Inc.Memory deviceUS7280428Sep 30, 2004Oct 9, 2007Rambus Inc.Multi-column addressing mode memory system including an integrated circuit memory deviceUS7315929Apr 30, 2007Jan 1, 2008Rambus Inc.Memory deviceUS7500075Apr 17, 2001Mar 3, 2009Rambus Inc.Mechanism for enabling full data bus utilization without increasing data granularityUS7505356Sep 11, 2007Mar 17, 2009Rambus Inc.Multi-column addressing mode memory system including an integrated circuit memory deviceUS7907470Feb 24, 2009Mar 15, 2011Rambus Inc.Multi-column addressing mode memory system including an integrated circuit memory deviceUS8050134Feb 2, 2011Nov 1, 2011Rambus Inc.Multi-column addressing mode memory system including an integrated circuit memory deviceUS8154947Sep 22, 2011Apr 10, 2012Rambus Inc.Multi-column addressing mode memory system including an integrated circuit memory deviceUS8190808Aug 17, 2004May 29, 2012Rambus Inc.Memory device having staggered memory operationsUS8364926Feb 29, 2012Jan 29, 2013Rambus Inc.Memory module with reduced access granularityUS8370596Feb 26, 2009Feb 5, 2013Rambus Inc.Mechanism for enabling full data bus utilization without increasing data granularityUS8432766Mar 1, 2012Apr 30, 2013Rambus Inc.Multi-column addressing mode memory system including an integrated circuit memory deviceUS8595459Nov 29, 2004Nov 26, 2013Rambus Inc.Micro-threaded memoryUS8665662Dec 12, 2012Mar 4, 2014Rambus Inc.Early read after write operation memory device, system and methodUS20100268901 *Aug 25, 2008Oct 21, 2010Ian ShaefferReconfigurable memory system data strobesUSRE37409 *Apr 26, 2000Oct 16, 2001Rambus Inc.Memory and method for sensing sub-groups of memory elements* Cited by examinerClassifications U.S. Classification365/233.14, 365/193International ClassificationG11C11/401, G06F12/02, G11C11/4076, G11C11/409, G11C8/18, G11C11/407Cooperative ClassificationG11C11/4076, G11C8/18European ClassificationG11C8/18, G11C11/4076Legal EventsDateCodeEventDescriptionFeb 3, 2006FPAYFee paymentYear of fee payment: 12Feb 7, 2002FPAYFee paymentYear of fee payment: 8Jan 30, 1998FPAYFee paymentYear of fee payment: 4Mar 17, 1993ASAssignmentOwner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OFFree format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:CHOI, YUN-HO;CHIN, DAE-JE;HAQ, EJAZ-UI;AND OTHERS;REEL/FRAME:006503/0158Effective date: 19930225RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google