Source: https://patents.google.com/patent/US20020048847A1/en
Timestamp: 2019-07-22 15:23:39
Document Index: 231592847

Matched Legal Cases: ['art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 4', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1', 'art 1']

US20020048847A1 - Method of mounting semiconductor chip part on substrate - Google Patents
Method of mounting semiconductor chip part on substrate Download PDF
US20020048847A1
US20020048847A1 US08/886,557 US88655797A US2002048847A1 US 20020048847 A1 US20020048847 A1 US 20020048847A1 US 88655797 A US88655797 A US 88655797A US 2002048847 A1 US2002048847 A1 US 2002048847A1
US08/886,557
US6482676B2 (en
Kazuhisa Tsunoi
1997-01-09 Priority to JP9-002103 priority Critical
1997-01-09 Priority to JP09-002103 priority
1997-01-09 Priority to JP9002103A priority patent/JP3065549B2/en
1997-07-01 Assigned to FUJITSU LIMITED reassignment FUJITSU LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BABA, SHUNJI, FUJII, AKIRA, HIRANO, YOSHIKAZU, TSUNOI, KAZUHISA
2002-04-25 Publication of US20020048847A1 publication Critical patent/US20020048847A1/en
2002-11-19 Publication of US6482676B2 publication Critical patent/US6482676B2/en
The present invention relates to a method of mounting a semiconductor chip part having a plurality of pads on a substrate having a plurality of lands. [0002]
A plurality of pads which are conductive electrodes for connection are formed on a semiconductor chip part to be mounted, and lands which are formed in a conductive wiring pattern correspondingly to the pads are formed on a substrate to be formed with the semiconductor chip part. [0004]
For example, there have been known two method of mounting a semiconductor chip part on a substrate. One method involves contact-bonding a gold wire on each of pads formed on a semiconductor chip part by a bonding tool, followed by tearing of the gold wire, to form on each pad a two-step bump having an upper step portion in the vicinity of a portion from which the gold wire is torn and having a relatively small volume and a lower step portion expanded by contact-bonding and having a relatively large volume. [0005]
In the above method, the bumps formed on the pads are individually brought in press-contact with part of the bonding tool or a specialized tool having a flat surface in sequence, so that the whole of the upper step portions and the lower step portions of the bumps are plastically deformed, to be thus flattened. The semiconductor chip part thus formed with the bumps is adhesively bonded on the substrate using an adhesive of a thermosetting type or a ultraviolet-ray hardening type in a state in which the pads are aligned with lands formed on the substrate correspondingly to the pads. [0006]
Another method of mounting a semiconductor chip part on a substrate involves placing metal balls in reverse taper holes of a mold, mounting a substrate having lands on the mold from top, and pressurizing the substrate onto the mold, to contact-bond the metal balls on the lands by plastically deforming the whole of the metal balls by the mold, thereby forming taper bumps on the lands. The semiconductor chip part having the pads is adhesively bonded on the substrate formed with the bumps by an adhesive of a thermosetting type or a ultraviolet-ray hardening type in a state in which the pads are aligned with the corresponding lands. [0007]
According to the former prior art method, since portions of the bumps are individually flattened in sequence, there occurs a problem that it takes a lot of time for the flattening work and also it is difficult to make heights of the bumps equal to each other; and since not only the upper step portions but also the lower step portions of the bumps are plastically deformed at the step of flattening the bumps, there occurs another problem that the bumps allow only slight margins for deformation when the semiconductor chip part is pressurized on the substrate, to thereby reduce a reliability in connection between the pads and lands through the bumps additionally in consideration of the uneven heights of the bumps. [0008]
According to the latter prior art method, since the metal balls are placed in the taper holes of the mold, there occurs a problem that the metal balls may be possibly lost by vibration of the mold, etc. and there is a limitation of the posture upon pressing work; and since the whole of the metal balls are plastically deformed at the step of forming the taper bumps, there occurs a problem that the bumps allow only slight margins for deformation at the subsequent step of pressurizing the semiconductor chip part on the substrate, to thereby reduce a reliability in connection between the pads and lands through the bumps. [0009]
An object of the present invention is to provide a method of mounting a semiconductor chip part on a substrate, which is capable of realizing high efficiency and high reliability of the mounting works. [0010]
In accordance with an aspect of the present invention, there is provided a method of mounting a semiconductor chip part on a substrate, including the steps of: flattening conductive bumps formed on a plurality of pads of the semiconductor chip part by bringing the conductive bumps in press-contact with a flattening tool member; and pressurizing the semiconductor chip part on the substrate in a state in which the pads are aligned with lands of the substrate corresponding to the pads; wherein a pressurizing force applied at the pressurizing step is larger than a press-contact force applied at the flattening step. [0011]
In the mounting method having the above configuration, since a pressurizing force at the pressurizing step is set to be larger than the press-contact force at the flattening step, only part of the bumps are plastically deformed at the work of flattening the bumps and the whole of the bumps are plastically deformed when the semiconductor chip part is pressurized on the substrate, to make larger margins of the bumps for deformation when the semiconductor chip part is pressurized on the substrate. This makes it possible to closely join the bumps to the corresponding lands and hence to increase a reliability in connection between the pads and the lands through the bumps. [0012]
In accordance with another aspect of the present invention, there is provided a method of mounting a semiconductor chip part on a substrate, including the steps of: attracting conductive ball members in through-holes of a mask member, each of the through-holes having a diameter smaller than that of each of the ball members; and forming bumps by aligning the ball members with pads of the semiconductor chip part and pressurizing the ball members onto the pads; wherein a pressurizing force applied at the bump forming step is set at a value capable of forming a flat portion on each of the ball members by a ball member attracting surface of the mask member. [0013]
In the mounting method having the above configuration, since the ball members are attracted into the through-holes of the mask member and the mask member in such a state is pressurized on the semiconductor chip part, it becomes possible to reduce frequencies of accidents that the ball members are lost and to alleviate the limitation of the posture upon pressing work; and since the pressurizing force is substantially set at a value capable of forming a flat surface on part of each bump at the step of forming the bumps in order to plastically deform only part of the bump, to make larger margins of the bumps for deformation when the semiconductor chip part is pressurized on the substrate. This makes it possible to closely join the bumps to the corresponding lands and hence to increase a reliability in connection between the pads and the lands through the bumps. [0014]
The above and other objects, features and advantages of the present invention and the manner of realizing them will become more apparent, and the invention itself will best be understood from a study of the following description and appended claims with reference to the attached drawings showing some preferred embodiments of the invention.[0015]
FIGS. 1A to [0016] 1F are diagrams illustrating sequence steps of mounting a semiconductor chip part on a substrate according to a first embodiment of the present invention;
FIG. 2 is a view showing an example in which a shape of each land of the substrate according to the first embodiment of the present invention is changed; and [0017]
FIGS. 3A to [0018] 3F are diagrams illustrating sequence steps of mounting a semiconductor chip part on a substrate according to a second embodiment of the present invention.
[Embodiment 1][0019]
FIGS. 1A to [0020] 1F show sequence steps of mounting a semiconductor chip part on a substrate according to a first embodiment of the present invention. A plurality of pads 2 which are conductive electrodes for connection are formed on a semiconductor chip part 1 to be mounted, and lands 4 which are formed in a conductive wiring pattern correspondingly to the pads 2 are formed on a substrate 3 to be mounted with the semiconductor chip part 1.
First, at a bump forming step shown in FIG. 1A, a gold wire [0021] 5 is contact-bonded on each pad 2 of the semiconductor chip part 1 by a bonding tool (not shown), followed by tearing of the gold wire 5, to form on each pad 2 a two-step bump 6 having an upper step 6 a in the vicinity of a portion from which the gold wire 5 is torn and having a relatively small volume and a lower step portion 6 b expanded by contact-bonding and having a relatively large volume. In addition, the gold wire 5 contains gold in an amount of 95% or more.
The process goes on to a flattening step shown in FIG. 1B, in which the upper step portions [0022] 6 a of the bumps 6 are collectively brought in press-contact with a flat plate (flattening tool member) 7 having a flat surface, to plastically deform part of the two-step bumps 6 in such as manner that heights of all of the bumps 6 are made nearly equal to each other. In addition, the above press-contact force is set at a value allowing the lower step portions 6 b of the bumps 6 not to be plastically deformed and allowing only the upper step portions 6 a of the bumps 6 to be plastically deformed.
At the next paste sticking step shown in FIGS. 1C and 1D, leading end portions of the bumps [0023] 6 are collectively embedded in an almost silver paste (conductive paste) 8 (see FIG. 1C), followed by pulling-up of the leading end portions of the bumps 6 (see FIG. 1D), to stick the almost silver paste 8 on the leading end portions (the upper step portions 6 a and part of the lower step portions 6 b) of the bumps 6. The reason why the almost silver paste 8 is stuck on the leading end portions of the bumps 6 is to ensure electric connection of the bumps 6 to the lands 4 of the substrate 3. In this embodiment, the almost silver paste 8 is made of a semi-fluidized epoxy resin filled with a filler composed of a plurality of finer silver pieces and another material.
The process goes on to an adhesive coating step shown in FIG. 1E, in which the substrate [0024] 3 is coated with an adhesive 9 for adhesively bonding the semiconductor chip part 1 on the substrate 3. As the adhesive 9, there can be used an adhesive mainly composed of an insulating epoxy resin, or an anisotropic adhesive which is insulating in a normal state but which is made partially conductive, when applied with a pressure, only at a portion to which the pressure is applied. Further, although the adhesive 9 can be of a thermosetting type or a ultraviolet-ray hardening type, the thermosetting type adhesive is used in this embodiment.
In the case of using the insulating adhesive, the coating of the adhesive must be performed with care taken not to stick the adhesive on the lands [0025] 4 of the substrate 3 for preventing electric connection between the bumps 6 and lands 4 from being obstructed by the adhesive. In the case of using the anisotropic adhesive, the surface of the substrate 3 on which the lands 4 are formed can be entirely coated with the adhesive without such a limitation.
In the first embodiment, the adhesive [0026] 9 is of an insulating type which is made of a semi-fluidized material mainly composed of an epoxy resin incorporated with an acrylic resin. The reason why the acrylic resin is incorporated in the epoxy resin is to facilitate peeling of the semiconductor chip part 1 from the substrate 3 when it is observed that there occurs an inconvenience in mounting of the semiconductor chip part 1 on the substrate 3 after hardening of the adhesive.
The use of such an epoxy resin based adhesive incorporated with an acrylic resin reduces frequencies of breakage of both the substrate [0027] 3 and the semiconductor chip part 1 at the peeling step, enabling re-use of both the substrate 3 and the semiconductor chip part 1 after the peeling step. In addition, the substrate 3 is coated with the adhesive 9 in this embodiment; however, the semiconductor chip part 1 may be coated with the adhesive 9.
Finally, at a pressurizing step shown in FIGS. 1E and 1F, the semiconductor chip part [0028] 1 is positioned over the substrate 3 in a state in which the pads 2 of the semiconductor chip part 1 face to the corresponding lands 4 of the substrate 3 (see FIG. 1E) and the semiconductor chip part 1 is heated at a specific temperature and is applied with a specific pressure (larger than the press-contact force at the flattening step) by a mounting tool (heating/pressing head) 10 (see FIG. 1F), to plastically deform the bumps 6 (the whole of the upper step portions 6 a and the lower step portions 6 b); and then, heating is stopped with pressurizing continued by the mounting tool 10, and after hardening of the thermosetting adhesive 9, pressurizing is stopped. The works of mounting the semiconductor chip part 1 on the substrate 3 are thus completed.
A coated amount of the adhesive [0029] 9 on the substrate 3 is set at a value capable of preventing extrusion or shortage of the adhesive 9 during and after mounting the semiconductor chip part 1 on the substrate 3 in consideration of a distance between the semiconductor chip part 1 and the substrate 3 after mounting, pressure and temperature upon mounting, viscosity of the adhesive, and the like. In general, active layers 11 stacked for fabrication of the semiconductor chip part 1 are exposed on each side end surface of the semiconductor chip part 1 in a state extending up to a position which is about d/3 to d/2 (d: thickness of the semiconductor chip part 1) apart from the pad side. Accordingly, in the first embodiment, the coated amount of the adhesive 9 is set at a value sufficient to cover a region of the semiconductor chip part 1 lower than the position which is about d/3 to d/2 apart from the pad side after mounting the semiconductor chip part 1 on the substrate 3 (see FIG. 1F).
By setting the coated amount of the adhesive [0030] 9 at a value sufficient to cover a portion of each side end surface of the semiconductor chip part 1 in consideration of a distance between the semiconductor chip part 1 and the substrate 3 after mounting, pressure and temperature upon mounting, and the like as described above, the active layers 11 exposed on each side end surface of the semiconductor chip part 1 are covered with the adhesive 9, with a result that it is possible to prevent leakage between the active layers 11 and the substrate 3, corrosion due to permeation of moisture in the active layers 11, and the like.
The pressurizing force applied between the semiconductor chip part [0031] 1 and the substrate 3 by the mounting tool 10 is set at a value of 5 g to 50 g per each bump in order to reliably join the bumps 6 to the corresponding lands 4. When the pressurizing force is less than 5 g per each bump, it is impossible to obtain a reliable joining therebetween, while when it is more than 50 g for each bump, there is a possibility of occurrence of breakage of the substrate 3 and the semiconductor chip part 1.
In the case of using a multilayered printed wiring board composed of an epoxy resin as the substrate [0032] 3, the above pressurizing force applied between the semiconductor chip part 1 and the substrate 3 by the mounting tool 10 must be set in such a manner that a press-in amount of lands (wiring pattern) on the printed wiring board is within a range of 7 μm to 30 μm in consideration of an effect exerted on inner layers (inner wiring layers of the multilayered printed wiring board). In the case of using, for example, a ceramic board as the substrate 3, there is no limitation of the press-in amount of the lands.
The pressurizing force against the substrate [0033] 3 and the heating temperature of the semiconductor chip part 1 by the mounting tool 10 are controlled in such a manner that heights of the bumps 6 become 60 μm or less after mounting of the semiconductor chip part 1 and thereby the adhesive force of the adhesive 9 is balanced against the shrinkage force thereof. In the first embodiment, the wiring pattern (lands 4) on the substrate 3 is formed by stacking an aluminum layer, barrier metal layer, nickel layer, and gold layer in this order, and the total thickness of the wiring pattern is set to be 40 μm or less.
Further, the land [0034] 4 formed in a flat shape as shown in FIGS. 1A to 1F may be replaced with a land 12 formed in a triangular shape (taper shape) as shown in FIG. 2. The triangular land 12 bites the bump 6 at the pressurizing step, to thereby improve electric connection therebetween.
The triangular bumps [0035] 12 can be formed on the substrate 3 by uniformly forming a copper film on a substrate material, forming or providing a mask having openings only at land forming portions on the copper film, and etching the copper film by injecting an etchant. In this etching, a ratio between a width of each opening of the mask and a thickness of the copper film is set at a value of 1:2 to 1:5. In such an etching condition, the etching using an etchant proceeds with time from an edge to the center of each opening of the mask, and accordingly, the triangular lands 12 can be easily formed by suitably setting an etching time.
According to the first embodiment, there can be obtained the following advantages. Namely, since the bumps [0036] 6 are collectively flattened by the single flat plate (flattening tool member) 7, the flattening work can be performed for a short time as compared with the related art method in which the bumps are individually flattened in sequence, and further, the heights of the bumps can be easily made equal to each other.
Since only the upper step portions [0037] 6 a of the bumps 6 are plastically deformed at the work of flattening the bumps 6 and the whole of the upper step portions 6 a and the lower step portions 6 b of the bumps 6 are plastically deformed at the step of heating and pressurizing the semiconductor chip part 1 by the mounting tool 10, margins of the bumps 6 for deformation are made larger at the step of heating and pressurizing the semiconductor chip part 1 by the mounting tool 10. This makes it possible to closely join the bumps 6 to the corresponding lands 4 and hence to increase a reliability in connection between the pads and the lands through the bumps.
Since the bumps [0038] 6 are plastically deformed by heating and pressurizing the semiconductor chip part 1 by the mounting tool 10, the bumps 6 are joined with the lands 4 of the substrate 3 by metallic bonding, to thereby realize a stable connection therebetween. Further, since the silver paste 8 filled with silver pieces is stuck on the bumps 6 before mounting of the semiconductor chip part 1 on the substrate 3, the silver pieces are interposed between the bumps 6 and the lands 4 or part of the silver pieces bite both or either of the bumps 6 and the lands 4, to thereby improve electric connection between the bumps 6 and the lands 4.
[Embodiment 2][0039]
FIGS. 3A to [0040] 3F show sequence steps of mounting a semiconductor chip part on a substrate according to a second embodiment of the present invention, in which parts corresponding to those in the first embodiment are indicated by the same reference numerals. A plurality of pads 2 which are conductive electrodes for connection are formed on a semiconductor chip part 1, and lands 4 which are formed in a conductive wiring pattern correspondingly to the pads 2 are formed on a substrate 3 to be mounted with the semiconductor chip part 1.
First, there are prepared a plurality of gold balls (ball members) [0041] 13 each containing gold in an amount of 95% or more, and a mask member 14 having a plurality of ball attracting through-holes 14 a each having a diameter smaller than that of each of the gold balls 13. The mask member 14 is formed of a glass glate, stainless steel plate or the like, and the ball attracting holes 14 a are formed correspondingly to the plurality of the pads 2 of the semiconductor chip part 1.
At an attracting step shown in FIG. 3A, the mask member [0042] 14 is mounted on an attracting tool 16 having an air attracting function, heating function, and a pressurizing function, and one surface side of the mask member 14 is made negative in pressure by actuating the attracting function of the attracting tool 16, to attract the plurality of the gold balls 13 on the other surface side of the mask member 14.
The process goes on to a bump forming step shown in FIG. 3B, in which the gold balls [0043] 13 attracted on the mask member 14 by continuously actuating the attracting function of the attracting tool 16 are aligned with the corresponding pads 2, and the mask member 14 is heated and simultaneously the gold balls 13 are pressurized on the semiconductor chip part 1 by actuating the heating and pressing functions of the attracting tool 16, so that the gold balls 13 are thermally contact-bonded on the corresponding pads 2, and at the same time part of each of the gold balls 13 is plastically deformed and inserted in the corresponding ball attracting holes 14 a to form a two-step bump 15 composed of an upper step portion 15 a having a relatively small volume and a lower step portion 15 b having a relatively large volume.
A pressurizing force at the bump forming step is set at such a value as to form only a flat portion on part of the gold ball [0044] 13 but not to plastically deform the entire gold ball 13 by a surface of the mask member 14 on which the gold ball 13 is attracted. A ratio between the upper step portion 15 a and the lower step portion 15 b of the bump 15 can be freely adjusted by controlling the pressurizing force and heating temperature given from the attracting tool 16 or by suitably changing a diameter of each ball attracting hole 14 a of the mask member 14.
At the next paste sticking step shown in FIGS. 3C and 3D, leading end portions of the bumps [0045] 15 are collectively embedded in an almost silver paste (conductive paste) 8 (see FIG. 3C), followed by pulling-up of the leading end portions of the bumps 15 (see FIG. 3D), to stick the almost silver paste 8 on the leading end portions (the upper step portions 15 a and part of the lower step portions 15 b) of the bumps 15. The reason why the almost silver paste 8 is stuck on the leading end portions of the bumps 15 is to ensure electric connection of the bumps 15 to the lands 4 of the substrate 3. In this embodiment, the almost silver paste 8 is made of a semi-fluidized epoxy resin filled with a filler composed of a plurality of finer silver pieces and another material.
The process goes on to an adhesive coating step shown in FIG. 3E, in which the substrate [0046] 3 is coated with an adhesive 9 for adhesively bonding the semiconductor chip part 1 on the substrate 3. As the adhesive 9, there can be used an adhesive mainly composed of an insulating epoxy resin, or an anisotropic adhesive which is insulating in a normal state but which is made partially conductive, when applied with a pressure, only at a portion to which the pressure is applied. Further, although the adhesive 9 can be of a thermosetting type or a ultraviolet-ray hardening type, the thermosetting type adhesive is used in this embodiment.
In the case of using the insulating adhesive, the coating of the adhesive must be performed with care taken not to stick the adhesive on the lands [0047] 4 of the substrate 3 for preventing electric connection between the bumps 15 and lands 4 from being obstructed by the adhesive. In the case of using the anisotropic adhesive, the surface of the substrate 3 on which the lands 4 are formed can be entirely coated with the adhesive without such a limitation.
In the second embodiment, the adhesive [0048] 9 is of an insulating type which is made of a semi-fluidized material mainly composed of an epoxy resin incorporated with an acrylic resin. The reason why the acrylic resin is incorporated in the epoxy resin is to facilitate peeling of the semiconductor chip part 1 from the substrate 3 when it is observed that there occurs an inconvenience in mounting of the semiconductor chip part 1 on the substrate 3 after hardening of the adhesive.
The use of such an epoxy resin based adhesive incorporated with an acrylic resin reduces frequencies of breakage of both the substrate [0049] 3 and the semiconductor chip part 1 at the peeling step, enabling re-use of both the substrate 3 and the semiconductor chip part 4 after the peeling step. In addition, the substrate 3 is coated with the adhesive 9 in this embodiment; however, the semiconductor chip part 1 may be coated with the adhesive 9.
Finally, at a pressurizing step shown in FIGS. 3E and 3F, the semiconductor chip part [0050] 1 is positioned over the substrate 1 in a state in which the pads 2 of the semiconductor chip part 1 face to the corresponding lands 4 of the substrate 3 (see FIG. 3E) and the semiconductor chip part 1 is heated at a specific temperature and is applied with a specific pressure by a mounting tool (heating/pressing head) 10 (see FIG. 3F), to plastically deform the bumps 15 (the whole of the upper step portions 15 a and the lower step portions 15 b); and then, heating is stopped with pressurizing continued by the mounting tool 10, and after hardening of the thermosetting adhesive 9, pressurizing is stopped. The works of mounting the semiconductor chip part 1 on the substrate 3 are thus completed.
A coated amount of the adhesive [0051] 9 on the substrate 3 is set at a value capable of preventing extrusion or shortage of the adhesive 9 during and after mounting the semiconductor chip part 1 on the substrate 3 in consideration of a distance between the semiconductor chip part 1 and the substrate 3 after mounting, pressure and temperature upon mounting, viscosity of the adhesive, and the like. In general, active layers 11 stacked for fabrication of the semiconductor chip part 1 are exposed on each side end surface of the semiconductor chip part 1 in a state extending up to a position which is about d/3 to d/2 (d: thickness of the semiconductor chip part 1) apart from the pad side. Accordingly, in the second embodiment, the coated amount of the adhesive 9 is set at a value sufficient to cover a region of the semiconductor chip part 1 lower than the position which is about d/3 to d/2 apart from the pad 2 side after mounting the semiconductor chip part 1 on the substrate 3 (see FIG. 3F).
By setting the coated amount of the adhesive [0052] 9 at a value sufficient to cover a portion of each side end surface of the semiconductor chip part 1 in consideration of a distance between the semiconductor chip part 1 and the substrate 3 after mounting, pressure and temperature upon mounting, and the like as described above, the active layers 11 exposed on each side end surface of the semiconductor chip part 1 are covered with the adhesive 9, with a result that it is possible to prevent leakage between the active layers 11 and the substrate 3, corrosion due to permeation of moisture in the active layers 11, and the like.
The pressurizing force applied between the semiconductor chip part [0053] 1 and the substrate 3 by the mounting tool 10 is set at a value of 5 g to 50 g per each bump in order to reliably join the bumps 15 to the corresponding lands 4. When the pressurizing force is less than 5 g per each bump, it is impossible to obtain a reliable joining therebetween, while when it is more than 50 g for each bump, there is a possibility of occurrence of breakage of the substrate 3 and the semiconductor chip part 1.
In the case of using a multilayered printed wiring board composed of epoxy resin as the substrate [0054] 3, the above pressurizing force applied between the semiconductor chip part 1 and the substrate 3 by the mounting tool 10 must be set in such a manner that a press-in amount of lands (wiring pattern) on the printed wiring board is within a range of 7 μm to 30 μm in consideration of an effect exerted on inner layers (inner wiring layers of the multilayered printed wiring board). In the case of using, for example, a ceramic board as the substrate 3, there is no limitation of the press-in amount of the lands.
The pressurizing force against the substrate [0055] 3 and the heating temperature of the semiconductor chip part 1 by the mounting tool 10 are controlled in such a manner that heights of the bumps 15 become 60 μm or less after mounting of the semiconductor chip part 1 and thereby the adhesive force of the adhesive 9 is balanced against the shrinkage force thereof. In the second embodiment, the wiring pattern (lands 4) on the substrate 3 is formed by stacking an aluminum layer, barrier metal layer, nickel layer, and gold layer in this order, and the total thickness of the wiring pattern is set to be 40 μm or less.
According to the second embodiment having the above configuration, there can be obtained the following advantages. Namely, since the gold balls [0056] 13 are attracted in the ball attracting holes 14 a of the mask member 14 and then the mask member 14 is heated-and simultaneously pressed on the semiconductor chip part 1, there can be reduces frequencies of accidents that the metal balls are lost as in the related art method, and further, there can be alleviated a limitation of posture upon the heating/pressing work by the mounting tool 10.
Since the gold balls [0057] 13 are plastically deformed not entirely but partially upon the work of forming the bumps 15 and the upper step portions 15 a and the lower step portions 15 b of the bumps 15 are entirely plastically deformed when the semiconductor chip part 1 is heated and pressurized on the substrate 3, there can be made larger margins of the bumps 15 for deformation when the semiconductor chip part 1 is heated and pressurized on the substrate 3. This makes it possible to closely join the bumps 15 on the corresponding lands 4 and hence to increase a reliability in connection between the pads 2 and the lands 4 through the bumps 15.
Since the bumps [0058] 15 are plastically deformed by heating and pressurizing the semiconductor chip part 1 by the mounting tool 10, the bumps 15 are joined with the lands 4 by metallic bonding, to thereby realize a stable connection therebetween. Further, since the silver paste 8 filled with silver pieces is stuck on the bumps 15 before mounting of the semiconductor chip part 1 on the substrate 3, the silver pieces are interposed between the bumps 15 and the lands 4 or part of the silver pieces bite both or either of the bumps 15 and the lands 4, to thereby improve electric connection between the bumps 15 and the lands 4.
The mounting method of the present invention has an effect of increasing efficiency and reliability in mounting work of a semiconductor chip part on a substrate. [0059]
As the present invention may be embodied in several forms without departing from the spirit or essential characteristics thereof, the embodiments are therefore illustrative and not restrictive, since the scope of the invention is defined by the appended claims rather than by description preceding them, and all changes that fall within meets and bounds of the claims, or equivalence of such meets and bounds are therefore intended to be embraced by the claims. [0060]
US08/886,557 1997-01-09 1997-07-01 Method of mounting semiconductor chip part on substrate Expired - Fee Related US6482676B2 (en)
JP9-002103 1997-01-09
JP09-002103 1997-01-09
JP9002103A JP3065549B2 (en) 1997-01-09 1997-01-09 Implementation method of the semiconductor chip components
US20020048847A1 true US20020048847A1 (en) 2002-04-25
US6482676B2 US6482676B2 (en) 2002-11-19
ID=11520019
US08/886,557 Expired - Fee Related US6482676B2 (en) 1997-01-09 1997-07-01 Method of mounting semiconductor chip part on substrate
US (1) US6482676B2 (en)
JP (1) JP3065549B2 (en)
CN101866864A (en) * 2009-04-17 2010-10-20 松下电器产业株式会社 Electronic component mounting apparatus
WO2011008759A1 (en) * 2009-07-13 2011-01-20 Georgia Tech Research Corporation Interconnect assemblies and methods of making and using same
US20110241059A1 (en) * 2010-03-30 2011-10-06 Arima Optoelectronics Corp. Led die structure and method for manufacturing the bottom terminal thereof
JPH0551179B2 (en) 1986-01-22 1993-07-30 Fuji Xerox Co Ltd
JPH01226162A (en) 1988-03-07 1989-09-08 Matsushita Electric Ind Co Ltd Connection of semiconductor chip
JPH02226610A (en) 1989-02-25 1990-09-10 Nippon Steel Corp Anisotropic conductive binder and bonding of electronic parts using this binder
JPH02270327A (en) 1989-04-12 1990-11-05 Toshiba Corp Formation of bump electrode
JPH03273637A (en) 1990-03-23 1991-12-04 Mitsubishi Materials Corp Bump forming method
JPH0491445A (en) 1990-08-02 1992-03-24 Oki Electric Ind Co Ltd Mounting method for semiconductor element
JP2596633B2 (en) 1990-08-02 1997-04-02 沖電気工業株式会社 Implementation method of the semiconductor element
JP3162068B2 (en) 1990-09-19 2001-04-25 富士通株式会社 Implementation method of the semiconductor chip
JPH04266038A (en) 1991-02-21 1992-09-22 Sharp Corp Structure for mounting lsi chip
JPH04359442A (en) 1991-06-05 1992-12-11 Oki Electric Ind Co Ltd Method of forming bump on tab tape
JPH0536697A (en) 1991-07-31 1993-02-12 Nec Kansai Ltd Bump electrode forming apparatus
JPH0547770A (en) 1991-08-12 1993-02-26 Matsushita Electric Ind Co Ltd Method of forming bump
JPH0567648A (en) 1991-09-09 1993-03-19 Fujitsu Ltd Method of mounting semiconductor chip and device therefor
JPH05136201A (en) 1991-11-15 1993-06-01 Matsushita Electric Ind Co Ltd Electrode for semiconductor device and mounting body
JP3006957B2 (en) 1992-05-13 2000-02-07 松下電器産業株式会社 Implementation of the semiconductor device
JP3273637B2 (en) 1992-07-10 2002-04-08 パイオニア株式会社 Recording and reproducing apparatus for mode switching mechanism
JP3022151B2 (en) 1993-04-30 2000-03-15 松下電器産業株式会社 Method of forming an electrical connection bumps using capillary and capillary for a wire bonding apparatus
JP2793766B2 (en) * 1993-12-27 1998-09-03 株式会社ピーエフユー Conductive paste transfer method
JP3030201B2 (en) 1994-04-26 2000-04-10 富士通株式会社 Manufacturing apparatus for manufacturing semiconductor device and a method
JP4359442B2 (en) 2003-03-31 2009-11-04 株式会社フジミインコーポレーテッド Method of forming a thermal spray powders and thermal spray coating using the same
JP4127548B2 (en) 2005-04-13 2008-07-30 京セラミタ株式会社 Sheet feeder
WO2008130534A1 (en) 2007-04-19 2008-10-30 Scinopharm Taiwan Ltd. Crystalline forms of topotecan hydrochloride and processes for making the same
JP5136201B2 (en) 2008-05-19 2013-02-06 株式会社竹屋 Game machine
1997-01-09 JP JP9002103A patent/JP3065549B2/en not_active Expired - Fee Related
1997-07-01 US US08/886,557 patent/US6482676B2/en not_active Expired - Fee Related
US8042724B2 (en) 2006-08-05 2011-10-25 Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. Method for electrically connecting to a contact of a microelectronic component on a circuit board or substrate
US6482676B2 (en) 2002-11-19
JPH10199932A (en) 1998-07-31
JP3065549B2 (en) 2000-07-17
CN1100349C (en) 2003-01-29 Semiconductor and method of fabricating same