Source: http://www.google.fr/patents/US8090897?hl=fr
Timestamp: 2017-06-27 19:16:42
Document Index: 752411455

Matched Legal Cases: ['Application No. 11', 'Application No. 11', 'Application No. 11', 'Application No. 11', 'Application No. 11', 'Application No. 11', 'Application No. 07870726']

Brevet US8090897 - System and method for simulating an aspect of a memory circuit - Google BrevetsRecherche Images Maps Play YouTube Actualités Gmail Drive Plus »Connexion BrevetsA memory subsystem is provided including an interface circuit adapted for coupling with a plurality of memory circuits and a system. The interface circuit is operable to interface the memory circuits and the system for emulating at least one memory circuit with at least one aspect that is different from...http://www.google.fr/patents/US8090897?utm_source=gb-gplus-shareBrevet US8090897 - System and method for simulating an aspect of a memory circuit Recherche avancée dans les brevetsTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents. Numéro de publicationUS8090897 B2Type de publicationOctroi Numéro de demandeUS 11/762,013 Date de publication3 janv. 2012 Date de dépôt12 juin 2007 Date de priorité31 juil. 2006État de paiement des fraisPayéAutre référence de publicationUS8112266, US20080062773, US20080133825, US20120109621 Numéro de publication11762013, 762013, US 8090897 B2, US 8090897B2, US-B2-8090897, US8090897 B2, US8090897B2 InventeursSuresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber Cessionnaire d'origineGoogle Inc.Exporter la citationBiBTeX, EndNote, RefManCitations de brevets (774), Citations hors brevets (153), Référencé par (13), Classifications (12), Événements juridiques (5) Liens externes: USPTO, Cession USPTO, EspacenetSystem and method for simulating an aspect of a memory circuit
US 8090897 B2 Résumé
Citations de brevets Brevet cité Date de dépôt Date de publication Déposant TitreUS38002925 oct. 197226 mars 1974Honeywell Inf SystemsVariable masking for segmented memoryUS406945215 sept. 197617 janv. 1978Dana Laboratories, Inc.Apparatus for automatically detecting values of periodically time varying signalsUS43239658 janv. 19806 avr. 1982Honeywell Information Systems Inc.Sequential chip select decode apparatus and methodUS433430728 déc. 19798 juin 1982Honeywell Information Systems Inc.Data processing system with self testing and configuration mapping capabilityUS434531922 juin 197917 août 1982Cselt-Centro Studi E Laboratori Telecomunicazioni S.P.A.Self-correcting, solid-state-mass-memory organized by bits and with reconfiguration capability for a stored program control systemUS439221212 nov. 19805 juil. 1983Fujitsu LimitedSemiconductor memory device with decoder for chip selection/write inUS452592125 juil. 19832 juil. 1985Irvine Sensors CorporationHigh-density electronic processing package-structure and fabricationUS456608223 mars 198321 janv. 1986Tektronix, Inc.Memory pack addressing systemUS459201931 août 198327 mai 1986At&T Bell LaboratoriesBus oriented LIFO/FIFO memoryUS46461288 avr. 198524 févr. 1987Irvine Sensors CorporationHigh-density electronic processing package--structure and fabricationUS46987487 oct. 19836 oct. 1987Essex Group, Inc.Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system inactivityUS470616625 avr. 198610 nov. 1987Irvine Sensors CorporationHigh-density electronic modules--process and productUS471090331 mars 19861 déc. 1987Wang Laboratories, Inc.Pseudo-static memory subsystemUS47648465 janv. 198716 août 1988Irvine Sensors CorporationHigh density electronic package comprising stacked sub-modulesUS478084313 oct. 198725 oct. 1988Motorola, Inc.Wait mode power reduction system and method for data processorUS479459723 déc. 198627 déc. 1988Mitsubishi Denki Kabushiki KaishaMemory device equipped with a RAS circuitUS479623220 oct. 19873 janv. 1989Contel CorporationDual port memory controllerUS484144026 avr. 198420 juin 1989Nec CorporationControl processor for controlling a peripheral unitUS486234722 avr. 198629 août 1989International Business Machine CorporationSystem for simulating memory arrays in a logic simulation machineUS488423717 mars 198928 nov. 1989International Business Machines CorporationStacked double density memory module using industry standard memory chipsUS488724015 déc. 198712 déc. 1989National Semiconductor CorporationStaggered refresh for dram arrayUS48886874 mai 198719 déc. 1989Prime Computer, Inc.Memory control systemUS489910730 sept. 19886 févr. 1990Micron Technology, Inc.Discrete die burn-in for nonpackaged dieUS491267822 sept. 198827 mars 1990Mitsubishi Denki Kabushiki KaishaDynamic random access memory device with staggered refreshUS49224517 août 19891 mai 1990International Business Machines CorporationMemory re-mapping in a microcomputer systemUS493573410 sept. 198619 juin 1990Pilkington Micro-Electronics LimitedSemi-conductor integrated circuits/systemsUS49377912 juin 198826 juin 1990The California Institute Of TechnologyHigh performance dynamic ram interfaceUS49566944 nov. 198811 sept. 1990Dense-Pac Microsystems, Inc.Integrated circuit chip stackingUS498226522 juin 19881 janv. 1991Hitachi, Ltd.Semiconductor integrated circuit device and method of manufacturing the sameUS498353328 oct. 19878 janv. 1991Irvine Sensors CorporationHigh-density electronic modules - process and productUS502536429 juin 198718 juin 1991Hewlett-Packard CompanyMicroprocessor emulation system with memory mapping using variable definition and addressing of memory spaceUS507242411 juil. 198610 déc. 1991Anamartic LimitedWafer-scale integrated circuit memoryUS508326624 déc. 198721 janv. 1992Kabushiki Kaisha ToshibaMicrocomputer which enters sleep mode for a predetermined period of time on response to an activity of an input/output deviceUS510482024 juin 199114 avr. 1992Irvine Sensors CorporationMethod of fabricating electronic circuitry unit containing stacked IC layers having lead reroutingUS522067223 déc. 199115 juin 1993Mitsubishi Denki Kabushiki KaishaLow power consuming digital circuit deviceUS524126610 avr. 199231 août 1993Micron Technology, Inc.Built-in test circuit connection for wafer level burnin and testing of individual diesUS525280723 oct. 199112 oct. 1993George ChizinskyHeated plate rapid thermal processorUS525723331 oct. 199026 oct. 1993Micron Technology, Inc.Low power memory module using restricted RAM activationUS527879612 avr. 199111 janv. 1994Micron Technology, Inc.Temperature-dependent DRAM refresh circuitUS52821778 avr. 199225 janv. 1994Micron Technology, Inc.Multiple register block write method and circuit for video DRAMsUS533292226 avr. 199126 juil. 1994Hitachi, Ltd.Multi-chip semiconductor packageUS53474283 déc. 199213 sept. 1994Irvine Sensors CorporationModule comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chipUS538474514 avr. 199324 janv. 1995Mitsubishi Denki Kabushiki KaishaSynchronous semiconductor memory deviceUS538826526 avr. 19937 févr. 1995Intel CorporationMethod and apparatus for placing an integrated circuit chip in a reduced power consumption stateUS53903349 nov. 199214 févr. 1995International Business Machines CorporationWorkstation power management by page placement controlUS54081907 juin 199318 avr. 1995Micron Technology, Inc.Testing apparatus having substrate interconnect for discrete die burn-in for nonpackaged dieUS54327298 juin 199411 juil. 1995Irvine Sensors CorporationElectronic module comprising a stack of IC chips each interacting with an IC chip secured to the stackUS54485111 juin 19945 sept. 1995Storage Technology CorporationMemory stack with an integrated interconnect and mounting structureUS545343424 juin 199426 sept. 1995Allergan, Inc.N-substituted derivatives of 3R,4R-ethyl-[(1-methyl-1H-imidazol-5-yl)methyl]-2-pyrrolidoneUS54674553 nov. 199314 nov. 1995Motorola, Inc.Data processing system and method for performing dynamic bus terminationUS548349719 juil. 19949 janv. 1996Fujitsu LimitedSemiconductor memory having a plurality of banks usable in a plurality of bank configurationsUS549888620 mai 199412 mars 1996Monolithic System Technology, Inc.Circuit module redundancy architectureUS550233330 mars 199426 mars 1996International Business Machines CorporationSemiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuitUS550266713 sept. 199326 mars 1996International Business Machines CorporationIntegrated multichip memory module structureUS55131352 déc. 199430 avr. 1996International Business Machines CorporationSynchronous memory packaged in single/dual in-line memory module and method of fabricationUS551333919 déc. 199430 avr. 1996At&T Corp.Concurrent fault simulation of circuits with both logic elements and functional circuitsUS55198329 févr. 199521 mai 1996Digital Equipment CorporationMethod and apparatus for displaying module diagnostic resultsUS552632023 déc. 199411 juin 1996Micron Technology Inc.Burst EDO memory deviceUS553083612 août 199425 juin 1996International Business Machines CorporationMethod and apparatus for multiple memory bank selectionUS555078131 janv. 199527 août 1996Hitachi Maxell, Ltd.Semiconductor apparatus with two activating modes of different number of selected word lines at refreshingUS555999024 oct. 199424 sept. 1996Advanced Micro Devices, Inc.Memories with burst mode accessUS556162213 sept. 19931 oct. 1996International Business Machines CorporationIntegrated memory cube structureUS556308617 mars 19958 oct. 1996International Business Machines CorporationIntegrated memory cube, structure and fabricationUS556634419 mai 199515 oct. 1996National Semiconductor CorporationIn-system programming architecture for a multiple chip processorUS558149820 oct. 19943 déc. 1996Irvine Sensors CorporationStack of IC chips in lieu of single IC chipUS558177919 mai 19953 déc. 1996National Semiconductor CorporationMultiple chip processor architecture with memory interface control register for in-system programmingUS559007116 nov. 199531 déc. 1996International Business Machines CorporationMethod and apparatus for emulating a high capacity DRAMUS559837630 juin 199528 janv. 1997Micron Technology, Inc.Distributed write data drivers for burst access memoriesUS560471430 nov. 199518 févr. 1997Micron Technology, Inc.DRAM having multiple column address strobe operationUS560671020 déc. 199425 févr. 1997National Semiconductor CorporationMultiple chip package processor having feed through paths on one dieUS560826224 févr. 19954 mars 1997Lucent Technologies Inc.Packaging multi-chip modules without wire-bond interconnectionUS561086410 févr. 199511 mars 1997Micron Technology, Inc.Burst EDO memory device with maximized write cycle timingUS562368619 mai 199522 avr. 1997National Semiconductor CorporationNon-volatile memory control and data loading architecture for multiple chip processorUS562779116 févr. 19966 mai 1997Micron Technology, Inc.Multiple bank memory with auto refresh to specified bankUS564033713 août 199617 juin 1997Lsi Logic Corp.Method and apparatus for interim in-situ testing of an electronic system with an inchoate ASICUS56403646 déc. 199517 juin 1997Micron Technology, Inc.Self-enabling pulse trapping circuitUS565272410 févr. 199529 juil. 1997Micron Technology, Inc.Burst EDO memory device having pipelined output bufferUS565420420 juil. 19945 août 1997Anderson; James C.Die sorterUS566167715 mai 199626 août 1997Micron Electronics, Inc.Circuit and method for on-board programming of PRD Serial EEPROMSUS566169511 avr. 199626 août 1997Micron Technolgy, Inc.Burst EDO memory deviceUS56687732 nov. 199516 sept. 1997Micron Technology, Inc.Synchronous burst extended data out DRAMUS56755491 juin 19957 oct. 1997Micron Technology, Inc.Burst EDO memory device address counterUS568034210 avr. 199621 oct. 1997International Business Machines CorporationMemory module package with address bus bufferingUS56823546 nov. 199528 oct. 1997Micron Technology, Inc.CAS recognition in burst extended data out DRAMUS569212130 avr. 199625 nov. 1997International Business Machines CorporationRecovery unit for mirrored processorsUS569220229 déc. 199525 nov. 1997Intel CorporationSystem, apparatus, and method for managing power in a computer systemUS569673221 nov. 19969 déc. 1997Micron Technology, Inc.Burst EDO memory deviceUS570298414 nov. 199630 déc. 1997International Business Machines CorporationIntegrated mulitchip memory module, structure and fabricationUS570381314 nov. 199630 déc. 1997Micron Technology, Inc.DRAM having multiple column address strobe operationUS570624721 nov. 19966 janv. 1998Micron Technology, Inc.Self-enabling pulse-trapping circuitUS571765410 févr. 199710 févr. 1998Micron Technology, Inc.Burst EDO memory device with maximized write cycle timingUS57218597 nov. 199524 févr. 1998Micron Technology, Inc.Counter control circuit in a burst memoryUS572428830 août 19953 mars 1998Micron Technology, Inc.Data communication for memoryUS572950324 juil. 199517 mars 1998Micron Technology, Inc.Address transition detection on a synchronous designUS572950414 déc. 199517 mars 1998Micron Technology, Inc.Continuous burst edo memory deviceUS574279228 mai 199621 avr. 1998Emc CorporationRemote data mirroringUS574891419 oct. 19955 mai 1998Rambus, Inc.Protocol for communication with dynamic memoryUS575204514 juil. 199512 mai 1998United Microelectronics CorporationPower conservation in synchronous SRAM cache memory blocks of a computer systemUS575770321 janv. 199726 mai 1998Micron Technology, Inc.Distributed write data drivers for burst access memoriesUS576047820 août 19962 juin 1998International Business Machines CorporationClock skew minimization system and method for integrated circuitsUS576170316 août 19962 juin 1998Unisys CorporationApparatus and method for dynamic memory refreshUS578176613 mai 199614 juil. 1998National Semiconductor CorporationProgrammable compensating device to optimize performance in a DRAM controller chipsetUS578745718 oct. 199628 juil. 1998International Business Machines CorporationCached synchronous DRAM architecture allowing concurrent DRAM operationsUS579896123 août 199425 août 1998Emc CorporationNon-volatile memory moduleUS580201010 juin 19961 sept. 1998Micron Technology, Inc.Burst EDO memory deviceUS58023958 juil. 19961 sept. 1998International Business Machines CorporationHigh density memory modules with improved data bus performanceUS580255513 mars 19971 sept. 1998Texas Instruments IncorporatedComputer system including a refresh controller circuit having a row address strobe multiplexer and associated methodUS58124885 mars 199722 sept. 1998Micron Technology, Inc.Synchronous burst extended data out dramUS583183316 juil. 19963 nov. 1998Nec CorporationBear chip mounting printed circuit board and a method of manufacturing thereof by photoetchingUS58319319 juil. 19973 nov. 1998Micron Technology, Inc.Address strobe recognition in a memory deviceUS583193219 août 19973 nov. 1998Micron Technology, Inc.Self-enabling pulse-trapping circuitUS583483816 déc. 199610 nov. 1998Anderson; James C.Pin array set-up deviceUS58354352 déc. 199710 nov. 1998Intel CorporationMethod and apparatus for dynamically placing portions of a memory in a reduced power consumtion stateUS583816521 août 199617 nov. 1998Chatter; MukeshHigh performance self modifying on-the-fly alterable logic FPGA, architecture and methodUS58381776 janv. 199717 nov. 1998Micron Technology, Inc.Adjustable output driver circuit having parallel pull-up and pull-down elementsUS584158010 févr. 199724 nov. 1998Rambus, Inc.Integrated circuit I/O using a high performance bus interfaceUS584379913 janv. 19971 déc. 1998Monolithic System Technology, Inc.Circuit module redundancy architecture processUS584380725 juil. 19961 déc. 1998Staktek CorporationMethod of manufacturing an ultra-high density warp-resistant memory moduleUS584510819 déc. 19961 déc. 1998Samsung Electronics, Co., Ltd.Semiconductor memory device using asynchronous signalUS58503682 sept. 199715 déc. 1998Micron Technology, Inc.Burst EDO memory address counterUS585979212 juin 199712 janv. 1999Micron Electronics, Inc.Circuit for on-board programming of PRD serial EEPROMsUS586010613 juil. 199512 janv. 1999Intel CorporationMethod and apparatus for dynamically adjusting power/performance characteristics of a memory subsystemUS587034711 mars 19979 févr. 1999Micron Technology, Inc.Multi-bank memory input/output line selectionUS587035021 mai 19979 févr. 1999International Business Machines CorporationHigh performance, high bandwidth memory bus architecture utilizing SDRAMsUS58729077 juin 199516 févr. 1999International Business Machines CorporationFault tolerant design for identification of AC defects including variance of cycle time to maintain system operationUS587514217 juin 199723 févr. 1999Micron Technology, Inc.Integrated circuit with temperature detectorUS58782791 août 19962 mars 1999Sgs-Thomson Microelectronics S.A.HDLC integrated circuit using internal arbitration to prioritize access to a shared internal bus amongst a plurality of devicesUS588408810 juil. 199716 mars 1999Intel CorporationSystem, apparatus and method for managing power in a computer systemUS59011055 juin 19974 mai 1999Ong; Adrian EDynamic random access memory having decoding circuitry for partial memory blocksUS590350011 avr. 199711 mai 1999Intel Corporation1.8 volt output buffer on flash memoriesUS590568826 févr. 199818 mai 1999Lg Semicon Co., Ltd.Auto power down circuit for a semiconductor memory deviceUS590751220 oct. 199325 mai 1999Micron Technology, Inc.Mask write enablement for memory devices which permits selective masked enablement of plural segmentsUS591510526 nov. 199722 juin 1999Rambus Inc.Integrated circuit I/O using a high performance bus interfaceUS59151674 avr. 199722 juin 1999Elm Technology CorporationThree dimensional structure memoryUS59177584 nov. 199629 juin 1999Micron Technology, Inc.Adjustable output driver circuitUS592361120 déc. 199613 juil. 1999Micron Technology, Inc.Memory having a plurality of external clock signal inputsUS592411117 oct. 199513 juil. 1999Huang; Chu-KaiMethod and system for interleaving data in multiple memory bank partitionsUS592643530 déc. 199720 juil. 1999Hyundai Electronics Industries Co., Ltd.Apparatus for saving power consumption in semiconductor memory devicesUS59296504 févr. 199727 juil. 1999Motorola, Inc.Method and apparatus for performing operative testing on an integrated circuitUS594325428 août 199724 août 1999International Business Machines CorporationMultichip semiconductor structures with consolidated circuitry and programmable ESD protection for input/output nodesUS594626511 juil. 199731 août 1999Micron Technology, Inc.Continuous burst EDO memory deviceUS594925426 nov. 19967 sept. 1999Micron Technology, Inc.Adjustable output driver circuitUS595321526 juin 199814 sept. 1999Karabatsos; ChrisApparatus and method for improving computer memory speed and capacityUS595326320 nov. 199814 sept. 1999Rambus Inc.Synchronous memory device having a programmable register and method of controlling sameUS595480410 févr. 199721 sept. 1999Rambus Inc.Synchronous memory device having an internal registerUS595623319 déc. 199721 sept. 1999Texas Instruments IncorporatedHigh density single inline memory moduleUS596243512 mai 19975 oct. 1999Hoechst Marion Roussel, Inc.Method of lowering serum cholesterol levels with 2,6-di-alkyl-4-silyl-phenolsUS596342920 août 19975 oct. 1999Sulzer Intermedics Inc.Printed circuit substrate with cavities for encapsulating integrated circuitsUS596346312 juin 19975 oct. 1999Micron Electronics, Inc.Method for on-board programming of PRD serial EEPROMSUS596346426 févr. 19985 oct. 1999International Business Machines CorporationStackable memory cardUS596350419 déc. 19975 oct. 1999Micron Technology, Inc.Address transition detection in a synchronous designUS596672411 janv. 199612 oct. 1999Micron Technology, Inc.Synchronous memory device with dual page and burst mode operationsUS596672716 juin 199712 oct. 1999Dux Inc.Combination flash memory and dram memory board interleave-bypass memory access method, and memory access device incorporating both the sameUS596999631 août 199819 oct. 1999Hiachi, Ltd.Semiconductor memory device and memory systemUS59733923 mars 199826 oct. 1999Nec CorporationStacked carrier three-dimensional memory module and semiconductor device using the sameUS599542416 juil. 199730 nov. 1999Tanisys Technology, Inc.Synchronous memory test systemUS59954434 mars 199930 nov. 1999Rambus Inc.Synchronous memory deviceUS600167118 avr. 199614 déc. 1999Tessera, Inc.Methods for manufacturing a semiconductor package having a sacrificial layerUS600261310 nov. 199714 déc. 1999Micron, Technology, Inc.Data communication for memoryUS600262726 janv. 199914 déc. 1999Micron Technology, Inc.Integrated circuit with temperature detectorUS601433929 août 199711 janv. 2000Fujitsu LimitedSynchronous DRAM whose power consumption is minimizedUS601628228 mai 199818 janv. 2000Micron Technology, Inc.Clock vernier adjustmentUS602605010 févr. 199915 févr. 2000Micron Technology, Inc.Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using sameUS60292509 sept. 199822 févr. 2000Micron Technology, Inc.Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using sameUS603221419 févr. 199929 févr. 2000Rambus Inc.Method of operating a synchronous memory device having a variable data output lengthUS60322155 mars 199929 févr. 2000Rambus Inc.Synchronous memory device utilizing two external clocksUS603491614 oct. 19987 mars 2000Samsung Electronics Co., Ltd.Data masking circuits and methods for integrated circuit memory devices, including data strobe signal synchronizationUS603491819 févr. 19997 mars 2000Rambus Inc.Method of operating a memory having a variable data output length and a programmable registerUS603536527 nov. 19987 mars 2000Rambus Inc.Dual clocked synchronous memory device having a delay time register and method of operating sameUS603819520 nov. 199814 mars 2000Rambus Inc.Synchronous memory device having a delay time register and method of operating sameUS60386733 nov. 199814 mars 2000Intel CorporationComputer system with power management scheme for DRAM devicesUS60440323 déc. 199828 mars 2000Micron Technology, Inc.Addressing scheme for a double data rate SDRAMUS60470732 nov. 19944 avr. 2000Advanced Micro Devices, Inc.Digital wavetable audio synthesizer with delay-based effects processingUS60473444 mars 19984 avr. 2000Kabushiki Kaisha ToshibaSemiconductor memory device with multiplied internal clockUS605394822 déc. 199725 avr. 2000Synopsys, Inc.Method and apparatus using a memory modelUS60695043 sept. 199830 mai 2000Micron Technnology, Inc.Adjustable output driver circuit having parallel pull-up and pull-down elementsUS607021712 mai 199830 mai 2000International Business Machines CorporationHigh density memory module with in-line bus switches being enabled in response to read/write selection state of connected RAM banks to improve data bus performanceUS607322321 juil. 19976 juin 2000Hewlett-Packard CompanyMemory controller and method for intermittently activating and idling a clock signal for a synchronous memoryUS60757309 oct. 199813 juin 2000Rambus IncorporatedHigh performance cost optimized memory with delayed memory writesUS60757449 oct. 199813 juin 2000Rambus Inc.Dram core refresh with reduced spike currentUS607854618 mars 199820 juin 2000Samsung Electronics Co., Ltd.Synchronous semiconductor memory device with double data rate schemeUS607902523 juil. 199820 juin 2000VademSystem and method of computer operating mode control for power consumption reductionUS60844349 juin 19994 juil. 2000Micron Technology, Inc.Adjustable output driver circuitUS608829011 août 199811 juil. 2000Kabushiki Kaisha ToshibaSemiconductor memory device having a power-down modeUS60912517 juil. 199718 juil. 2000Wood; Alan G.Discrete die burn-in for nonpackaged dieUS610115217 déc. 19988 août 2000Rambus Inc.Method of operating a synchronous memory deviceUS61015641 août 19968 août 2000Sgs-Thomson Microelectronics S.A.Device for organizing the access to a memory busUS610161230 oct. 19988 août 2000Micron Technology, Inc.Apparatus for aligning clock and data signals received from a RAMUS610879530 oct. 199822 août 2000Micron Technology, Inc.Method for aligning clock and data signals received from a RAMUS611181223 juil. 199929 août 2000Micron Technology, Inc.Method and apparatus for adjusting control signal timing in a memory deviceUS613463813 août 199717 oct. 2000Compaq Computer CorporationMemory controller supporting DRAM circuits with different operating speedsUS615437021 juil. 199828 nov. 2000Lucent Technologies Inc.Recessed flip-chip packageUS61669913 nov. 199926 déc. 2000Cypress Semiconductor Corp.Circuit, architecture and method for reducing power consumption in a synchronous integrated circuitUS618218422 févr. 200030 janv. 2001Rambus Inc.Method of operating a memory device having a variable data input lengthUS61991515 juin 19986 mars 2001Intel CorporationApparatus and method for storing a device row indicator for use in a subsequent page-miss memory cycleUS620816826 juin 199827 mars 2001Samsung Electronics Co., Ltd.Output driver circuits having programmable pull-up and pull-down capability for driving variable loadsUS621624612 déc. 199710 avr. 2001Jeng-Jye ShauMethods to make DRAM fully compatible with SRAM using error correction code (ECC) mechanismUS622273912 janv. 199924 avr. 2001Viking ComponentsHigh-density computer module with stacked parallel-plane packagingUS622670924 oct. 19971 mai 2001Compaq Computer CorporationMemory refresh control systemUS62331925 mars 199915 mai 2001Sharp Kabushiki KaishaSemiconductor memory deviceUS62336501 avr. 199815 mai 2001Intel CorporationUsing FET switches for large memory arraysUS624004826 juin 200029 mai 2001Nec CorporationSynchronous type semiconductor memory system with less power consumptionUS624328211 sept. 20005 juin 2001Micron Technology Inc.Apparatus for on-board programming of serial EEPROMsUS62528079 déc. 199926 juin 2001Mitsubishi Electric Engineering Company, LimitedMemory device with reduced power consumption when byte-unit accessedUS626009728 févr. 200010 juil. 2001RambusMethod and apparatus for controlling a synchronous memory deviceUS626015425 juil. 200010 juil. 2001Micron Technology, Inc.Apparatus for aligning clock and data signals received from a RAMUS62629383 mars 200017 juil. 2001Samsung Electronics Co., Ltd.Synchronous DRAM having posted CAS latency and method for controlling CAS latencyUS62662858 mai 200024 juil. 2001Rambus Inc.Method of operating a memory device having write latencyUS626629227 avr. 200024 juil. 2001Rambus, Inc.DRAM core refresh with reduced spike currentUS627439523 déc. 199914 août 2001Lsi Logic CorporationMethod and apparatus for maintaining test data during fabrication of a semiconductor waferUS627906926 déc. 199621 août 2001Intel CorporationInterface for flash EEPROM memory arraysUS629557224 janv. 199425 sept. 2001Advanced Micro Devices, Inc.Integrated SCSI and ethernet controller on a PCI local busUS629842631 déc. 19972 oct. 2001Intel CorporationController configurable for use with multiple memory organizationsUS630451129 août 200016 oct. 2001Micron Technology, Inc.Method and apparatus for adjusting control signal timing in a memory deviceUS63077692 sept. 199923 oct. 2001Micron Technology, Inc.Semiconductor devices having mirrored terminal arrangements, devices including same, and methods of testing such semiconductor devicesUS631405131 juil. 20006 nov. 2001Rambus Inc.Memory device having write latencyUS631735218 sept. 200013 nov. 2001Intel CorporationApparatus for implementing a buffered daisy chain connection between a memory controller and memory modulesUS63173817 déc. 199913 nov. 2001Micron Technology, Inc.Method and system for adaptively adjusting control signal timing in a memory deviceUS63241208 févr. 200127 nov. 2001Rambus Inc.Memory device having a variable data output lengthUS632681021 mai 19994 déc. 2001Micron Technology, Inc.Adjustable output driver circuitUS632766430 avr. 19994 déc. 2001International Business Machines CorporationPower management on a memory card having a signal processing elementUS633068325 juil. 200011 déc. 2001Micron Technology, Inc.Method for aligning clock and data signals received from a RAMUS63361749 août 19991 janv. 2002Maxtor CorporationHardware assisted memory backup system and methodUS633810814 avr. 19988 janv. 2002Nec CorporationCoprocessor-integrated packet-type memory LSI, packet-type memory/coprocessor bus, and control method thereofUS633811319 nov. 19988 janv. 2002Mitsubishi Denki Kabushiki KaishaMemory module system having multiple memory modulesUS634134711 mai 199922 janv. 2002Sun Microsystems, Inc.Thread switch logic in a multiple-thread processorUS634304227 avr. 200029 janv. 2002Rambus, Inc.DRAM core refresh with reduced spike currentUS635356117 sept. 19995 mars 2002Fujitsu LimitedSemiconductor integrated circuit and method for controlling the sameUS635610528 juin 200012 mars 2002Intel CorporationImpedance control system for a center tapped termination busUS635650023 août 200012 mars 2002Micron Technology, Inc.Reduced power DRAM device and methodUS63626563 janv. 200126 mars 2002Samsung Electronics Co., Ltd.Integrated circuit memory devices having programmable output driver circuits thereinUS636303122 déc. 200026 mars 2002Cypress Semiconductor Corp.Circuit, architecture and method for reducing power consumption in a synchronous integrated circuitUS637802010 avr. 200023 avr. 2002Rambus Inc.System having double data transfer rate and intergrated circuit thereforUS638118811 janv. 200030 avr. 2002Samsung Electronics Co., Ltd.DRAM capable of selectively performing self-refresh operation for memory bankUS638166821 mars 199730 avr. 2002International Business Machines CorporationAddress mapping for system memoryUS638951425 mars 199914 mai 2002Hewlett-Packard CompanyMethod and computer system for speculatively closing pages in memoryUS639230412 nov. 199821 mai 2002United Memories, Inc.Multi-chip memory apparatus and associated methodUS64148687 juin 19992 juil. 2002Sun Microsystems, Inc.Memory expansion module including multiple memory banks and a bank control circuitUS641803427 nov. 20019 juil. 2002Micron Technology, Inc.Stacked printed circuit board memory module and method of augmenting memory thereinUS64217547 juin 199516 juil. 2002Texas Instruments IncorporatedSystem management mode circuits, systems and methodsUS642453214 juin 199923 juil. 2002Nec CorporationHeat sink and memory module with heat sinkUS642691627 févr. 200130 juil. 2002Rambus Inc.Memory device having a variable data output length and a programmable registerUS642902931 déc. 19986 août 2002Formfactor, Inc.Concurrent design and subsequent partitioning of product and test dieUS64301035 févr. 20016 août 2002Hitachi, Ltd.Semiconductor integrated circuit device with memory banks and read buffer capable of storing data read out from one memory bank when data of another memory bank is outputtingUS64376007 août 200120 août 2002Micron Technology, Inc.Adjustable output driver circuitUS64380576 juil. 200120 août 2002Infineon Technologies AgDRAM refresh timing adjustment device, system and methodUS64426984 nov. 199827 août 2002Intel CorporationMethod and apparatus for power management in a memory subsystemUS644559110 août 20003 sept. 2002Nortel Networks LimitedMultilayer circuit boardUS64528269 mai 200117 sept. 2002Samsung Electronics Co., Ltd.Memory module systemUS645286327 janv. 200017 sept. 2002Rambus Inc.Method of operating a memory device having a variable data input lengthUS645340016 sept. 199817 sept. 2002Nec CorporationSemiconductor integrated circuit deviceUS645340213 juil. 199917 sept. 2002Micron Technology, Inc.Method for synchronizing strobe and data signals from a RAMUS645343423 août 200117 sept. 2002International Business Machines CorporationDynamically-tunable memory controllerUS64553488 mars 200024 sept. 2002Matsushita Electric Industrial Co., Ltd.Lead frame, resin-molded semiconductor device, and method for manufacturing the sameUS645709513 déc. 199924 sept. 2002Intel CorporationMethod and apparatus for synchronizing dynamic random access memory exiting from a low power stateUS645965121 juin 20011 oct. 2002Samsung Electronics Co., Ltd.Semiconductor memory device having data masking pin and memory system including the sameUS64738311 oct. 199929 oct. 2002Avido Systems CorporationMethod and system for providing universal memory bus and moduleUS647647616 août 20015 nov. 2002Amkor Technology, Inc.Integrated circuit package including pin and barrel interconnectsUS648092931 oct. 199812 nov. 2002Advanced Micro Devices Inc.Pseudo-concurrency between a volatile memory and a non-volatile memory on a same data busUS648710218 sept. 200026 nov. 2002Intel CorporationMemory module having buffer for isolating stacked memory devicesUS648966927 août 20013 déc. 2002Rohm Co., Ltd.Integrated circuit deviceUS649378928 sept. 200110 déc. 2002Rambus Inc.Memory device which receives write masking and automatic precharge informationUS649644023 janv. 200117 déc. 2002Micron Technology, Inc.Method and system for accessing rows in multiple memory banks within an integrated circuitUS649689714 mai 200117 déc. 2002Rambus Inc.Semiconductor memory device which receives write masking informationUS649876622 mai 200124 déc. 2002Samsung Electronics Co., Ltd.Integrated circuit memory devices that utilize indication signals to increase reliability of reading and writing operations and methods of operating sameUS65100972 nov. 200121 janv. 2003Oki Electric Industry Co., Ltd.DRAM interface circuit providing continuous access across row boundariesUS651050330 oct. 199821 janv. 2003Mosaid Technologies IncorporatedHigh bandwidth memory interfaceUS651239215 déc. 200028 janv. 2003International Business Machines CorporationMethod for testing semiconductor devicesUS652198410 avr. 200118 févr. 2003Mitsubishi Denki Kabushiki KaishaSemiconductor module with semiconductor devices attached to upper and lower surface of a semiconductor substrateUS652647118 sept. 199825 févr. 2003Digeo, Inc.Method and apparatus for a high-speed memory subsystemUS652647316 nov. 199925 févr. 2003Samsung Electronics Co., Ltd.Memory module system for controlling data input and output by connecting selected memory modules to a data lineUS652648412 nov. 199925 févr. 2003Infineon Technologies AgMethods and apparatus for reordering of the memory requests to achieve higher average utilization of the command and data busUS654589522 avr. 20028 avr. 2003High Connection Density, Inc.High capacity SDRAM memory module with stacked printed circuit boardsUS654644621 déc. 20018 avr. 2003Rambus Inc.Synchronous memory device having automatic prechargeUS655345018 sept. 200022 avr. 2003Intel CorporationBuffer to multiply memory interfaceUS656015817 oct. 20016 mai 2003Samsung Electronics Co., Ltd.Power down voltage control method and apparatusUS656333728 juin 200113 mai 2003Intel CorporationDriver impedance control mechanismUS65637594 juin 200113 mai 2003Hitachi, Ltd.Semiconductor memory deviceUS65642811 oct. 200113 mai 2003Rambus Inc.Synchronous memory device having automatic prechargeUS656428514 juin 200013 mai 2003Intel CorporationSynchronous interface for a nonvolatile memoryUS657415021 juin 20023 juin 2003Oki Electric Industry Co., Ltd.Dynamic random access memory with low power consumptionUS65840374 févr. 200224 juin 2003Rambus IncMemory device which samples data after an amount of time transpiresUS658791230 sept. 19981 juil. 2003Intel CorporationMethod and apparatus for implementing multiple memory buses on a memory moduleUS65908229 août 20018 juil. 2003Samsung Electronics Co., Ltd.System and method for performing partial array self-refresh operation in a semiconductor memory deviceUS659477030 nov. 199915 juil. 2003Fujitsu LimitedSemiconductor integrated circuit deviceUS659761629 janv. 200222 juil. 2003Rambus Inc.DRAM core refresh with reduced spike currentUS659761713 juin 200222 juil. 2003Mitsubishi Denki Kabushiki KaishaSemiconductor device with reduced current consumption in standby stateUS66147005 avr. 20022 sept. 2003Infineon Technologies AgCircuit configuration with a memory arrayUS661879129 sept. 20009 sept. 2003Intel CorporationSystem and method for controlling power states of a memory device via detection of a chip select signalUS662176031 mars 200016 sept. 2003Intel CorporationMethod, apparatus, and system for high speed data transfer using source synchronous data strobeUS663072918 juil. 20017 oct. 2003Siliconware Precision Industries Co., Ltd.Low-profile semiconductor package with strengthening structureUS663108622 juil. 20027 oct. 2003Advanced Micro Devices, Inc.On-chip repair of defective address of core flash memory cellsUS663982027 juin 200228 oct. 2003Intel CorporationMemory buffer arrangementUS664693926 juil. 200211 nov. 2003Hynix Semiconductor Inc.Low power type Rambus DRAMUS665058825 juin 200218 nov. 2003Mitsubishi Denki Kabushiki KaishaSemiconductor memory module and register buffer device for use in the sameUS665059428 oct. 200218 nov. 2003Samsung Electronics Co., Ltd.Device and method for selecting power down exitUS665763425 févr. 19992 déc. 2003Ati International SrlDynamic graphics and/or video memory power reducing circuit and methodUS665791823 oct. 20022 déc. 2003Mosaid Technologies IncorporatedDelayed locked loop implementation in a synchronous dynamic random access memoryUS665791917 janv. 20032 déc. 2003Mosaid Technologies IncorporatedDelayed locked loop implementation in a synchronous dynamic random access memoryUS665801629 févr. 20002 déc. 2003Broadcom CorporationPacket switching fabric having a segmented ring with token based resource control protocol and output queuing controlUS665853012 oct. 20002 déc. 2003Sun Microsystems, Inc.High-performance memory moduleUS665951218 juil. 20029 déc. 2003Hewlett-Packard Development Company, L.P.Integrated circuit package employing flip-chip technology and method of assemblyUS666522422 mai 200216 déc. 2003Infineon Technologies AgPartial refresh for synchronous dynamic random access memory (SDRAM) circuitsUS666522724 oct. 200116 déc. 2003Hewlett-Packard Development Company, L.P.Method and apparatus for reducing average power in RAMs by dynamically changing the bias on PFETs contained in memory cellsUS666824225 sept. 199823 déc. 2003Infineon Technologies North America Corp.Emulator chip package that plugs directly into the target systemUS667415427 févr. 20026 janv. 2004Matsushita Electric Industrial Co., Ltd.Lead frame with multiple rows of external terminalsUS668337218 nov. 199927 janv. 2004Sun Microsystems, Inc.Memory expansion module with stacked memory packages and a serial storage unitUS668429228 sept. 200127 janv. 2004Hewlett-Packard Development Company, L.P.Memory module resyncUS66972957 mars 200124 févr. 2004Rambus Inc.Memory device having a programmable registerUS670144621 juin 20012 mars 2004Rambus Inc.Power control system for synchronous memory deviceUS670587717 janv. 200316 mars 2004High Connection Density, Inc.Stackable memory module with variable bandwidthUS670814427 janv. 199716 mars 2004Unisys CorporationSpreadsheet driven I/O buffer synthesis processUS671043027 févr. 200223 mars 2004Matsushita Electric Industrial Co., Ltd.Resin-encapsulated semiconductor device and method for manufacturing the sameUS671104327 juin 200223 mars 2004Matrix Semiconductor, Inc.Three-dimensional memory cache systemUS67138563 sept. 200230 mars 2004Ultratera CorporationStacked chip package with enhanced thermal conductivityUS671489114 déc. 200130 mars 2004Intel CorporationMethod and apparatus for thermal management of a power supply to a high performance processor in a computer systemUS67246841 oct. 200220 avr. 2004Hynix Semiconductor Inc.Apparatus for pipe latch control circuit in synchronous memory deviceUS673152711 juil. 20014 mai 2004Micron Technology, Inc.Architecture for a semiconductor memory device for minimizing interference and cross-coupling between control signal lines and power linesUS67420983 oct. 200025 mai 2004Intel CorporationDual-port buffer-to-memory interfaceUS674468730 déc. 20021 juin 2004Hynix Semiconductor Inc.Semiconductor memory device with mode register and method for controlling deep power down mode thereinUS67478872 oct. 20028 juin 2004Intel CorporationMemory module having buffer for isolating stacked memory devicesUS67511137 mars 200215 juin 2004Netlist, Inc.Arrangement of integrated circuits in a memory moduleUS675169613 avr. 200115 juin 2004Rambus Inc.Memory device having a programmable registerUS675412924 janv. 200222 juin 2004Micron Technology, Inc.Memory module with integrated bus terminationUS675413221 août 200222 juin 2004Samsung Electronics Co., Ltd.Devices and methods for controlling active termination resistors in a memory systemUS675775111 août 200029 juin 2004Harrison GeneHigh-speed, multiple-bank, stacked, and PCB-mounted memory moduleUS676294810 oct. 200213 juil. 2004Samsung Electronics Co., Ltd.Semiconductor memory device having first and second memory architecture and memory system using the sameUS676581217 janv. 200220 juil. 2004Honeywell International Inc.Enhanced memory module architectureUS676646925 janv. 200120 juil. 2004Hewlett-Packard Development Company, L.P.Hot-replace of memoryUS677152611 févr. 20023 août 2004Micron Technology, Inc.Method and apparatus for data transferUS677235930 nov. 20003 août 2004Hyundai Electronics Industries Co., Ltd.Clock control circuit for Rambus DRAMUS677909720 sept. 200217 août 2004Mosaid Technologies IncorporatedHigh bandwidth memory interfaceUS678576726 déc. 200031 août 2004Intel CorporationHybrid mass storage system and method with two different types of storage mediumUS679187710 juin 200214 sept. 2004Renesas Technology CorporationSemiconductor device with non-volatile memory and random access memoryUS679589922 mars 200221 sept. 2004Intel CorporationMemory system with burst length shorter than prefetch lengthUS67992413 janv. 200228 sept. 2004Intel CorporationMethod for dynamically adjusting a memory page closing policyUS680198928 juin 20015 oct. 2004Micron Technology, Inc.Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using sameUS680759822 janv. 200219 oct. 2004Rambus Inc.Integrated circuit device having double data rate capabilityUS680765516 juil. 200219 oct. 2004Lsi Logic CorporationAdaptive off tester screening method based on intrinsic die parametric measurementsUS681699127 nov. 20019 nov. 2004Sun Microsystems, Inc.Built-in self-testing for double data rate input/outputUS681960223 oct. 200216 nov. 2004Samsung Electronics Co., Ltd.Multimode data buffer and method for controlling propagation delay timeUS68196172 juin 200316 nov. 2004Samsung Electronics Co., Ltd.System and method for performing partial array self-refresh operation in a semiconductor memory deviceUS682016318 sept. 200016 nov. 2004Intel CorporationBuffering data transfer between a chipset and memory modulesUS682016925 sept. 200116 nov. 2004Intel CorporationMemory control with lookahead power managementUS682610426 août 200230 nov. 2004Kabushiki Kaisha ToshibaSynchronous semiconductor memoryUS683929015 sept. 20034 janv. 2005Intel CorporationMethod, apparatus, and system for high speed data transfer using source synchronous data strobeUS684502730 déc. 200218 janv. 2005Infineon Technologies AgSemiconductor chipUS684505515 juin 200418 janv. 2005Fujitsu LimitedSemiconductor memory capable of transitioning from a power-down state in a synchronous mode to a standby state in an asynchronous mode without setting by a control registerUS684758211 mars 200325 janv. 2005Micron Technology, Inc.Low skew clock input buffer and methodUS685044910 oct. 20031 févr. 2005Nec Electronics Corp.Semiconductor memory device having mode storing one bit data in two memory cells and method of controlling sameUS686220223 sept. 20031 mars 2005Micron Technology, Inc.Low power memory module using restricted device activationUS686224913 févr. 20041 mars 2005Samsung Electronics Co., Ltd.Devices and methods for controlling active termination resistors in a memory systemUS686265318 sept. 20001 mars 2005Intel CorporationSystem and method for controlling data flow direction in a memory systemUS687353430 janv. 200429 mars 2005Netlist, Inc.Arrangement of integrated circuits in a memory moduleUS687857029 juil. 200412 avr. 2005Samsung Electronics Co., Ltd.Thin stacked package and manufacturing method thereofUS689493320 janv. 200417 mai 2005Infineon Technologies AgBuffer amplifier architecture for semiconductor memory circuitsUS68986837 août 200124 mai 2005Fujitsu LimitedClock synchronized dynamic memory and clock synchronized integrated circuitUS690831415 juil. 200321 juin 2005AlcatelTailored interconnect moduleUS691277819 juil. 20015 juil. 2005Micron Technology, Inc.Methods of fabricating full-wafer silicon probe cards for burn-in and testing of semiconductor devicesUS691478614 juin 20015 juil. 2005Lsi Logic CorporationConverter deviceUS691721912 mars 200312 juil. 2005Xilinx, Inc.Multi-chip programmable logic device having configurable logic circuitry and configuration data storage on different diceUS692237128 mai 200226 juil. 2005Nec Electronics CorporationSemiconductor storage deviceUS693090027 janv. 200416 août 2005Netlist, Inc.Arrangement of integrated circuits in a memory moduleUS693090327 janv. 200416 août 2005Netlist, Inc.Arrangement of integrated circuits in a memory moduleUS693811918 oct. 200230 août 2005Sun Microsystems, Inc.DRAM power managementUS694345030 août 200413 sept. 2005Micron Technology, Inc.Packaged microelectronic devices and methods of forming sameUS694474826 juil. 200113 sept. 2005Stmicroelectronics SaSignal processor executing variable size instructions using parallel memory banks that do not include any no-operation type codes, and corresponding methodUS69473419 déc. 200420 sept. 2005Micron Technology, Inc.Integrated semiconductor memory chip with presence detect data capabilityUS695198218 déc. 20024 oct. 2005Micron Technology, Inc.Packaged microelectronic component assembliesUS695279410 oct. 20024 oct. 2005Ching-Hung LuMethod, system and apparatus for scanning newly added disk drives and automatically updating RAID configuration and rebuilding RAID dataUS696128112 sept. 20031 nov. 2005Sun Microsystems, Inc.Single rank memory module for use in a two-rank memory module systemUS696841615 févr. 200222 nov. 2005International Business Machines CorporationMethod, system, and program for processing transaction requests during a pendency of a delayed read request in a system including a bus, a target device and devices capable of accessing the target device over the busUS696841913 févr. 199822 nov. 2005Intel CorporationMemory module having a memory module controller controlling memory transactions for a plurality of memory devicesUS697096813 févr. 199829 nov. 2005Intel CorporationMemory module controller for providing an interface between a system memory controller and a plurality of memory devices on a memory moduleUS698002118 juin 200427 déc. 2005Inphi CorporationOutput buffer with time varying source impedance for driving capacitively-terminated transmission linesUS698611826 sept. 200310 janv. 2006Infineon Technologies AgMethod for controlling semiconductor chips and control apparatusUS699250115 mars 200431 janv. 2006Staktek Group L.P.Reflection-control system and methodUS699295021 août 200331 janv. 2006Mosaid Technologies IncorporatedDelay locked loop implementation in a synchronous dynamic random access memoryUS700006210 févr. 200514 févr. 2006Rambus Inc.System and method featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devicesUS700361811 mars 200521 févr. 2006Rambus Inc.System featuring memory modules that include an integrated circuit buffer devicesUS700363921 juin 200421 févr. 2006Rambus Inc.Memory controller with power management logicUS70070957 déc. 200128 févr. 2006Redback Networks Inc.Method and apparatus for unscheduled flow control in packet formUS70071754 déc. 200128 févr. 2006Via Technologies, Inc.Motherboard with reduced power consumptionUS701064228 sept. 20047 mars 2006Rambus Inc.System featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devicesUS701073622 juil. 20027 mars 2006Advanced Micro Devices, Inc.Address sequencer within BIST (Built-in-Self-Test) systemUS702451813 mars 20024 avr. 2006Intel CorporationDual-port buffer-to-memory interfaceUS702670814 juil. 200311 avr. 2006Staktek Group L.P.Low profile chip scale stacking system and methodUS702821525 juin 200211 avr. 2006Hewlett-Packard Development Company, L.P.Hot mirroring in a computer system with redundant memory subsystemsUS702823427 sept. 200211 avr. 2006Infineon Technologies AgMethod of self-repairing dynamic random access memoryUS703386118 mai 200525 avr. 2006Staktek Group L.P.Stacked module systems and methodUS703515031 oct. 200225 avr. 2006Infineon Technologies AgMemory device with column select being variably delayedUS70435999 oct. 20029 mai 2006Rambus Inc.Dynamic memory supporting simultaneous refresh and data-access transactionsUS704539616 mai 200316 mai 2006Amkor Technology, Inc.Stackable semiconductor package and method for manufacturing sameUS704590121 févr. 200316 mai 2006Megic CorporationChip-on-chip connection with second chip located in rectangular open window hole in printed circuit boardUS70465381 sept. 200416 mai 2006Micron Technology, Inc.Memory stacking system and methodUS705347019 févr. 200530 mai 2006Azul Systems, Inc.Multi-chip package having repairable embedded memories on a system chip with an EEPROM chip storing repair informationUS70534789 août 200430 mai 2006Staktek Group L.P.Pitch change and chip scale stacking systemUS705877625 mars 20036 juin 2006Samsung Electronics Co., Ltd.Asynchronous memory using source synchronous transfer and system employing the sameUS705886325 avr. 20026 juin 2006Kabushiki Kaisha ToshibaSemiconductor integrated circuitUS70617848 juil. 200413 juin 2006Infineon Technologies AgSemiconductor memory moduleUS706182324 août 200413 juin 2006Promos Technologies Inc.Limited output address register technique providing selectively variable write latency in DDR2 (double data rate two) integrated circuit memory devicesUS706674130 mai 200327 juin 2006Staktek Group L.P.Flexible circuit connector for stacked chip moduleUS707517522 avr. 200411 juil. 2006Qualcomm IncorporatedSystems and methods for testing packaged diesUS707939614 juin 200418 juil. 2006Sun Microsystems, Inc.Memory module coolingUS70794414 févr. 200518 juil. 2006Infineon Technologies AgMethods and apparatus for implementing a power down in a memory deviceUS707944612 août 200418 juil. 2006Integrated Device Technology, Inc.DRAM interface circuits having enhanced skew, slew rate and impedance controlUS708515229 déc. 20031 août 2006Intel CorporationMemory system segmented power supply and controlUS708594116 avr. 20031 août 2006Fujitsu LimitedClock control apparatus and method, for a memory controller, that processes a block access into single continuous macro access while minimizing power consumptionUS708943825 juin 20028 août 2006Micron Technology, Inc.Circuit, system and method for selectively turning off internal clock driversUS70931014 nov. 200515 août 2006Microsoft CorporationDynamic data structures for tracking file system free space in a flash memory deviceUS71037309 avr. 20025 sept. 2006Intel CorporationMethod, system, and apparatus for reducing power consumption of a memoryUS711942828 déc. 200410 oct. 2006Hitachi, Ltd.Semiconductor deviceUS712072719 juin 200310 oct. 2006Micron Technology, Inc.Reconfigurable memory module and methodUS712639927 mai 200424 oct. 2006Altera CorporationMemory interface phase-shift circuitry to support multiple frequency rangesUS712756718 déc. 200324 oct. 2006Intel CorporationPerforming memory RAS operations over a point-to-point interconnectUS713396031 déc. 20037 nov. 2006Intel CorporationLogical to physical address mapping of chip selectsUS713697828 mai 200314 nov. 2006Renesas Technology CorporationSystem and method for using dynamic random access memory and flash memoryUS714914519 juil. 200412 déc. 2006Micron Technology, Inc.Delay stage-interweaved analog DLL/PLLUS714982410 juil. 200212 déc. 2006Micron Technology, Inc.Dynamically setting burst length of memory device by applying signal to at least one external pin during a read or write transactionUS71738638 mars 20046 févr. 2007Sandisk CorporationFlash controller cache architectureUS720002110 déc. 20043 avr. 2007Infineon Technologies AgStacked DRAM memory chip for a dual inline memory module (DIMM)US720578925 août 200517 avr. 2007Chris KarabatsosTermination arrangement for high speed data rate multi-drop data bit connectionsUS721005919 août 200324 avr. 2007Micron Technology, Inc.System and method for on-board diagnostics of memory modulesUS721556121 août 20038 mai 2007Samsung Electronics Co., Ltd.Semiconductor memory system having multiple system data busesUS721856628 avr. 200515 mai 2007Network Applicance, Inc.Power management of memory via wake/sleep cyclesUS722459530 juil. 200429 mai 2007International Business Machines Corporation276-Pin buffered memory module with enhanced fault toleranceUS72282644 avr. 20025 juin 2007Infineon Technologies AgProgram-controlled unitUS72315629 janv. 200412 juin 2007Infineon Technologies AgMemory module, test system and method for testing one or a plurality of memory modulesUS72335417 juin 200519 juin 2007Sony CorporationStorage deviceUS72340814 févr. 200419 juin 2007Hewlett-Packard Development Company, L.P.Memory module with testing logicUS72431855 avr. 200410 juil. 2007Super Talent Electronics, Inc.Flash memory system with a high-speed flash controllerUS724554131 août 200517 juil. 2007Micron Technology, Inc.Active termination controlUS72540367 avr. 20057 août 2007Netlist, Inc.High density memory module using stacked printed circuit boardsUS726663910 déc. 20044 sept. 2007Infineon Technologies AgMemory rank decoder for a multi-rank Dual Inline Memory Module (DIMM)US726904228 avr. 200611 sept. 2007Micron Technology, Inc.Memory stacking system and methodUS726970820 avr. 200411 sept. 2007Rambus Inc.Memory controller for non-homogenous memory systemUS72745831 juin 200525 sept. 2007PostechMemory system having multi-terminated multi-drop busUS72773336 juil. 20052 oct. 2007Micron Technology, Inc.Power savings in active standby modeUS72864367 mars 200523 oct. 2007Netlist, Inc.High-density memory module utilizing low-density memory componentsUS72893861 juil. 200530 oct. 2007Netlist, Inc.Memory module decoderUS729675410 mai 200520 nov. 2007Renesas Technology Corp.IC card moduleUS729933017 août 200420 nov. 2007Mosaid Technologies IncorporatedHigh bandwidth memory interfaceUS730259823 avr. 200427 nov. 2007Fujitsu LimitedApparatus to reduce the internal frequency of an integrated circuit by detecting a drop in the voltage and frequencyUS73078632 août 200511 déc. 2007Inphi CorporationProgrammable strength output buffer for RDIMM address registerUS731725030 sept. 20048 janv. 2008Kingston Technology CorporationHigh density memory card assemblyUS736342228 janv. 200422 avr. 2008Rambus Inc.Configurable width buffered moduleUS736694720 avr. 200629 avr. 2008International Business Machines CorporationHigh reliability memory module with a fault tolerant address and command busUS73793161 sept. 200627 mai 2008Metaram, Inc.Methods and apparatus of stacking DRAMsUS738665620 sept. 200610 juin 2008Metaram, Inc.Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuitUS739233820 sept. 200624 juin 2008Metaram, Inc.Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuitsUS74083938 mars 20075 août 2008Inphi CorporationMaster-slave flip-flop and clocking schemeUS740949226 mai 20065 août 2008Hitachi, Ltd.Storage system using flash memory modules logically grouped for wear-leveling and RAIDUS741491729 juil. 200519 août 2008Infineon TechnologiesRe-driving CAwD and rD signal linesUS742864420 juin 200323 sept. 2008Micron Technology, Inc.System and method for selective memory module power managementUS743757911 mai 200614 oct. 2008Micron Technology, Inc.System and method for selective memory module power managementUS744106413 mars 200621 oct. 2008Via Technologies, Inc.Flexible width data protocolUS745712213 juil. 200625 nov. 2008Fu Zhun Precision Industry (Shen Zhen) Co., Ltd.Memory module assembly including a clip for mounting a heat sink thereonUS746422526 sept. 20059 déc. 2008Rambus Inc.Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topologyUS747222020 sept. 200630 déc. 2008Metaram, Inc.Interface circuit system and method for performing power management operations utilizing power management signalsUS747457621 mars 20086 janv. 2009Kingston Technology Corp.Repairing Advanced-Memory Buffer (AMB) with redundant memory buffer for repairing DRAM on a fully-buffered memory-moduleUS748014713 oct. 200620 janv. 2009Dell Products L.P.Heat dissipation apparatus utilizing empty component slotUS74807741 avr. 200320 janv. 2009International Business Machines CorporationMethod for performing a command cancel function in a DRAMUS749677712 oct. 200524 févr. 2009Sun Microsystems, Inc.Power throttling in a memory systemUS751545323 juin 20067 avr. 2009Metaram, Inc.Integrated memory core and memory interface circuitUS753253719 janv. 200612 mai 2009Netlist, Inc.Memory module with a circuit providing load isolation and memory domain translationUS753980030 juil. 200426 mai 2009International Business Machines CorporationSystem, method and storage medium for providing segment level sparingUS757313627 mai 200511 août 2009Micron Technology, Inc.Semiconductor device assemblies and packages including multiple semiconductor device componentsUS758031231 juil. 200625 août 2009Metaram, Inc.Power saving system and method for use with a plurality of memory circuitsUS758112114 juin 200525 août 2009Rambus Inc.System for a memory device having a power down mode and methodUS758112720 oct. 200625 août 2009Metaram, Inc.Interface circuit system and method for performing power saving operations during a command-related latencyUS759079620 sept. 200615 sept. 2009Metaram, Inc.System and method for power management in memory systemsUS759920525 mars 20086 oct. 2009Metaram, Inc.Methods and apparatus of stacking DRAMsUS760624518 août 200520 oct. 2009Cisco Technology, Inc.Distributed packet processing architecture for network access serversUS760956731 juil. 200627 oct. 2009Metaram, Inc.System and method for simulating an aspect of a memory circuitUS761388027 nov. 20033 nov. 2009Renesas Technology Corp.Memory module, memory system, and information deviceUS761991227 sept. 200717 nov. 2009Netlist, Inc.Memory module decoderUS772458931 juil. 200625 mai 2010Google Inc.System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuitsUS773033829 avr. 20081 juin 2010Google Inc.Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuitsUS776172429 avr. 200820 juil. 2010Google Inc.Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuitUS2001000082228 déc. 20003 mai 2001Dell Timothy JayDynamic configuration of memory module using presence detect dataUS2001000319829 nov. 20007 juin 2001Chung-Che WuMethod for timing setting of a system memoryUS2001001132222 juin 19982 août 2001Patrick F. StoltData strobe for faster data access from a memory arrayUS2001002110614 janv. 199913 sept. 2001Rick WeberStacked printed circuit board memory moduleUS200100211375 janv. 200113 sept. 2001Yasukazu KaiDynamic random access memoryUS2001004616318 mai 200129 nov. 2001Fujitsu LimitedMemory system and memory controller with reliable data latch operationUS2002000266210 juil. 20013 janv. 2002Olarig Sompong PaulMethod and apparatus for supporting heterogeneous memory in computer systemsUS2002000489727 déc. 200010 janv. 2002Min-Cheng KaoData processing apparatus for executing multiple instruction setsUS2002001534025 juil. 20017 févr. 2002Victor BatinovichMethod and apparatus for memory module circuit interconnectionUS2002001996117 août 200114 févr. 2002Blodgett Greg A.Device and method for repairing a semiconductor memoryUS2002003406827 nov. 200121 mars 2002Rick WeberStacked printed circuit board memory module and method of augmenting memory thereinUS2002003840530 sept. 199828 mars 2002Michael W. LeddigeMethod and apparatus for implementing multiple memory buses on a memory moduleUS2002004150721 nov. 200111 avr. 2002Woo Steven C.Methods and systems for reducing heat flux in memory systemsUS2002005139812 sept. 20012 mai 2002Seiko Epson CorporationSemiconductor device, method for refreshing the same, system memory, and electronics apparatusUS2002006094512 avr. 200123 mai 2002Fujitsu LimitedSynchronous semiconductor device and method for latching input signalsUS2002006407330 nov. 200030 mai 2002Pien ChienDram module and method of using sram to replace damaged dram cellUS2002006408319 juin 200130 mai 2002Ryu Dong-RyulClock generating circuits controlling activation of a delay locked loop circuit on transition to a standby mode of a semiconductor memory device and methods for operating the sameUS200200898319 janv. 200111 juil. 2002Forthun John A.Module with one side stacked memoryUS200200899707 févr. 200211 juil. 2002Kabushiki Kaisha ToshibaMultimedia private branch exchanger and private branch exchange systemUS2002012165027 févr. 20025 sept. 2002Masanori MinamioResin-encapsulated semiconductor device and method for manufacturing the sameUS2002012167027 févr. 20025 sept. 2002Matsushita Electric Industrial Co., Ltd.Lead frameUS200201241954 nov. 19985 sept. 2002Puthiya K. NizarMethod and apparatus for power management in a memory subsystemUS200201292046 mars 200112 sept. 2002Lance LeighnorHypercache RAM based disk emulation and methodUS2002014590020 déc. 200110 oct. 2002Scott SchaeferLow power memory module using restricted RAM activationUS200201657063 mai 20017 nov. 2002Raynham Michael B.Memory controller emulatorUS2002017427417 août 200121 nov. 2002Wu Kun HoDDR and QDR converter and interface card, motherboard and memory module interface using the sameUS200201844387 janv. 20025 déc. 2002Fujitsu LimitedMemory control systemUS200300022622 juil. 20022 janv. 2003Martin BenisekElectronic printed circuit board having a plurality of identically designed, housing-encapsulated semiconductor memoriesUS2003001199328 juin 200116 janv. 2003Intel CorporationHeat transfer apparatusUS2003001655019 juil. 200223 janv. 2003Yoo Chang-SikSemiconductor memory systems, methods, and devices for controlling active terminationUS2003002117526 juil. 200230 janv. 2003Jong Tae KwakLow power type Rambus DRAMUS2003002615525 juin 20026 févr. 2003Mitsubishi Denki Kabushiki KaishaSemiconductor memory module and register buffer device for use in the sameUS2003002615931 juil. 20026 févr. 2003Infineon Technologies North America Corp.Fuse programmable I/O organizationUS200300353122 oct. 200220 févr. 2003Intel CorporationMemory module having buffer for isolating stacked memory devicesUS2003003915830 sept. 200227 févr. 2003Masashi HoriguchiSemiconductor device, such as a synchronous dram, including a control circuit for reducing power consumptionUS2003004129524 août 200127 févr. 2003Chien-Tzu HouMethod of defects recovery and status display of dramUS2003006145825 sept. 200127 mars 2003Wilcox Jeffrey R.Memory control with lookahead power managementUS2003006145927 sept. 200127 mars 2003Nagi AbouleneinMethod and apparatus for memory access scheduling to reduce memory access latencyUS2003009361418 oct. 200215 mai 2003Sun MicrosystemsDram power managementUS2003010139224 avr. 200229 mai 2003Lee Chen-TsaiMethod of testing memory with continuous, varying dataUS2003010593230 nov. 20015 juin 2003David Howard S.Emulation of memory clock enable pin and use of chip select for memory power controlUS2003011787526 sept. 200226 juin 2003Lee Kang SeolPower-up signal generator for semiconductor memory devicesUS2003012338920 sept. 20023 juil. 2003Russell Patrick GeneApparatus and method for controlling data transmissionUS2003012633831 déc. 20013 juil. 2003Dodd James M.Memory bus termination with memory unit having termination controlUS2003013116022 oct. 200210 juil. 2003Hampel Craig E.Timing calibration apparatus and method for a memory device signaling systemUS2003014516317 janv. 200331 juil. 2003Jong-Cheul SeoElectronic system and refresh methodUS2003015899515 févr. 200221 août 2003Ming-Hsien LeeMethod for DRAM control with adjustable page sizeUS200301645391 mars 20024 sept. 2003Sampson Taiwan Ltd.Method for stacking semiconductor package units and stacked packageUS2003018251322 mars 200225 sept. 2003Dodd James M.Memory system with burst length shorter than prefetch lengthUS2003018393429 mars 20022 oct. 2003Barrett Joseph C.Method and apparatus for stacking multiple die in a flip chip semiconductor packageUS200301898689 avr. 20029 oct. 2003Riesenman Robert J.Early power-down digital memory device and methodUS200301898705 avr. 20029 oct. 2003Wilcox Jeffrey R.Individual memory page activity timing method and systemUS200301918889 avr. 20029 oct. 2003Klein Dean A.Method and system for dynamically operating memory in a power-saving error correction modeUS200301919159 avr. 20029 oct. 2003Alankar SaxenaMethod, system, and apparatus for reducing power consumption of a memoryUS2003020038218 avr. 200223 oct. 2003Wells Owen NewtonMethods and apparatus for backing up a memory deviceUS2003020047416 avr. 200323 oct. 2003Fujitsu LimitedClock control apparatus and method for a memory controllerUS2003020580219 févr. 20036 nov. 2003Segaram Para KanagasabaiMethod of bonding a semiconductor die without an ESD circuit and a separate ESD circuit to an external lead, and a semiconductor device made therebyUS200302064766 mai 20026 nov. 2003Micron Technology, Inc.Low power consumption memory device having row-to-column shortUS2003021730320 mai 200220 nov. 2003Hitachi, Ltd.Interface circuitUS2003022329029 avr. 20034 déc. 2003Park Myun-JooSemiconductor memory device with data bus scheme for reducing high frequency noiseUS200302277987 juin 200211 déc. 2003Pax George EReduced power registered memory module and methodUS200302298215 juin 200211 déc. 2003Kenneth MaMethod and apparatus for adaptive power management of memoryUS2003023154018 juin 200218 déc. 2003Nanoamp Solutions, Inc.DRAM with total self refresh and control circuitUS2003023154214 juin 200218 déc. 2003Zaharinova-Papazova Vesselina K.Power governor for dynamic ramUS2003023466420 nov. 200225 déc. 2003Mitsubishi Denki Kabushiki KaishaData busUS2004001699425 juil. 200329 janv. 2004Siliconware Precision Industries Co., Ltd.Semiconductor package and fabricating method thereofUS2004002790227 juin 200312 févr. 2004Mitsubishi Denki Kabushiki KaishaSemiconductor device with reduced current consumption in standby stateUS200400347324 avr. 200319 févr. 2004Network Appliance, Inc.Apparatus and method for placing memory into self-refresh stateUS2004003475516 août 200219 févr. 2004Laberge Paul A.Latency reduction using negative clock edge and read flagsUS2004003713321 août 200326 févr. 2004Park Myun-JooSemiconductor memory system having multiple system data busesUS2004004480829 août 20024 mars 2004Intel Corporation (A Delaware Corporation)Slave I/O driver calibration using error-nulling master referenceUS200400472284 sept. 200311 mars 2004Cascade Semiconductor CorporationAsynchronous hidden refresh of semiconductor memoryUS2004005731723 sept. 200325 mars 2004Scott SchaeferLow power memory module using restricted device activationUS2004006464721 févr. 20031 avr. 2004Microsoft CorporationMethod and apparatus to reduce power consumption and improve read/write performance of hard disk drives using non-volatile memoryUS2004006476727 sept. 20021 avr. 2004Infineon Technologies North America Corp.Method of self-repairing dynamic random access memoryUS2004008332418 nov. 200229 avr. 2004Josef RabinovitzLarge array of mass data storage devices connected to a computer by a serial linkUS2004008847531 oct. 20026 mai 2004Infineon Technologies North America Corp.Memory device with column select being variably delayedUS2004010083718 nov. 200327 mai 2004Samsung Electronics Co., Ltd.On-die termination circuit and method for reducing on-chip DC current, and memory system including memory device having the sameUS2004011772329 oct. 200317 juin 2004Foss Richard C.Error correction scheme for memoryUS2004012317323 déc. 200224 juin 2004Emberling Brian D.Controlling the propagation of a control signal by means of variable I/O delay compensation using a programmable delay circuit and detection sequenceUS2004012563517 nov. 20031 juil. 2004Maksim KuzmenkaMemory system and memory subsystemUS2004013373618 déc. 20038 juil. 2004Samsung Electronics Co., Ltd.Memory module device for use in high-frequency operationUS200401393599 janv. 200315 juil. 2004Samson Eric C.Power/performance optimized memory controller considering processor power statesUS2004014596316 janv. 200429 juil. 2004Byon Gyung-SuSemiconductor device including duty cycle correction circuitUS200401510381 déc. 20035 août 2004Hermann RuckerbauerMemory module and method for operating a memory module in a data memory systemUS200401747654 mars 20049 sept. 2004Samsung Electronics Co., Ltd.Double data rate synchronous dynamic random access memory semiconductor deviceUS200401770795 mars 20039 sept. 2004Ilya GluhovskyModeling overlapping of memory references in a queueing system modelUS2004017882411 mars 200316 sept. 2004Micron Technology, Inc.Low skew clock input buffer and methodUS2004018432430 mars 200423 sept. 2004Pax George EReduced power registered memory module and methodUS2004018695628 janv. 200423 sept. 2004Richard PeregoConfigurable width buffered moduleUS2004018870411 févr. 200430 sept. 2004Intel Corporation, A Delaware CorporationBuffering and interleaving data transfer between a chipset and memory modulesUS200401967321 avr. 20047 oct. 2004Sang-Bo LeeMulti-stage output multiplexing circuits and methods for double data rate synchronous memory devicesUS2004020543314 avr. 200314 oct. 2004International Business Machines CorporationHigh reliability memory module with a fault tolerant address and command busUS2004020817315 avr. 200421 oct. 2004Infineon Technologies AgScheduler for signaling a time outUS200402258589 mai 200311 nov. 2004Brueggen Christopher M.Systems and methods for processor memory allocationUS200402281663 mars 200418 nov. 2004Georg BraunBuffer chip and method for actuating one or more memory arrangementsUS200402281963 mars 200418 nov. 2004Kwak Jin-SeokMemory devices, systems and methods using selective on-die terminationUS2004022820322 déc. 200318 nov. 2004Kie-Bong KooData input device in semiconductor memory deviceUS2004023093226 sept. 200318 nov. 2004Rory DickmannMethod for controlling semiconductor chips and control apparatusUS2004023687716 juin 200425 nov. 2004Lee A. BurtonSwitch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM)US2004025098910 févr. 200416 déc. 2004Yun-Hyeok ImClothespin type heat dissipating apparatus for semiconductor moduleUS2004025663818 mai 200423 déc. 2004Richard PeregoConfigurable width buffered module having a bypass circuitUS2004025784721 avr. 200423 déc. 2004Yoshinori MatsuiMemory module and memory systemUS2004026095720 juin 200323 déc. 2004Jeddeloh Joseph M.System and method for selective memory module power managementUS2004026425524 juin 200330 déc. 2004Micron Technology, Inc.Memory device having data paths with multiple speedsUS2004026816130 juin 200330 déc. 2004Ross Jason MReference voltage generatorUS2005001849529 janv. 200427 janv. 2005Netlist, Inc.Arrangement of integrated circuits in a memory moduleUS2005002187430 janv. 200427 janv. 2005Georgiou Christos J.Single chip protocol converterUS200500249638 juil. 20043 févr. 2005Infineon Technologies AgSemiconductor memory moduleUS2005002792812 nov. 20033 févr. 2005M-Systems Flash Disk Pioneers, Ltd.SDRAM memory device with an embedded NAND flash controllerUS2005002803830 juil. 20033 févr. 2005Pomaranski Ken GaryPersistent volatile memory fault trackingUS200500340048 août 200310 févr. 2005Bunker Michael S.Method and apparatus for sending dataUS2005003635026 mai 200417 févr. 2005So Byung-SeMemory moduleUS2005004150428 sept. 200424 févr. 2005Perego Richard E.Method of operating a memory system including an integrated circuit buffer deviceUS2005004430328 sept. 200424 févr. 2005Perego Richard E.Memory system including an integrated circuit buffer deviceUS200500443058 juil. 200424 févr. 2005Infineon Technologies AgSemiconductor memory moduleUS2005004719221 juil. 20043 mars 2005Renesas Technology Corp.Semiconductor integrated circuitUS2005007154329 sept. 200331 mars 2005Ellis Robert M.Memory buffer device integrating refreshUS2005007853230 juil. 200414 avr. 2005Hermann RuckerbauerSemiconductor memory moduleUS2005008108529 sept. 200314 avr. 2005Ellis Robert M.Memory buffer device integrating ECCUS200500998343 nov. 200412 mai 2005Elpida Memory, IncStacked memory, memory module and memory systemUS200501025906 nov. 200312 mai 2005International Business Machines CorporationMethod for performing a burn-in testUS2005010531831 oct. 200319 mai 2005Seiji FunabaMemory module, memory chip, and memory systemUS2005010846014 nov. 200319 mai 2005Intel CorporationPartial bank DRAM refreshUS2005012753124 janv. 200516 juin 2005Tay Wuu Y.Method for ball grid array chip packages having improved testing and stacking characteristicsUS2005013215818 janv. 200516 juin 2005Rambus Inc.Memory device signaling system and method with independent timing calibration for parallel signal pathsUS2005013517618 déc. 200323 juin 2005Siva RamakrishnanSynchronizing memory copy operations with memory accessesUS2005013826723 déc. 200323 juin 2005Bains Kuljit S.Integral memory buffer and serial presence detect capability for fully-buffered memory modulesUS2005013830418 déc. 200323 juin 2005Siva RamakrishnanPerforming memory RAS operations over a point-to-point interconnectUS2005013997723 déc. 200430 juin 2005Elpida Memory, IncSemiconductor integrated circuit deviceUS2005014119924 déc. 200330 juin 2005Super Talent Electronics Inc.Heat Sink Riveted to Memory Module with Upper Slots and Open Bottom Edge for Air FlowUS2005014966210 févr. 20057 juil. 2005Perego Richard E.System having a plurality of integrated circuit buffer devicesUS200501522125 janv. 200514 juil. 2005Sunplus Technology Co., Ltd.Memory controller capable of estimating memory power consumptionUS2005015693411 mars 200521 juil. 2005Perego Richard E.System featuring memory modules that include an integrated circuit buffer devicesUS2005016602613 juil. 200428 juil. 2005Fred WareConfigurable width buffered module having switch elementsUS2005019316329 avr. 20051 sept. 2005Perego Richard E.Integrated circuit buffer deviceUS200501946763 mars 20058 sept. 2005Matsushita Electric Industrial Co., Ltd.Resin-encapsulated semiconductor device and lead frame, and method for manufacturing the sameUS200501949918 mars 20048 sept. 2005Navneet DourMethod and apparatus for PVT controller for programmable on die terminationUS200501956292 mars 20048 sept. 2005Leddige Michael W.Interchangeable connection arrays for double-sided memory module placementUS200502010636 oct. 200415 sept. 2005Hae-Hyung LeeSemiconductor module with heat sink and method thereofUS2005020411110 mars 200415 sept. 2005Rohit NatarajanCommand scheduling for dual-data-rate two (DDR2) memory devicesUS2005020725525 mai 200522 sept. 2005Perego Richard ESystem having a controller device, a buffer device and a plurality of memory devicesUS2005021019613 mai 200522 sept. 2005Perego Richard EMemory module having an integrated circuit buffer deviceUS2005022317917 mai 20056 oct. 2005Perego Richard EBuffer device and method of operation in a buffer deviceUS2005022494813 janv. 200513 oct. 2005Jong-Joo LeeSemiconductor device package having buffered memory module and method thereofUS2005023204920 avr. 200520 oct. 2005Hynix Semiconductor Inc.Semiconductor memory deviceUS200502351199 juin 200520 oct. 2005Microsoft CorporationMethods and mechanisms for proactive memory managementUS2005023513120 avr. 200420 oct. 2005Ware Frederick AMemory controller for non-homogeneous memory systemUS2005023783822 déc. 200427 oct. 2005Jong-Tae KwakRefresh control circuit and method for multi-bank structure DRAMUS200502436356 juil. 20053 nov. 2005Micron Technology, Inc.Power savings in active standby modeUS2005024901113 juil. 200510 nov. 2005Canon Kabushiki KaishaMemory control device having less power consumption for backupUS2005025950412 août 200424 nov. 2005Paul MurtughDRAM interface circuits having enhanced skew, slew rate and impedance controlUS200502655061 août 20051 déc. 2005Mosaid Technologies, Inc.Delay locked loop implementation in a synchronous dynamic random access memoryUS200502697156 janv. 20058 déc. 2005Cheol-Joon YooSemiconductor package, mold used in manufacturing the same, and method for manufacturing the sameUS2005027847425 mai 200515 déc. 2005Perersen Ryan MMethod of increasing DDR memory bandwidth in DDR SDRAM modulesUS200502810967 mars 200522 déc. 2005Bhakta Jayesh RHigh-density memory module utilizing low-density memory componentsUS2005028112329 août 200522 déc. 2005Micron Technology, Inc.Memory with address managementUS200502835722 mai 200522 déc. 2005Yuzo IshiharaSemiconductor integrated circuit and power-saving control method thereofUS2005028517414 juin 200529 déc. 2005Nec CorporationStacked semiconductor memory deviceUS2005028929229 juin 200429 déc. 2005Morrow Warren RSystem and method for thermal throttling of memory modulesUS200502893174 mars 200529 déc. 2005Ming-Shi LiouMethod and related apparatus for accessing memoryUS2006000220131 août 20055 janv. 2006Micron Technology, Inc.Active termination controlUS2006001033924 juin 200412 janv. 2006Klein Dean AMemory system and method having selective ECC during low power refreshUS2006002648429 sept. 20052 févr. 2006Broadcom CorporationSystem and method for interleaving data in a communication deviceUS2006003859720 août 200423 févr. 2006Eric BeckerDelay circuit with reset-based forward path static delayUS2006003920423 août 200423 févr. 2006Cornelius William PMethod and apparatus for encoding memory control signals to reduce pin countUS2006003920523 août 200423 févr. 2006Cornelius William PReducing the number of power and ground pins required to drive address signals to memory modulesUS2006004171127 nov. 200323 févr. 2006Renesas Technology CorporationMemory module, memory system, and information deviceUS2006004173019 août 200423 févr. 2006Larson Douglas AMemory command delay balancing in a daisy-chained memory topologyUS2006004490931 août 20042 mars 2006Kinsley Thomas HMethod and system for reducing the peak current in refreshing dynamic random access memory devicesUS2006004491328 juil. 20052 mars 2006Klein Dean AMemory system and method using ECC to achieve low power refreshUS200600495029 mai 20059 mars 2006Staktek Group, L.P.Module thermal management system and methodUS2006005057426 oct. 20059 mars 2006Harald StreifMemory device with column select being variably delayedUS2006005624415 sept. 200416 mars 2006Ware Frederick AMemory systems with variable delays for write data signalsUS200600620471 juil. 200523 mars 2006Bhakta Jayesh RMemory module decoderUS2006006714123 juil. 200330 mars 2006Perego Richard EIntegrated circuit buffer deviceUS2006008561620 oct. 200420 avr. 2006Zeighami Roy MMethod and system for dynamically adjusting DRAM refresh rateUS2006008790020 oct. 200527 avr. 2006Infineon Technologies AgSemi-conductor component, as well as a process for the in-or output of test dataUS2006009003121 oct. 200427 avr. 2006Microsoft CorporationUsing external memory devices to improve system performanceUS2006009005424 oct. 200527 avr. 2006Hee-Joo ChoiSystem controlling interface timing in memory module and related methodUS2006010695118 nov. 200418 mai 2006Bains Kuljit SCommand controlling different operations in different chipsUS2006011221413 mai 200525 mai 2006Tsuei-Chi YehMethod for applying downgraded DRAM to an electronic device and the electronic device thereofUS2006011221919 nov. 200425 mai 2006Gaurav ChawlaFunctional partitioning method for providing modular data storage systemsUS200601171525 janv. 20041 juin 2006Smart Modular Technologies Inc., A California CorporationTransparent four rank memory module for standard two rank sub-systemsUS200601171601 déc. 20041 juin 2006Intel CorporationMethod to consolidate memory usage to reduce power consumptionUS2006011893321 nov. 20058 juin 2006Tessera, Inc.Stackable frames for packaging microelectronic devicesUS200601201933 déc. 20048 juin 2006Casper Stephen LSystem and method for reducing power consumption during extended refresh periods of dynamic random access memory devicesUS200601232653 déc. 20048 juin 2006Hermann RuckerbauerSemiconductor memory moduleUS2006012636910 déc. 200415 juin 2006Siva RaghuramStacked DRAM memory chip for a dual inline memory module (DIMM)US2006012971210 déc. 200415 juin 2006Siva RaghuramBuffer chip for a multi-rank dual inline memory module (DIMM)US2006012974013 déc. 200415 juin 2006Hermann RuckerbauerMemory device, memory controller and method for operating the sameUS2006012975510 déc. 200415 juin 2006Siva RaghuramMemory rank decoder for a Multi-Rank Dual Inline Memory Module (DIMM)US2006013317321 déc. 200422 juin 2006Jain Sandeep KMethod, apparatus, and system for active refresh managementUS2006013679116 déc. 200422 juin 2006Klaus NierleTest method, control circuit and system for reduced time combined write window and retention testingUS2006014998230 déc. 20046 juil. 2006Vogt Pete DMemory power saving stateUS200601740823 févr. 20053 août 2006Bellows Mark DMethod and apparatus for managing write-to-read turnarounds in an early read after write memory systemUS2006017674410 févr. 200510 août 2006Micron Technology, Inc.Low power chip select (CS) latency optionUS200601793339 févr. 200510 août 2006International Business Machines CorporationPower management via DIMM read operation limiterUS200601793349 févr. 200510 août 2006International Business Machines CorporationDynamic power management via DIMM read operation limiterUS2006018092611 févr. 200517 août 2006Rambus, Inc.Heat spreader clamping mechanism for semiconductor modulesUS2006018195311 févr. 200517 août 2006Eric RotenbergSystems, methods and devices for providing variable-latency write operations in memory devicesUS2006019563131 janv. 200531 août 2006Ramasubramanian RajamaniMemory buffers for merging local data from memory modulesUS2006019817828 avr. 20067 sept. 2006Kinsley Thomas HMemory stacking system and methodUS2006020359030 janv. 200614 sept. 2006Yuki MoriDynamic random access memories and method for testing performance of the sameUS2006020673811 mai 200614 sept. 2006Jeddeloh Joseph MSystem and method for selective memory module power managementUS2006023301230 mars 200619 oct. 2006Elpida Memory, Inc.Semiconductor storage device having a plurality of stacked memory chipsUS2006023616521 mars 200519 oct. 2006Cepulis Darren JManaging memory healthUS2006023620120 avr. 200619 oct. 2006Gower Kevin CHigh reliability memory module with a fault tolerant address and command busUS2006024826117 avr. 20062 nov. 2006Jacob Bruce LSystem and method for performing multi-rank command scheduling in DDR SDRAM memory systemsUS2006024838715 avr. 20052 nov. 2006Microsoft CorporationIn-line non volatile memory disk read cache and write bufferUS2006026258619 janv. 200623 nov. 2006Solomon Jeffrey CMemory module with a circuit providing load isolation and memory domain translationUS2006029429524 juin 200528 déc. 2006Yukio FukuzoDRAM chip device well-communicated with flash memory chip and multi-chip package comprising such a deviceUS2007000599830 juin 20054 janv. 2007Sandeep JainVarious apparatuses and methods for reduced power states in system memoryUS2007005053023 juin 20061 mars 2007Rajan Suresh NIntegrated memory core and memory interface circuitUS200700584711 sept. 200615 mars 2007Rajan Suresh NMethods and apparatus of stacking DRAMsUS2007007066926 sept. 200529 mars 2007Rambus Inc.Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topologyUS2007008899528 juil. 200619 avr. 2007Rambus Inc.System including a buffered memory moduleUS2007009169615 nov. 200426 avr. 2007Tim NiggemeierMemory controllerUS2007010686010 nov. 200510 mai 2007International Business Machines CorporationRedistribution of memory to reduce computer system power consumptionUS2007013653714 déc. 200514 juin 2007Sun Microsystems, Inc.System memory board subsystem using dram with stacked dedicated high speed point to point linksUS2007016270016 déc. 200512 juil. 2007Microsoft CorporationOptimizing write and wear performance for a memoryUS2007018899714 févr. 200616 août 2007Sun Microsystems, Inc.Interconnect design for reducing radiated emissionsUS200701925638 févr. 200716 août 2007Rajan Suresh NSystem and method for translating an address associated with a command communicated between a system and memory circuitsUS200701956135 févr. 200723 août 2007Rajan Suresh NMemory module with memory stack and interface with enhanced capabilitiesUS200702040758 févr. 200730 août 2007Rajan Suresh NSystem and method for reducing command scheduling constraints of memory circuitsUS2007021644514 mars 200620 sept. 2007Inphi CorporationOutput buffer with switchable output impedanceUS2007024719424 avr. 200625 oct. 2007Inphi CorporationOutput buffer to drive AC-coupled terminated transmission linesUS200702790842 juin 20066 déc. 2007Kyung Suk OhIntegrated circuit with graduated on-die terminationUS200702886837 juin 200613 déc. 2007Microsoft CorporationHybrid memory device with single interfaceUS200702886868 juin 200613 déc. 2007Bitmicro Networks, Inc.Optimized placement policy for solid state storage devicesUS200702886879 juin 200613 déc. 2007Microsoft CorporationHigh speed nonvolatile memory deviceUS2008000244729 juin 20063 janv. 2008Smart Modular Technologies, Inc.Memory supermodule utilizing point to point serial data linksUS2008001043514 juin 200710 janv. 2008Michael John Sebastian SmithMemory systems and memory modulesUS2008002510831 juil. 200631 janv. 2008Metaram, Inc.System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuitsUS2008002512231 juil. 200631 janv. 2008Metaram, Inc.Memory refresh system and methodUS2008002513631 juil. 200631 janv. 2008Metaram, Inc.System and method for storing at least a portion of information received in association with a first operation for use in performing a second operationUS2008002513731 juil. 200631 janv. 2008Metaram, Inc.System and method for simulating an aspect of a memory circuitUS2008002769726 oct. 200631 janv. 2008Metaram, Inc.Memory circuit simulation system and method with power saving capabilitiesUS2008002770231 juil. 200631 janv. 2008Metaram, Inc.System and method for simulating a different number of memory circuitsUS2008002770326 oct. 200631 janv. 2008Metaram, Inc.Memory circuit simulation system and method with refresh capabilitiesUS2008002813531 juil. 200631 janv. 2008Metaram, Inc.Multiple-component memory interface system and methodUS2008002813625 juil. 200731 janv. 2008Schakel Keith RMethod and apparatus for refresh management of memory modulesUS2008002813725 juil. 200731 janv. 2008Schakel Keith RMethod and Apparatus For Refresh Management of Memory ModulesUS2008003103020 sept. 20067 févr. 2008Metaram, Inc.System and method for power management in memory systemsUS2008003107231 juil. 20067 févr. 2008Metaram, Inc.Power saving system and method for use with a plurality of memory circuitsUS2008003735320 oct. 200614 févr. 2008Metaram, Inc.Interface circuit system and method for performing power saving operations during a command-related latencyUS2008005601412 juin 20076 mars 2008Suresh Natarajan RajanMemory device with emulated characteristicsUS2008006277312 juin 200713 mars 2008Suresh Natarajan RajanSystem and method for simulating an aspect of a memory circuitUS200800658203 oct. 200713 mars 2008Peter GillinghamHigh bandwidth memory interfaceUS200800827632 oct. 20063 avr. 2008Metaram, Inc.Apparatus and method for power management of memory circuits by a system or component thereofUS2008008658815 déc. 200610 avr. 2008Metaram, Inc.System and Method for Increasing Capacity, Performance, and Flexibility of Flash StorageUS2008008903413 oct. 200617 avr. 2008Dell Products L.P.Heat dissipation apparatus utilizing empty component slotUS2008009827723 oct. 200624 avr. 2008International Business Machines CorporationHigh density high reliability memory module with power gating and a fault tolerant address and command busUS2008010375330 oct. 20071 mai 2008Rajan Suresh NMemory device with emulated characteristicsUS2008010431430 oct. 20071 mai 2008Rajan Suresh NMemory device with emulated characteristicsUS2008010920630 oct. 20078 mai 2008Rajan Suresh NMemory device with emulated characteristicsUS2008010959530 oct. 20078 mai 2008Rajan Suresh NSystem and method for reducing command scheduling constraints of memory circuitsUS2008010959730 oct. 20078 mai 2008Schakel Keith RMethod and apparatus for refresh management of memory modulesUS2008010959830 oct. 20078 mai 2008Schakel Keith RMethod and apparatus for refresh management of memory modulesUS2008011500613 nov. 200715 mai 2008Michael John Sebastian SmithSystem and method for adjusting the timing of signals associated with a memory systemUS2008012044330 oct. 200722 mai 2008Suresh Natarajan RajanSystem and method for reducing command scheduling constraints of memory circuitsUS2008012045830 oct. 200722 mai 2008Peter GillinghamHigh bandwidth memory interfaceUS2008012345926 oct. 200629 mai 2008Metaram, Inc.Combined signal delay and power saving system and method for use with a plurality of memory circuitsUS2008012668730 oct. 200729 mai 2008Suresh Natarajan RajanMemory device with emulated characteristicsUS2008012668830 oct. 200729 mai 2008Suresh Natarajan RajanMemory device with emulated characteristicsUS2008012668930 oct. 200729 mai 2008Suresh Natarajan RajanMemory device with emulated characteristicsUS200801266905 févr. 200729 mai 2008Rajan Suresh NMemory module with memory stackUS2008012669230 oct. 200729 mai 2008Suresh Natarajan RajanMemory device with emulated characteristicsUS2008013382530 oct. 20075 juin 2008Suresh Natarajan RajanSystem and method for simulating an aspect of a memory circuitUS2008015902716 juil. 20073 juil. 2008Young Ju KimSemiconductor memory device with mirror function module and using the sameUS2008017042525 mars 200817 juil. 2008Rajan Suresh NMethods and apparatus of stacking dramsUS2008019589412 févr. 200714 août 2008Micron Technology, Inc.Memory array error correction apparatus, systems, and methodsUS2008023985729 avr. 20082 oct. 2008Suresh Natarajan RajanInterface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuitUS2008023985829 avr. 20082 oct. 2008Suresh Natarajan RajanInterface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuitsUS2009002478930 oct. 200722 janv. 2009Suresh Natarajan RajanMemory circuit system and methodUS2009002479030 oct. 200722 janv. 2009Suresh Natarajan RajanMemory circuit system and methodUS2009010961316 janv. 200730 avr. 2009Qimonda AgMemory module heat sinkUS2009021693914 févr. 200927 août 2009Smith Michael J SEmulation of abstracted DIMMs using abstracted DRAMsUS2009028503122 juil. 200919 nov. 2009Suresh Natarajan RajanSystem and method for simulating an aspect of a memory circuitUS2009029044227 juil. 200926 nov. 2009Rajan Suresh NMethod and circuit for configuring memory core integrated circuit dies with memory interface integrated circuit diesUS201000052181 juil. 20087 janv. 2010International Business Machines CorporationEnhanced cascade interconnected memory systemUS201000205856 oct. 200928 janv. 2010Rajan Suresh NMethods and apparatus of stacking dramsUS2010025730416 juin 20107 oct. 2010Google Inc.Apparatus and method for power management of memory circuits by a system or component thereofUS2010027188828 avr. 201028 oct. 2010Google Inc.System and Method for Delaying a Signal Communicated from a System to at Least One of a Plurality of Memory CircuitsUS2010028128019 juil. 20104 nov. 2010Google Inc.Interface Circuit System And Method For Performing Power Management Operations In Conjunction With Only A Portion Of A Memory CircuitUSRE357339 déc. 199417 févr. 1998Circuit Components IncorporatedDevice for interconnecting integrated circuit packages to circuit boardsUSRE3683916 déc. 199829 août 2000Philips Semiconductor, Inc.Method and apparatus for reducing power consumption in digital electronic circuitsDE102004051345B421 oct. 200422 août 2013Qimonda AgHalbleiter-Bauelement, Verfahren zum Ein- und/oder Ausgeben von Testdaten, sowie SpeichermodulDE102004053316A14 nov. 200418 mai 2006Infineon Technologies AgOperating parameters e.g. operating temperatures, reading and selecting method for e.g. dynamic RAM, involves providing memory with registers to store parameters, where read and write access on register takes place similar to access on cellDE102005036528B43 août 200526 janv. 2012Qimonda AgSpeicherbaustein und Verfahren zum Betreiben eines SpeicherbausteinsEP0644547A22 sept. 199422 mars 1995International Business Machines CorporationIntegrated multichip memory module, structure and fabricationJP3304893B2 Titre non disponibleJP62121978A Titre non disponibleJP2002025255A Titre non disponibleJP2006236388A Titre non disponibleCitations hors brevetsRéférence1"BIOS and Kernel Developer's Guide (BKDG) for AMD Family 10h Processors," AMD, 31116 Rev 3.00, Sep. 7, 2007.2"Using Two Chip Selects to Enable Quad Rank," IP.com PriorArtDatabase, copyright IP.com, Inc. 2004.3Buffer Device for Memory Modules (DIMM), IP.com Prior Art Database, , Feb. 10, 2007, 1 pg.4Buffer Device for Memory Modules (DIMM), IP.com Prior Art Database, <URL: http://ip.com/IPCOM/000144850>, Feb. 10, 2007, 1 pg.5Fang et al., W. Power Complexity Analysis Of Adiabatic SRAM, 6th Int. Conference On ASIC, vol. 1, Oct. 2005, pp. 334-337.6Final Office Action From Application No. 11/461,435 Mailed Jan. 28, 2009.7Final Office Action from U.S. Appl. No. 11/461,420 Mailed Apr. 28, 2010.8Final Office Action from U.S. Appl. No. 11/461,430 mailed on Sep. 8, 2008.9Final Office Action from U.S. Appl. No. 11/461,435 Dated May 13, 2010.10Final Office Action from U.S. Appl. No. 11/461,435 mailed on Jan. 28, 2009.11Final Office Action from U.S. Appl. No. 11/515,167 Dated Jun. 3, 2010.12Final Office Action from U.S. Appl. No. 11/553,390 Dated Jun. 24, 2010.13Final Office Action from U.S. Appl. No. 11/588,739 Dated Dec. 15, 2010.14Final Office Action from U.S. Appl. No. 11/672,921 Dated Jul. 23, 2010.15Final Office Action from U.S. Appl. No. 11/672,924 Dated Sep. 7, 2010.16Final Office Action from U.S. Appl. No. 11/702,960 Dated Jun. 21, 2010.17Final Office Action from U.S. Appl. No. 11/828,182 Dated Dec. 22, 2010.18Final Office Action from U.S. Appl. No. 11/858,518 Mailed Apr. 21, 2010.19Final Office Action from U.S. Appl. No. 11/929,225 Dated Aug. 27, 2010.20Final Office Action from U.S. Appl. No. 11/929,261 Dated Sep. 7, 2010.21Final Office Action from U.S. Appl. No. 11/929,286 Dated Aug. 20, 2010.22Final Office Action from U.S. Appl. No. 11/929,403 Dated Aug. 31, 2010.23Final Office Action from U.S. Appl. No. 11/929,417 Dated Aug. 31, 2010.24Final Office Action from U.S. Appl. No. 11/929,432 Dated Aug. 20, 2010.25Final Office Action from U.S. Appl. No. 11/929,450 Dated Aug. 20, 2010.26Final Office Action from U.S. Appl. No. 11/929,500 Dated Jun. 24, 2010.27Final Office Action from U.S. Appl. No. 11/929,571 Dated Mar. 3, 2011.28Final Office Action from U.S. Appl. No. 11/929,631 Dated Nov. 18, 2010.29Final Office Action from U.S. Appl. No. 11/929,655 Dated Nov. 22, 2010.30Final Office Action from U.S. Appl. No. 11/939,440 Dated May 19, 2011.31Final Office Action from U.S. Appl. No. 12/507,682 Dated Mar. 29, 2011.32Final Office Action from U.S. Appl. No. 12/574,628 Dated Mar. 3, 2011.33Final Rejection From U.S. Appl. No. 11/461,437 Mailed Nov. 10, 2009.34Final Rejection from U.S. Appl. No. 11/762,010 Mailed Dec. 4, 2009.35Form AO-120 as filed in US Patent No. 7,472,220 on Jun. 17, 2009.36German Office Action from German Patent Application No. 11 2006 001 810.8-55 Dated Feb. 18, 2009 (With Translation).37German Office Action From German Patent Application No. 11 2006 001 810.8-55 Mailed Apr. 20, 2009 (With Translation).38German Office Action from German Patent Application No. 11 2006 002 300.4-55 Dated May 11, 2009 (With Translation).39German Office Action From German Patent Application No. 11 2006 002 300.4-55 Mailed Jun. 5, 2009 (With Translation).40Great Britain Office Action from GB Patent Application No. GB0800734.6 Mailed Mar. 1, 2010.41Great Britain Office Action from GB Patent Application No. GB0803913.3 Dated Mar. 1, 2010.42Great Britain Office Action from GB Patent Application No. GB0803913.3 Mailed Mar. 1, 2010.43International Preliminary Examination Report From PCT Application No. PCT/US07/016385 Dated Feb. 3, 2009.44International Search Report from PCT Application No. PCT/US06/34390 mailed on Nov. 21, 2007.45Kellerbauer "Die Schnelle Million," with translation, "The quick million."46Non-Final Office Action From Application No. 11/461,430 Mailed Feb. 19, 2009.47Non-Final Office Action from U.S. Appl. No. 11/461,420 Dated Jul. 23, 2009.48Non-final Office Action from U.S. Appl. No. 11/461,430 mailed on Feb. 19, 2009.49Non-Final Office Action from U.S. Appl. No. 11/461,435 Dated Aug. 5, 2009.50Non-Final Office Action from U.S. Appl. No. 11/461,437 Dated Jan. 4, 2011.51Non-Final Office Action From U.S. Appl. No. 11/461,437 Mailed Jan. 26, 2009.52Non-final Office Action from U.S. Appl. No. 11/461,437 mailed on Jan. 26, 2009.53Non-Final Office Action From U.S. Appl. No. 11/461,441 Mailed Apr. 2, 2009.54Non-Final Office Action from U.S. Appl. No. 11/515,167 Dated Sep. 25, 2009.55Non-Final Office Action from U.S. Appl. No. 11/515,223 Dated Sep. 22, 2009.56Non-Final Office Action from U.S. Appl. No. 11/538,041 Dated Jun. 10, 2009.57Non-Final Office Action from U.S. Appl. No. 11/553,372 Dated Jan. 5, 2011.58Non-Final Office Action from U.S. Appl. No. 11/553,372 Dated Jun. 25, 2009.59Non-Final Office Action from U.S. Appl. No. 11/553,390 Dated Sep. 9, 2009.60Non-Final Office Action from U.S. Appl. No. 11/553,399 Dated Jul. 7, 2009.61Non-Final Office Action from U.S. Appl. No. 11/588,739 Mailed Dec. 29, 2009.62Non-Final Office Action From U.S. Appl. No. 11/611,374 Mailed Mar. 23, 2009.63Non-Final Office Action from U.S. Appl. No. 11/702,960 Dated Sep. 25, 2009.64Non-Final Office Action from U.S. Appl. No. 11/702,981 Dated Aug. 19, 2009.65Non-Final Office Action from U.S. Appl. No. 11/702,981 Dated Mar. 11, 2009.66Non-Final Office Action From U.S. Appl. No. 11/762,010 Mailed Mar. 20, 2009.67Non-Final Office Action from U.S. Appl. No. 11/763,365 Dated Oct. 28, 2009.68Non-Final Office Action from U.S. Appl. No. 11/828,181 Mailed Mar. 2, 2010.69Non-Final Office Action from U.S. Appl. No. 11/828,182 Mailed Mar. 29, 2010.70Non-Final Office Action from U.S. Appl. No. 11/855,805 Dated Sep. 21, 2010.71Non-Final Office Action from U.S. Appl. No. 11/855,826 Dated Jan. 13, 2011.72Non-Final Office Action from U.S. Appl. No. 11/858,518 Dated Aug. 14, 2009.73Non-Final Office Action from U.S. Appl. No. 11/858,518 Dated Sep. 8, 2010.74Non-Final Office Action from U.S. Appl. No. 11/929,403 Dated Mar. 31, 2011.75Non-Final Office Action from U.S. Appl. No. 11/929,417 Dated Mar. 31, 2011.76Non-Final Office Action from U.S. Appl. No. 11/929,432 Mailed Jan. 14, 2010.77Non-Final Office Action from U.S. Appl. No. 11/929,500 Dated Oct. 13, 2009.78Non-Final Office Action from U.S. Appl. No. 11/929,571 Mailed Mar. 3, 2010.79Non-Final Office Action from U.S. Appl. No. 11/929,631 Mailed Mar. 3, 2010.80Non-Final Office Action from U.S. Appl. No. 11/929,636 Mailed Mar. 9, 2010.81Non-Final Office Action from U.S. Appl. No. 11/929,655 Mailed Mar. 3, 2010.82Non-Final Office Action from U.S. Appl. No. 11/939,432 Mailed Apr. 12, 2010.83Non-Final Office Action From U.S. Appl. No. 11/939,432 Mailed Feb. 6, 2009.84Non-final Office Action from U.S. Appl. No. 11/939,432 mailed on Feb. 6, 2009.85Non-Final Office Action from U.S. Appl. No. 11/939,440 Dated Sep. 17, 2010.86Non-Final Office Action from U.S. Appl. No. 11/941,589 Dated Oct. 1, 2009.87Non-Final Office Action from U.S. Appl. No. 12/057,306 Dated Oct. 8, 2010.88Non-Final Office Action From U.S. Appl. No. 12/111,819 Mailed Apr. 27, 2009.89Non-Final Office Action From U.S. Appl. No. 12/111,828 Mailed Apr. 17, 2009.90Non-Final Office Action from U.S. Appl. No. 12/203,100 Dated Dec. 1, 2010.91Non-Final Office Action from U.S. Appl. No. 12/507,682 Mailed Mar. 8, 2010.92Non-Final Office Action from U.S. Appl. No. 12/769,428 Dated Nov. 8, 2010.93Non-Final Office Action from U.S. Appl. No. 12/816,756 Dated Feb. 7, 2011.94Non-Final Office Action from U.S. Appl. No. 12/838,896 Dated Sep. 3, 2010.95Non-Final Rejection from U.S. Appl. No. 11/672,921 Mailed Dec. 8, 2009.96Non-Final Rejection from U.S. Appl. No. 11/672,924 Mailed Dec. 14, 2009.97Non-Final Rejection from U.S. Appl. No. 11/929,225 Mailed Dec. 14, 2009.98Non-Final Rejection from U.S. Appl. No. 11/929,261 Mailed Dec. 14, 2009.99Notice of Allowance from U.S. Appl. No. 11/461,430 Dated Sep. 10, 2009.100Notice of Allowance from U.S. Appl. No. 11/474,075 mailed on Nov. 26, 2008.101Notice of Allowance from U.S. Appl. No. 11/515,223 Dated Feb. 4, 2011.102Notice of Allowance from U.S. Appl. No. 11/515,223 Dated Jul. 30, 2010.103Notice of Allowance from U.S. Appl. No. 11/553,372 Dated Aug. 4, 2010.104Notice of Allowance from U.S. Appl. No. 11/553,372 Dated Sep. 30, 2009.105Notice of Allowance from U.S. Appl. No. 11/553,372 Mailed Mar. 12, 2010.106Notice of Allowance from U.S. Appl. No. 11/553,399 Dated Dec. 3, 2010.107Notice of Allowance from U.S. Appl. No. 11/553,399 Dated Mar. 18, 2011.108Notice of Allowance from U.S. Appl. No. 11/553,399 Dated Oct. 13, 2009.109Notice of Allowance from U.S. Appl. No. 11/553,399 Mailed Mar. 22, 2010.110Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Jul. 19, 2010.111Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Mar. 4, 2011.112Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Oct. 29, 2010.113Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Sep. 15, 2009.114Notice of Allowance from U.S. Appl. No. 11/611,374 Mailed Apr. 5, 2010.115Notice of Allowance From U.S. Appl. No. 11/611,374 Mailed Nov. 30, 2009.116Notice of Allowance from U.S. Appl. No. 11/702,981 Dated Apr. 25, 2011.117Notice of Allowance from U.S. Appl. No. 11/762,010 Dated Feb. 18, 2011.118Notice of Allowance from U.S. Appl. No. 11/762,010 Dated Jul. 2, 2010.119Notice of Allowance from U.S. Appl. No. 11/762,010 Dated Oct. 22, 2010.120Notice of Allowance from U.S. Appl. No. 11/762,013 Dated Feb. 23, 2011.121Notice of Allowance from U.S. Appl. No. 11/763,365 Dated Jun. 29, 2010.122Notice of Allowance from U.S. Appl. No. 11/763,365 Dated Mar. 1, 2011.123Notice of Allowance from U.S. Appl. No. 11/763,365 Dated Oct. 20, 2010.124Notice of Allowance from U.S. Appl. No. 11/929,320 Dated Sep. 29, 2010.125Notice of Allowance from U.S. Appl. No. 11/929,483 Dated Mar. 4, 2011.126Notice of Allowance from U.S. Appl. No. 11/929,483 Dated Oct. 7, 2010.127Notice of Allowance from U.S. Appl. No. 11/929,500 Dated Feb. 24, 2011.128Notice of Allowance from U.S. Appl. No. 11/939,432 Dated Feb. 18, 2011.129Notice of Allowance from U.S. Appl. No. 11/939,432 Dated Sep. 24, 2009.130Notice of Allowance From U.S. Appl. No. 11/939,432 Mailed Dec. 1, 2009.131Notice of Allowance from U.S. Appl. No. 11/941,589 Dated Oct. 25, 2010.132Notice of Allowance from U.S. Appl. No. 12/111,819 Mailed Mar. 10, 2010.133Notice of Allowance From U.S. Appl. No. 12/111,819 Mailed Nov. 20, 2009.134Notice of Allowance From U.S. Appl. No. 12/111,828 Mailed Dec. 15, 2009.135Notice of Allowance from U.S. Appl. No. 12/144,396 Dated Feb. 1, 2011.136Notice of Allowance from U.S. Appl. No. 12/838,896 Dated Apr. 19, 2011.137Office Action from U.S. Appl. No. 11/461,427 mailed on Sep. 5, 2008.138Office Action from U.S. Appl. No. 11/474,076 mailed on Nov. 3, 2008.139Office Action from U.S. Appl. No. 11/524,811 mailed on Sep. 17, 2008.140Office Action from U.S. Appl. No. 12/574,628 Dated Jun. 10, 2010.141Pavan et al., P. A Complete Model Of E2PROM Memory Cells For Circuit Simulations, IEEE Transactions On Computer-Aided Design Of Integrated Circuits and Systems, vol. 22, No. 8, Aug. 2003, pp. 1072-1079.142Preliminary Report on Patentability from PCT Application No. PCT/US06/24360 mailed on Jan. 10, 2008.143Search Report and Written Opinion From PCT Application No. PCT/US07/03460 Dated on Feb. 14, 2008.144Search Report From PCT Application No. PCT/US10/038041 Dated Aug. 23, 2010.145Skerlj et al., "Buffer Device for Memory Modules (DIMM)" Qimonda 2006, p. 1.146Supplemental European Search Report and Search Opinion issued Sep. 21, 2009 in European Application No. 07870726.2, 8 pp.147Written Opinion from International PCT Application No. PCT/US06/34390 mailed on Nov. 21, 2007.148Written Opinion from PCT Application No. PCT/US06/24360 mailed on Jan. 8, 2007.149Wu et al., "cNVy: A Non-Volatile, Main Memory Storage System," ASPLOS-VI Proceedings-Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, California, Oct. 4-7, 1994. SIGARCH Computer Architecture News 22(Special Issue Oct. 1994).150Wu et al., "cNVy: A Non-Volatile, Main Memory Storage System," ASPLOS-VI Proceedings—Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, California, Oct. 4-7, 1994. SIGARCH Computer Architecture News 22(Special Issue Oct. 1994).151Wu et al., "eNVy: A Non-Volatile, Main Memory Storage System", ASPLOS-VI Proceedings, Oct. 4-7, 1994, pp. 86-97.152Wu et al., "eNVy: A Non-Volatile, Main Memory Storage System", ASPLOS—VI Proceedings, Oct. 4-7, 1994, pp. 86-97.153Wu et al., "eNVy: A Non-Volatile, Main Memory Storage System," to appear in ASPLOS VI. Référencé par Brevet citant Date de dépôt Date de publication Déposant TitreUS8422263 *3 juin 201016 avr. 2013Elpida Memory, Inc.Load reduced memory module and memory system including the sameUS89306476 avr. 20126 janv. 2015P4tents1, LLCMultiple class memory systemsUS91234414 avr. 20141 sept. 2015Inphi CorporationBackward compatible dynamic random access memory device and method of testing thereforUS91585465 janv. 201513 oct. 2015P4tents1, LLCComputer program product for fetching from a first physical memory between an execution of a plurality of threads associated with a second physical memoryUS91646795 janv. 201520 oct. 2015Patents1, LlcSystem, method and computer program product for multi-thread operation involving first memory of a first memory class and second memory of a second memory classUS91707445 janv. 201527 oct. 2015P4tents1, LLCComputer program product for controlling a flash/DRAM/embedded DRAM-equipped systemUS91766715 janv. 20153 nov. 2015P4tents1, LLCFetching data between thread execution in a flash/DRAM/embedded DRAM-equipped systemUS91829145 janv. 201510 nov. 2015P4tents1, LLCSystem, method and computer program product for multi-thread operation involving first memory of a first memory class and second memory of a second memory classUS91894425 janv. 201517 nov. 2015P4tents1, LLCFetching data between thread execution in a flash/DRAM/embedded DRAM-equipped systemUS91953955 janv. 201524 nov. 2015P4tents1, LLCFlash/DRAM/embedded DRAM-equipped system and methodUS92235075 janv. 201529 déc. 2015P4tents1, LLCSystem, method and computer program product for fetching data between an execution of a plurality of threadsUS94177543 août 201216 août 2016P4tents1, LLCUser interface system, method, and computer program productUS20100309706 *3 juin 20109 déc. 2010Elpida Memory, Inc.Load reduced memory module and memory system including the same* Cité par l'examinateurClassifications Classification aux États-Unis711/103, 711/110 Classification internationaleG06F13/00 Classification coopérativeG06F2217/84, G11C11/406, G11C11/40618, G06F17/5009, G11C7/10 Classification européenneG11C7/10, G11C11/406, G11C11/406M, G06F17/50CÉvénements juridiques DateCodeÉvénementDescription12 juin 2007ASAssignmentOwner name: METARAM, INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RAJAN, SURESH NATARAJAN;SCHAKEL, KEITH R.;SMITH, MICHAELJOHN SEBASTIAN;AND OTHERS;REEL/FRAME:019425/0557;SIGNING DATES FROM 20070529 TO 20070530Owner name: METARAM, INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RAJAN, SURESH NATARAJAN;SCHAKEL, KEITH R.;SMITH, MICHAELJOHN SEBASTIAN;AND OTHERS;SIGNING DATES FROM 20070529 TO 20070530;REEL/FRAME:019425/055718 nov. 2009ASAssignmentOwner name: GOOGLE INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:METARAM, INC.;REEL/FRAME:023525/0835Effective date: 20090911Owner name: GOOGLE INC.,CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:METARAM, INC.;REEL/FRAME:023525/0835Effective date: 2009091110 avr. 2012CCCertificate of correction29 mai 2012CCCertificate of correction3 juil. 2015FPAYFee paymentYear of fee payment: 4Faire pivoterImage d'origineAccueil Google - Plan du site - Téléchargements par lot sur l'USPTO - Règles de confidentialité - Conditions d'utilisation - À propos de Google Brevets - Envoyer des commentairesDonnées fournies par IFI CLAIMS Patent Services