Source: http://www.google.com/patents/US8187926?dq=%22melissa+white%22
Timestamp: 2018-01-17 03:34:57
Document Index: 528779513

Matched Legal Cases: ['Application No. 2010', 'Application No. 10', 'Application No. 10', 'Application No. 10', 'Application No. 2007', 'Application No. 2009', 'Application No. 2009', 'Application No. 11', 'Application No. 2007']

Patent US8187926 - Method of manufacturing a semiconductor device - Google Patents
There is provided a method of removing trap levels and defects, which are caused by stress, from a single crystal silicon thin film formed by an SOI technique. First, a single crystal silicon film is formed by using a typical bonding SOI technique such as Smart-Cut or ELTRAN. Next, the single crystal...http://www.google.com/patents/US8187926?utm_source=gb-gplus-sharePatent US8187926 - Method of manufacturing a semiconductor device
Publication number US8187926 B2
Application number US 11/716,583
Also published as US6380046, US7199024, US7790570, US7816736, US7834398, US8053837, US8241997, US8288248, US8314010, US8575741, US20020109144, US20040147095, US20070173000, US20080061301, US20080067529, US20080067597, US20080083953, US20080213953, US20080286941, US20080286942, US20080286956, US20130143387
Publication number 11716583, 716583, US 8187926 B2, US 8187926B2, US-B2-8187926, US8187926 B2, US8187926B2
Patent Citations (227), Non-Patent Citations (76), Referenced by (4), Classifications (26), Legal Events (1)
US 8187926 B2
US4217153 * Mar 31, 1978 Aug 12, 1980 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing semiconductor device
US5015598 Sep 25, 1990 May 14, 1991 U.S. Philips Corporation Method of manufacturing a device comprising MIS transistors having a gate electrode in the form of an inverted "T"
US5060035 Jul 10, 1990 Oct 22, 1991 Mitsubishi Denki Kabushiki Kaisha Silicon-on-insulator metal oxide semiconductor device having conductive sidewall structure
US5926699 Jun 2, 1998 Jul 20, 1999 Agency Of Industrial Science And Technology Method of fabricating semiconductor device having stacked layer substrate
US6335716 * Aug 31, 1998 Jan 1, 2002 Semiconductor Energy Laboratory Co., Ltd. Semiconductor display device correcting system and correcting method of semiconductor display device
US6667494 * Aug 11, 1998 Dec 23, 2003 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and semiconductor display device
3 Assaderaghi et al., "A 7.9/5.5 psec Room/Low Temperature SOI CMOS", IEDM: Technical Digest of International Electron Devices Meeting, Dec. 7, 1997, pp. 415-418.
4 Auberton-Herve et al., Unibond SOI Wafer by Smart Cut, Electronic Material, Industrial Research Society (Kogyo Chosa Kai), Aug. 1997, pp. 83-87.
5 Auberton-Herve.A, "Smart-Cut®: The Basic Fabrication Process for Unibond® SOI Wafers", IEICE Trans. Electron. (IEICE Transactions on Electronics), Mar. 1997, vol. E80C, No. 3, pp. 358-363.
6 Bell, T., et al., "A Dissolved Wafer Process Using A Porous Silicon Sacrificial Layer And A Lightly-Doped Bulk Silicon Etch-Stop," Micro Electro Mechanical Systems 1998 MEMS 98 Proceedings, pp. 251-256.
7 Bruel, "Silicon on Insulator Material Technology," Electronics Letters, vol. 31, Issue 14, Jul. 1995, pp. 1201-1202.
8 Chau et al., "Scalability of Partially Depleted SOI Technology for Sub-0.25muM Logic Applications", IEDM: Technical Digest of International Electron Devices Meeting, Dec. 7, 1997, pp. 591-594.
9 Chau et al., "Scalability of Partially Depleted SOI Technology for Sub-0.25μM Logic Applications", IEDM: Technical Digest of International Electron Devices Meeting, Dec. 7, 1997, pp. 591-594.
10 Decision in Patent Application 10-174482 dated Mar. 15, 2011.
11 Ishiyama et al., "Application of Reversed Silicon Wafer Direct Bonding to Thin-Film SOI Power ICs", Extended Abstracts of the 1997 International Conference on Solid State Devices and Materials, Sep. 16, 1997, pp. 162-163.
12 Izumi, K., et al., "C.M.O.S. Devices Fabricated On Buried SiO2 Layers Formed By Oxygen Implantation Into Silicon," Electronics Letters, Aug. 31, 1978, vol. 14, No. 18., pp. 593-594.
13 Japanese Office Action (Application No. 2010-033935) dated Apr. 5, 2011.
14 K. Sakaguchi et al., "Current Progress in Epitaxial Layer Transfer (ELTRAN)," IEICE Trans. Electron, vol. E80 C. No. 3, pp. 378-387, Mar. 1997.
15 Nandakuma, "Shallow Trench Isolation for advanced ULSI CMOS Technologies", IEDM: Technical Digest of International Electron Devices Meeting, Dec. 6, 1998, pp. 133-136.
16 Notice of Allowance (U.S. Appl. No. 11/978,586) dated Jun. 25, 2010.
17 Notice of Allowance (U.S. Appl. No. 11/978,605) dated May 17, 2010.
18 Notice of Allowance (U.S. Appl. No. 11/978,612) dated Jul. 28, 2011.
19 Notice of Allowance (U.S. Appl. No. 11/978,612) dated Sep. 7, 2011.
20 Notice of Allowance (U.S. Appl. No. 12/216,754) dated Apr. 15, 2010.
21 Notice of Allowance (U.S. Appl. No. 12/418,280) dated Aug. 16, 2010.
22 Notice of Allowance (U.S. Appl. No. 12/418,334) dated Aug. 30, 2010.
23 Notice of Allowance and Fee(s) Due (U.S. Appl. No. 12/418,245) dated Nov. 26, 2010.
24 Office Action (Japanese Patent Application No. 10-174482) dated Feb. 5, 2009, with full English Translation, 2 pages.
25 Office Action (Japanese Patent Application No. 10-174482) dated Jul. 15, 2008, with full English Translation, 6 pages.
26 Office Action (Japanese Patent Application No. 10-174482) dated Oct. 7, 2008, with full English Translation, 7 pages.
27 Office Action (Japanese Patent Application No. 2007-024310) dated Jan. 20, 2009, with full English Translation, 7 pages.
28 Office Action (Japanese Patent Application No. 2009-190690) dated Oct. 6, 2009, with full English Translation, 8 pages.
29 Office Action (Japanese Patent Application No. 2009-190694) dated Oct. 6, 2009, with full English Translation, 10 pages.
30 Office Action (JP Application No. 11-234963) dated Dec. 8, 2009.
31 Office Action (JP Application No. 2007-024645) dated Dec. 8, 2009.
32 Office Action (U.S. Appl. No. 11/670,462) dated May 8, 2009.
33 Office Action (U.S. Appl. No. 11/926,520) dated Feb. 26, 2009, 28 pages.
34 Office Action (U.S. Appl. No. 11/926,598) dated Dec. 3, 2009.
35 Office Action (U.S. Appl. No. 11/926,598) dated May 22, 2009, 26 pages.
36 Office Action (U.S. Appl. No. 11/926,623) dated Apr. 28, 2011.
37 Office Action (U.S. Appl. No. 11/926,623) dated Aug. 20, 2010.
38 Office Action (U.S. Appl. No. 11/926,623) dated Dec. 12, 2008, 23 pages.
39 Office Action (U.S. Appl. No. 11/926,623) dated Jun. 25, 2008, 16 pages.
40 Office Action (U.S. Appl. No. 11/926,623) dated Jun. 26, 2009, 24 pages.
41 Office Action (U.S. Appl. No. 11/926,623) dated Nov. 28, 2011.
42 Office Action (U.S. Appl. No. 11/978,586) dated Feb. 9, 2010.
43 Office Action (U.S. Appl. No. 11/978,586) dated May 29, 2009, 31 pages.
44 Office Action (U.S. Appl. No. 11/978,605) dated Dec. 31, 2008, 23 pages.
45 Office Action (U.S. Appl. No. 11/978,609) dated Apr. 29, 2010.
46 Office Action (U.S. Appl. No. 11/978,609) dated Aug. 23, 2011.
47 Office Action (U.S. Appl. No. 11/978,609) dated Dec. 18, 2009.
48 Office Action (U.S. Appl. No. 11/978,609) dated Jan. 20, 2011.
49 Office Action (U.S. Appl. No. 11/978,609) dated May 29, 2009, 23 pages.
50 Office Action (U.S. Appl. No. 11/978,610) dated Apr. 27, 2010.
51 Office Action (U.S. Appl. No. 11/978,610) dated Dec. 6, 2011.
52 Office Action (U.S. Appl. No. 11/978,610) dated Jun. 8, 2011.
53 Office Action (U.S. Appl. No. 11/978,610) dated Oct. 7, 2009, 32 pages.
54 Office Action (U.S. Appl. No. 11/978,610) dated Sep. 22, 2010.
55 Office Action (U.S. Appl. No. 11/978,612) dated Feb. 25, 2011.
56 Office Action (U.S. Appl. No. 11/978,612) dated Jun. 15, 2010.
57 Office Action (U.S. Appl. No. 12/216,754) dated Apr. 9, 2009, 23 pages.
58 Office Action (U.S. Appl. No. 12/216,755) dated Apr. 27, 2011.
59 Office Action (U.S. Appl. No. 12/216,755) dated Dec. 8, 2011.
60 Office Action (U.S. Appl. No. 12/216,755) dated Sep. 16, 2010.
61 Office Action (U.S. Appl. No. 12/216,756) dated Jan. 4, 2012.
62 Office Action (U.S. Appl. No. 12/216,756) dated Jul. 9, 2010.
63 Office Action (U.S. Appl. No. 12/216,756) dated Jun. 14, 2011.
64 Office Action (U.S. Appl. No. 12/216,756) Dated Nov. 24, 2009.
65 Office Action (U.S. Appl. No. 12/418,245) dated May 14, 2010.
66 Office Action (U.S. Appl. No. 12/418,245) dated Sep. 22, 2010.
67 Office Action (U.S. Appl. No. 12/418,280) dated Dec. 16, 2009.
68 Office Action (U.S. Appl. No. 12/418,280) dated May 13, 2010.
69 Office Action (U.S. Appl. No. 12/428,497) dated Jul. 16, 2010.
70 Office Action. (U.S. Appl. No. 11/978,609) dated Feb. 14, 2012.
71 Specification, claims, abstract and drawings of U.S. Appl. No. 11/978,610 filed Oct. 30, 2007.
72 Specification, claims, abstract and drawings of U.S. Appl. No. 12/216,754 filed Jul. 10, 2008.
73 Specification, claims, abstract and drawings of U.S. Appl. No. 12/216,755 filed Jul. 10, 2008.
74 Specification, claims, abstract and drawings of U.S. Appl. No. 12/216,756 filed Jul. 10, 2008.
75 U.S. Patent Office Action (U.S. Appl. No. 11/978,605), dated Jun. 9, 2008, 20 pages.
76 Wolf, S., Silicon Processing For The VLSI ERA, 1990, vol. 2, pp. 238-239, Lattice Press.
US8466538 * Feb 19, 2009 Jun 18, 2013 Shin-Etsu Handotai Co., Ltd. SOI wafer, semiconductor device, and method for manufacturing SOI wafer
US20100314722 * Feb 19, 2009 Dec 16, 2010 Shin-Etsu Handotai Co., Ltd. Soi wafer, semiconductor device, and method for manufacturing soi wafer
U.S. Classification 438/149, 438/455, 438/308, 438/153
International Classification H01L21/00, H01L21/30, H01L21/336, H01L21/46, H01L21/84, H01L21/762, H01L29/786
Cooperative Classification H01L21/76259, H01L27/1214, H01L21/76254, H01L29/78654, H01L29/78621, H01L29/78606, H01L27/1266, H01L29/66772
European Classification H01L29/66M6T6F15C, H01L29/786B, H01L27/12T, H01L27/12, H01L27/12T30A2, H01L21/762D8B, H01L29/786E2