Source: http://www.google.com/patents/US8218382?dq=6978253
Timestamp: 2016-10-27 03:16:59
Document Index: 718960866

Matched Legal Cases: ['Application No. 10176311', 'Application No. 10175885', 'Application No. 10177771', 'Application No. 05797483', 'Application No. 05797483', 'Application No. 10175885', 'Application No. 10176311', 'Application No. 10177771', 'Application No. 10175885', 'Application No. 10176311', 'Application No. 10177771', 'Application No. 05022021', 'Application No. 02009032', 'Application No. 05797483', 'Application No. 2008']

Patent US8218382 - Memory component having a write-timing calibration mode - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsIn memory component having a write-timing calibration mode, control information that specifies a write operation is received via a first external signal path and write data corresponding to the write operation is received via a second external signal path. The memory component receives multiple delayed...http://www.google.com/patents/US8218382?utm_source=gb-gplus-sharePatent US8218382 - Memory component having a write-timing calibration modeAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS8218382 B2Publication typeGrantApplication numberUS 13/228,070Publication dateJul 10, 2012Priority dateSep 15, 2004Fee statusPaidAlso published asEP1820106A2, EP2267603A2, EP2267603A3, EP2267604A2, EP2267604A3, EP2275942A2, EP2275942A3, US7301831, US7480193, US7724590, US8045407, US8363493, US8493802, US8743636, US9229470, US9437279, US20060056244, US20070206429, US20090063890, US20100188911, US20110317504, US20120275237, US20130176800, US20130262757, US20140244923, US20160148671, WO2006031697A2, WO2006031697A3Publication number13228070, 228070, US 8218382 B2, US 8218382B2, US-B2-8218382, US8218382 B2, US8218382B2InventorsFrederick A. WareOriginal AssigneeRambus Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (225), Non-Patent Citations (54), Classifications (14), Legal Events (2) External Links: USPTO, USPTO Assignment, EspacenetMemory component having a write-timing calibration mode
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3820081Oct 5, 1972Jun 25, 1974Honeywell Inf SystemsOverride hardware for main store sequencerUS3950735Jan 4, 1974Apr 13, 1976Honeywell Information Systems, Inc.Method and apparatus for dynamically controlling read/write operations in a peripheral subsystemUS4183095Sep 1, 1978Jan 8, 1980Ncr CorporationHigh density memory deviceUS4266282Mar 12, 1979May 5, 1981International Business Machines CorporationVertical semiconductor integrated circuit chip packagingUS4280221May 31, 1979Jul 21, 1981The Boeing CompanyDigital data communication systemUS4315308Dec 21, 1978Feb 9, 1982Intel CorporationInterface between a microprocessor chip and peripheral subsystemsUS4330852Nov 23, 1979May 18, 1982Texas Instruments IncorporatedSemiconductor read/write memory array having serial accessUS4337523Jun 9, 1980Jun 29, 1982Hitachi, Ltd.Bipolar memory circuitUS4445204Oct 5, 1981Apr 24, 1984Nippon Electric Co., Ltd.Memory deviceUS4499536Dec 9, 1981Feb 12, 1985Hitachi, Ltd.Signal transfer timing control using stored data relating to operating speeds of memory and processorUS4567545May 18, 1983Jan 28, 1986Mettler Rollin W JunIntegrated circuit module and method of making sameUS4637018Aug 29, 1984Jan 13, 1987Burroughs CorporationAutomatic signal delay adjustment methodUS4646270Sep 15, 1983Feb 24, 1987Motorola, Inc.Video graphic dynamic RAMUS4656605Jun 12, 1986Apr 7, 1987Wang Laboratories, Inc.Single in-line memory moduleUS4712190Jan 25, 1985Dec 8, 1987Digital Equipment CorporationSelf-timed random access memory chipUS4719602Feb 7, 1985Jan 12, 1988Visic, Inc.Memory with improved column accessUS4755937Feb 14, 1986Jul 5, 1988Prime Computer, Inc.Method and apparatus for high bandwidth shared memoryUS4763249Oct 29, 1986Aug 9, 1988Digital Equipment CorporationBus device for use in a computer system having a synchronous busUS4785206Jul 7, 1986Nov 15, 1988Nec CorporationSignal input circuit utilizing flip-flop circuitUS4792926Dec 9, 1985Dec 20, 1988Kabushiki Kaisha ToshibaHigh speed memory system for use with a control bus bearing contiguous segmentially intermixed data read and data write request signalsUS4792929Mar 23, 1987Dec 20, 1988Zenith Electronics CorporationData processing system with extended memory accessUS4799199Sep 18, 1986Jan 17, 1989Motorola, Inc.Bus master having burst transfer modeUS4800530Aug 13, 1987Jan 24, 1989Kabushiki Kasiha ToshibaSemiconductor memory system with dynamic random access memory cellsUS4821226Jan 30, 1987Apr 11, 1989Rca Licensing CorporationDual port video memory system having a bit-serial address input portUS4825411Jun 24, 1987Apr 25, 1989Mitsubishi Denki Kabushiki KaishaDual-port memory with asynchronous control of serial data memory transferUS4845664Sep 15, 1986Jul 4, 1989International Business Machines Corp.On-chip bit reordering structureUS4845677Aug 17, 1987Jul 4, 1989International Business Machines CorporationPipelined memory chip structure having improved cycle timeUS4849937Mar 17, 1988Jul 18, 1989Mitsubishi Denki Kabushiki KaishaDigital delay unit with interleaved memoryUS4866675Aug 5, 1988Sep 12, 1989Fujitsu LimitedSemiconductor memory circuit having a delay circuitUS4875192Nov 30, 1987Oct 17, 1989Hitachi, Ltd.Semiconductor memory with an improved nibble mode arrangementUS4882712Sep 26, 1988Nov 21, 1989Fujitsu LimitedSynchronous semiconductor memory deviceUS4891791Apr 15, 1988Jan 2, 1990Kabushiki Kaisha ToshibaData writing system for EEPROMUS4916670Jan 31, 1989Apr 10, 1990Fujitsu LimitedSemiconductor memory device having function of generating write signal internallyUS4920483Nov 15, 1985Apr 24, 1990Data General CorporationA computer memory for accessing any word-sized group of contiguous bitsUS4928265Nov 2, 1988May 22, 1990Hitachi, Ltd.Semiconductor integrated circuitUS4937734Jun 28, 1989Jun 26, 1990Sun Microsystems, Inc.High speed bus with virtual memory data transfer and rerun cycle capabilityUS4945516Oct 6, 1988Jul 31, 1990Hitachi, Ltd.Write control circuit for a high-speed memory deviceUS4953128Dec 16, 1987Aug 28, 1990Mitsubishi Denki Kabushiki KaishaVariable delay circuit for delaying input dataUS5001672May 16, 1989Mar 19, 1991International Business Machines CorporationVideo ram with external select of active serial access registerUS5077693Aug 6, 1990Dec 31, 1991Motorola, Inc.Dynamic random access memoryUS5083296Aug 16, 1990Jan 21, 1992Hitachi, Ltd.Semiconductor memory with alternately multiplexed row and column addressingUS5097489May 19, 1989Mar 17, 1992Tucci Patrick AMethod for incorporating window strobe in a data synchronizerUS5111386Jun 14, 1990May 5, 1992Mitsubishi Denki Kabushiki KaishaCache contained type semiconductor memory device and operating method thereforUS5117389Sep 5, 1990May 26, 1992Macronix International Co., Ltd.Flat-cell read-only-memory integrated circuitUS5124589Apr 25, 1991Jun 23, 1992Mitsubishi Denki Kabushiki KaishaSemiconductor integrated circuit capable of synchronous and asynchronous operations and operating method thereforUS5140688Jan 23, 1989Aug 18, 1992Texas Instruments IncorporatedGaAs integrated circuit programmable delay line elementUS5179687Jun 25, 1990Jan 12, 1993Mitsubishi Denki Kabushiki KaishaSemiconductor memory device containing a cache and an operation method thereofUS5260905Sep 3, 1991Nov 9, 1993Matsushita Electric Industrial Co., Ltd.Multi-port memoryUS5276858Dec 26, 1991Jan 4, 1994Intel CorporationMemory controller with integrated delay line circuitryUS5301278Apr 23, 1992Apr 5, 1994International Business Machines CorporationFlexible dynamic memory controllerUS5305278Dec 6, 1991Apr 19, 1994Mitsubishi Denki Kabushiki KaishaSemiconductor memory device having block write functionUS5311483Nov 19, 1991May 10, 1994Oki Electric Industry Co., Ltd.Synchronous type semiconductor memoryUS5319755Sep 30, 1992Jun 7, 1994Rambus, Inc.Integrated circuit I/O using high performance bus interfaceUS5323358Mar 1, 1993Jun 21, 1994Kabushiki Kaisha ToshibaClock-synchronous semiconductor memory device and method for accessing the deviceUS5327390Sep 15, 1993Jul 5, 1994Oki Electric Industry Co., Ltd.Synchronous burst-access memoryUS5329484Jun 2, 1993Jul 12, 1994Nec CorporationSemiconductor memory circuit, semiconductor memory module using the same, and acoustic signal reproducing systemUS5339276Nov 2, 1993Aug 16, 1994Oki Electric Industry Co., Ltd.Synchronous dynamic random access memoryUS5341341Mar 23, 1993Aug 23, 1994Nec CorporationDynamic random access memory device having addressing section and/or data transferring path arranged in pipeline architectureUS5345573Oct 4, 1991Sep 6, 1994Bull Hn Information Systems Inc.High speed burst read address generation with high speed transferUS5357621Oct 12, 1993Oct 18, 1994Hewlett-Packard CompanySerial architecture for memory module controlUS5365489May 1, 1992Nov 15, 1994Samsung Electronics Co., Ltd.Dual port video random access memory with block write capabilityUS5379438Dec 14, 1990Jan 3, 1995Xerox CorporationTransferring a processing unit's data between substrates in a parallel processorUS5381376Nov 19, 1992Jan 10, 1995Samsung Electronics Co., Ltd.Video RAM having block selection function during serial write transfer operationUS5381538Oct 15, 1991Jan 10, 1995International Business Machines Corp.DMA controller including a FIFO register and a residual register for data buffering and having different operating modesUS5384745Apr 14, 1993Jan 24, 1995Mitsubishi Denki Kabushiki KaishaSynchronous semiconductor memory deviceUS5386385Jan 31, 1994Jan 31, 1995Texas Instruments Inc.Method and apparatus for preventing invalid operating modes and an application to synchronous memory devicesUS5390149Jan 21, 1994Feb 14, 1995Texas Instruments IncorporatedSystem including a data processor, a synchronous dram, a peripheral device, and a system clockUS5392239May 6, 1993Feb 21, 1995S3, IncorporatedBurst-mode DRAMUS5404338Jan 31, 1994Apr 4, 1995Mitsubishi Denki Kabushiki KaishaSynchronous type semiconductor memory device operating in synchronization with an external clock signalUS5404463Oct 21, 1992Apr 4, 1995Eastman Kodak CompanyMethod and apparatus for transferring data in portable image processing systemUS5422858Jun 16, 1994Jun 6, 1995Hitachi, Ltd.Semiconductor integrated circuitUS5444667Mar 31, 1994Aug 22, 1995Nec CorporationSemiconductor synchronous memory device having input circuit for producing constant main control signal operative to allow timing generator to latch command signalsUS5455803Apr 25, 1994Oct 3, 1995Fujitsu LimitedSemiconductor device which operates at a frequency controlled by an external clock signalUS5475690Nov 10, 1994Dec 12, 1995Digital Equipment CorporationDelay compensated signal propagationUS5504874Sep 29, 1993Apr 2, 1996Silicon Graphics, Inc.System and method of implementing read resources to maintain cache coherency in a multiprocessor environment permitting split transactionsUS5511024Feb 25, 1994Apr 23, 1996Rambus, Inc.Dynamic random access memory systemUS5530623Nov 19, 1993Jun 25, 1996Ncr CorporationHigh speed memory packaging schemeUS5533204Apr 18, 1994Jul 2, 1996Compaq Computer CorporationSplit transaction protocol for the peripheral component interconnect busUS5548786Apr 6, 1994Aug 20, 1996International Business Machines CorporationDynamic bus sizing of DMA transfersUS5553248Oct 2, 1992Sep 3, 1996Compaq Computer CorporationSystem for awarding the highest priority to a microprocessor releasing a system bus after aborting a locked cycle upon detecting a locked retry signalUS5577236Dec 30, 1994Nov 19, 1996International Business Machines CorporationMemory controller for reading data from synchronous RAMUS5578940Apr 4, 1995Nov 26, 1996Rambus, Inc.Modular bus with single or double parallel terminationUS5579352Apr 6, 1994Nov 26, 1996National Semiconductor CorporationSimplified window de-skewing in a serial data receiverUS5606717Mar 5, 1992Feb 25, 1997Rambus, Inc.Memory circuitry having bus interface for receiving information in packets and access time registersUS5611058Mar 20, 1996Mar 11, 1997International Business Machines CorporationSystem and method for transferring information between multiple busesUS5615358Jun 7, 1995Mar 25, 1997Texas Instruments IncorporatedTime skewing arrangement for operating memory in synchronism with a data processorUS5638531Jun 7, 1995Jun 10, 1997International Business Machines CorporationMultiprocessor integrated circuit with video refresh logic employing instruction/data caching and associated timing synchronizationUS5649161Sep 26, 1996Jul 15, 1997Advanced Micro DevicesPrepaging during PCI master initiated wait cyclesUS5655113Jul 5, 1994Aug 5, 1997Monolithic System Technology, Inc.Resynchronization circuit for a memory system and method of operating sameUS5663661Jul 12, 1996Sep 2, 1997Rambus, Inc.Modular bus with single or double parallel terminationUS5680361Feb 14, 1995Oct 21, 1997Rambus, Inc.Method and apparatus for writing to memory componentsUS5708297Jun 7, 1995Jan 13, 1998Clayton; James E.Thin multichip moduleUS5742798Aug 12, 1996Apr 21, 1998International Business Machines CorporationCompensation of chip to chip clock skewUS5748914Oct 19, 1995May 5, 1998Rambus, Inc.Protocol for communication with dynamic memoryUS5764963Sep 20, 1995Jun 9, 1998Rambus, Inc.Method and apparatus for performing maskable multiple color block writesUS5778419Feb 23, 1996Jul 7, 1998Microunity Systems Engineering, Inc.DRAM with high bandwidth interface that uses packets and arbitrationUS5796624Feb 6, 1997Aug 18, 1998Research Foundation Of State University Of New YorkMethod and apparatus for designing circuits for wave pipeliningUS5844855May 16, 1997Dec 1, 1998Rambus, Inc.Method and apparatus for writing to memory componentsUS5867541May 15, 1995Feb 2, 1999Hitachi, Ltd.Method and system for synchronizing data having skewUS5880998Oct 29, 1997Mar 9, 1999Mitsubishi Denki Kabushiki KaishaSynchronous semiconductor memory device in which current consumed by input buffer circuit is reducedUS5892981Oct 10, 1996Apr 6, 1999Hewlett-Packard CompanyMemory system and deviceUS5928343Jun 16, 1998Jul 27, 1999Rambus Inc.Memory module having memory devices containing internal device ID registers and method of initializing sameUS5933379Mar 30, 1998Aug 3, 1999Samsung Electronics, Co., Ltd.Method and circuit for testing a semiconductor memory device operating at high frequencyUS5943573Apr 15, 1997Aug 24, 1999United Microelectronics Corp.Method of fabricating semiconductor read-only memory deviceUS5952691May 13, 1998Sep 14, 1999Ricoh Company, Ltd.Non-volatile electrically alterable semiconductor memory deviceUS5987576Feb 27, 1997Nov 16, 1999Hewlett-Packard CompanyMethod and apparatus for generating and distributing clock signals with minimal skewUS6005776Jan 5, 1998Dec 21, 1999Intel CorporationVertical connector based packaging solution for integrated circuitsUS6016282May 28, 1998Jan 18, 2000Micron Technology, Inc.Clock vernier adjustmentUS6034878Dec 16, 1997Mar 7, 2000Hitachi, Ltd.Source-clock-synchronized memory system and memory unitUS6049238Oct 26, 1998Apr 11, 2000Mitsubishi Denki Kabushiki KaishaClock generator and clock generating method capable of varying clock frequency without increasing the number of delay elementsUS6049467Aug 31, 1998Apr 11, 2000Unisys CorporationStackable high density RAM modulesUS6065092Oct 24, 1997May 16, 2000Hitachi Micro Systems, Inc.Independent and cooperative multichannel memory architecture for use with master deviceUS6067594Sep 26, 1997May 23, 2000Rambus, Inc.High frequency bus systemUS6075393Dec 29, 1997Jun 13, 2000Fujitsu LimitedClock synchronous semiconductor device system and semiconductor devices used with the sameUS6075730Oct 9, 1998Jun 13, 2000Rambus IncorporatedHigh performance cost optimized memory with delayed memory writesUS6088774Sep 19, 1997Jul 11, 2000Advanced Memory International, Inc.Read/write timing for maximum utilization of bidirectional read/write busUS6111757Jan 16, 1998Aug 29, 2000International Business Machines Corp.SIMM/DIMM memory moduleUS6125419Jun 13, 1997Sep 26, 2000Hitachi, Ltd.Bus system, printed circuit board, signal transmission line, series circuit and memory moduleUS6131149Mar 23, 1999Oct 10, 2000Oak Technology, Inc.Apparatus and method for reading data from synchronous memory with skewed clock pulsesUS6154417Nov 8, 1999Nov 28, 2000Samsung Electronics Co., Ltd.Integrated circuit memory devices having synchronous wave pipelining capability and methods of operating sameUS6154821Mar 10, 1998Nov 28, 2000Rambus Inc.Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domainUS6160754May 26, 1999Dec 12, 2000Hyundai Electronics Industries Co., Ltd.Synchronous memory device of a wave pipeline structureUS6172895Dec 14, 1999Jan 9, 2001High Connector Density, Inc.High capacity memory module with built-in-high-speed bus terminationsUS6185644Jan 19, 2000Feb 6, 2001Rambus Inc.Memory system including a plurality of memory devices and a transceiver deviceUS6226723Aug 11, 1997May 1, 2001Advanced Memory International, Inc.Bifurcated data and command/address communication bus architecture for random access memories employing synchronous communication protocolsUS6232792May 21, 1999May 15, 2001Sun Microsystems, Inc.Terminating transmission lines using on-chip terminator circuitryUS6233157Dec 30, 1998May 15, 2001Hyundai Electronics Industries Co., Ltd.Printed circuit board and method for wiring signal lines on the sameUS6253266Feb 19, 1999Jun 26, 2001Inet Technologies, Inc.Apparatus and method for controlling information flow in a card cage having multiple backplanesUS6260097Feb 28, 2000Jul 10, 2001RambusMethod and apparatus for controlling a synchronous memory deviceUS6266285May 8, 2000Jul 24, 2001Rambus Inc.Method of operating a memory device having write latencyUS6266730Feb 18, 2000Jul 24, 2001Rambus Inc.High-frequency bus systemUS6266737Jan 10, 2000Jul 24, 2001Rambus Inc.Method and apparatus for providing a memory with write enable informationUS6279090Sep 3, 1998Aug 21, 2001Micron Technology, Inc.Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory deviceUS6292877Nov 5, 1999Sep 18, 2001Micron Technology, Inc.Plural pipelined packet-oriented memory systems having a unidirectional command and address bus and a bidirectional data busUS6292903Jun 29, 1998Sep 18, 2001International Business Machines CorporationSmart memory interfaceUS6304937Sep 25, 2000Oct 16, 2001Rambus Inc.Method of operation of a memory controllerUS6314051Jul 31, 2000Nov 6, 2001Rambus Inc.Memory device having write latencyUS6321282Oct 19, 1999Nov 20, 2001Rambus Inc.Apparatus and method for topography dependent signalingUS6336205Nov 10, 1999Jan 1, 2002Matsushita Electric Industrial Co., Ltd.Method for designing semiconductor integrated circuitUS6343352Oct 9, 1998Jan 29, 2002Rambus Inc.Method and apparatus for two step memory write operationsUS6356260Apr 10, 1998Mar 12, 2002National Semiconductor CorporationMethod for reducing power and electromagnetic interference in conveying video dataUS6359815Mar 12, 1998Mar 19, 2002Hitachi, Ltd.Data transmitterUS6388886Nov 20, 2000May 14, 2002Mitsubishi Denki Kabushiki KaishaSemiconductor memory module and module systemUS6401167Oct 9, 1998Jun 4, 2002Rambus IncorporatedHigh performance cost optimized memoryUS6442644Aug 10, 1998Aug 27, 2002Advanced Memory International, Inc.Memory system having synchronous-link DRAM (SLDRAM) devices and controllerUS6445624Feb 23, 2001Sep 3, 2002Micron Technology, Inc.Method of synchronizing read timing in a high speed memory systemUS6449159May 3, 2000Sep 10, 2002Rambus Inc.Semiconductor module with imbedded heat spreaderUS6449727May 7, 1999Sep 10, 2002Kabushiki Kaisha ToshibaHigh-speed data transfer synchronizing system and methodUS6477592Aug 6, 1999Nov 5, 2002Integrated Memory Logic, Inc.System for I/O interfacing for semiconductor chip utilizing addition of reference element to each data element in first data stream and interpret to recover data elements of second data streamUS6493789Sep 28, 2001Dec 10, 2002Rambus Inc.Memory device which receives write masking and automatic precharge informationUS6496897May 14, 2001Dec 17, 2002Rambus Inc.Semiconductor memory device which receives write masking informationUS6502161Jan 5, 2000Dec 31, 2002Rambus Inc.Memory system including a point-to-point linked memory subsystemUS6504790Aug 9, 2001Jan 7, 2003International Business Machines CorporationConfigurable DDR write-channel phase advance and delay capabilityUS6510503Oct 30, 1998Jan 21, 2003Mosaid Technologies IncorporatedHigh bandwidth memory interfaceUS6516365Jul 19, 2001Feb 4, 2003Rambus Inc.Apparatus and method for topography dependent signalingUS6526469Nov 12, 1999Feb 25, 2003International Business Machines CorporationBus architecture employing varying width uni-directional command busUS6539454Aug 6, 1998Mar 25, 2003Mosaid Technologies IncorporatedSemiconductor memory asynchronous pipelineUS6545875May 10, 2000Apr 8, 2003Rambus, Inc.Multiple channel modules and bus systems using sameUS6553472Jan 12, 2001Apr 22, 2003Sun Microsystems, Inc.Method for programming clock delays, command delays, read command parameter delays, and write command parameter delays of a memory controller in a high performance microprocessorUS6590781Mar 26, 2001Jul 8, 2003Rambus, Inc.Clock routing in multiple channel modules and bus systemsUS6611905Jun 29, 2000Aug 26, 2003International Business Machines CorporationMemory interface with programable clock to output time based on wide range of receiver loadsUS6618736Mar 9, 2001Sep 9, 2003Ensim CorporationTemplate-based creation and archival of file systemsUS6640292Sep 10, 1999Oct 28, 2003Rambus Inc.System and method for controlling retire buffer operation in a memory systemUS6643752Dec 9, 1999Nov 4, 2003Rambus Inc.Transceiver with latency alignment circuitryUS6643787Oct 19, 1999Nov 4, 2003Rambus Inc.Bus system optimizationUS6646953Jul 6, 2000Nov 11, 2003Rambus Inc.Single-clock, strobeless signaling systemUS6657871Jun 20, 2002Dec 2, 2003Rambus Inc.Multiple channel modules and bus systems using sameUS6675272Apr 24, 2001Jan 6, 2004Rambus Inc.Method and apparatus for coordinating memory operations among diversely-located memory componentsUS6680866Jun 18, 2002Jan 20, 2004Renesas Technology Corp.Clock synchronous semiconductor memory deviceUS6681288May 17, 2002Jan 20, 2004Rambus Inc.Memory device with receives write masking informationUS6684263Feb 4, 2003Jan 27, 2004Rambus Inc.Apparatus and method for topography dependent signalingUS6724666Aug 19, 2002Apr 20, 2004Micron Technology, Inc.Method of synchronizing read timing in a high speed memory systemUS6760857Feb 18, 2000Jul 6, 2004Rambus Inc.System having both externally and internally generated clock signals being asserted on the same clock pin in normal and test modes of operation respectivelyUS6765800Apr 20, 2001Jul 20, 2004Rambus Inc.Multiple channel modules and bus systems using sameUS6788594Oct 15, 2002Sep 7, 2004Rambus Inc.Asynchronous, high-bandwidth memory component using calibrated timing elementsUS6804764Jan 22, 2002Oct 12, 2004Mircron Technology, Inc.Write clock and data window tuning based on rank selectUS6807614Mar 14, 2002Oct 19, 2004Shine C. ChungMethod and apparatus for using smart memories in computingUS6833984Feb 7, 2002Dec 21, 2004Rambus, Inc.Semiconductor module with serial bus connection to multiple diesUS6839266Mar 20, 2002Jan 4, 2005Rambus Inc.Memory module with offset data lines and bit line swizzle configurationUS6853557Sep 20, 2000Feb 8, 2005Rambus, Inc.Multi-channel memory architectureUS6873939Feb 2, 2001Mar 29, 2005Rambus Inc.Method and apparatus for evaluating and calibrating a signaling systemUS6898085Oct 30, 2003May 24, 2005Rambus Inc.Multiple channel modules and bus systems using sameUS6912680Feb 11, 1997Jun 28, 2005Micron Technology, Inc.Memory system with dynamic timing correctionUS6928571Sep 15, 2000Aug 9, 2005Intel CorporationDigital system of adjusting delays on circuit boardsUS6940782Jun 13, 2003Sep 6, 2005Elpida Memory, Inc.Memory system and control method for the sameUS6950956Nov 3, 2003Sep 27, 2005Rambus Inc.Integrated circuit with timing adjustment mechanism and methodUS6970988Jul 19, 2002Nov 29, 2005Chung Shine CAlgorithm mapping, specialized instructions and architecture features for smart memory computingUS7057948Apr 23, 2004Jun 6, 2006Kabushiki Kaisha ToshibaSemiconductor integrated circuit device having a test functionUS7076745Feb 18, 2004Jul 11, 2006Oki Electric Industry Co., Ltd.Semiconductor integrated circuit deviceUS7095661Dec 23, 2004Aug 22, 2006Elpida Memory, Inc.Semiconductor memory module, memory system, circuit, semiconductor device, and DIMMUS7100066Dec 27, 2002Aug 29, 2006Lg Electronics Inc.Clock distribution device and method in compact PCI based multi-processing systemUS7224595Jul 30, 2004May 29, 2007International Business Machines Corporation276-Pin buffered memory module with enhanced fault toleranceUS7251162Apr 27, 2005Jul 31, 2007Renesas Technology Corp.Nonvolatile memory with multi-frequency charge pump controlUS7548601Jul 13, 2007Jun 16, 2009Rambus Inc.Slave device with synchronous interface for use in synchronous memory systemUS20010026487Mar 15, 2001Oct 4, 2001Kabushiki KaishaApparatus and method for controlling access to a memory system for electronic equipmentUS20010047450Oct 30, 1998Nov 29, 2001Peter GillinghamHigh bandwidth memory interfaceUS20020021616Jun 21, 2001Feb 21, 2002Brent KeethMethod and apparatus for crossing clock domain boundariesUS20020174311Apr 24, 2001Nov 21, 2002Ware Frederick A.Method and apparatus for coordinating memory operations among diversely-located memory componentsUS20030047757Sep 12, 2002Mar 13, 2003Kabushiki Kaisha ToshibaSemiconductor integrated circuit and memory systemUS20030076702Oct 10, 2002Apr 24, 2003Samsung Electronics Co., Ltd.Semiconductor memory device having first and second memory architecture and memory system using the sameUS20030112677Dec 13, 2001Jun 19, 2003Gunther LehmannSystems and methods for executing precharge commands using posted precharge in integrated circuit memory devices with memory banks each including local precharge control circuitsUS20030117864Oct 22, 2002Jun 26, 2003Hampel Craig E.Phase adjustment apparatus and method for a memory device signaling systemUS20040003194Jun 26, 2002Jan 1, 2004Amit BodasMethod and apparatus for adjusting DRAM signal timingsUS20040054845Oct 22, 2001Mar 18, 2004Rambus, Inc.Method and apparatus for signaling between devices of a memory systemUS20040170072Dec 11, 2003Sep 2, 2004Rambus Inc.Method and apparatus for coordinating memory operations among diversely-located memory componentsUS20050169097Mar 31, 2005Aug 4, 2005Rambus Inc.Method and apparatus for coordinating memory operations among diversely-located memory componentsUS20060007761Sep 1, 2005Jan 12, 2006Ware Frederick AMemory module with termination componentUS20060039174Sep 1, 2005Feb 23, 2006Ware Frederick AMemory module with termination componentUS20060056244Sep 15, 2004Mar 16, 2006Ware Frederick AMemory systems with variable delays for write data signalsUS20060069895Nov 15, 2005Mar 30, 2006Ware Frederick AMethod, system and memory controller utilizing adjustable write data delay settingsUS20060077731Nov 15, 2005Apr 13, 2006Ware Frederick AMemory module with termination componentUS20060129776Jan 18, 2006Jun 15, 2006Ware Frederick AMethod, system and memory controller utilizing adjustable read data delay settingsUS20090251987Jun 15, 2009Oct 8, 2009Advanced Micro Devices, Inc.Memory Data TransferEP0379772A2Jul 3, 1989Aug 1, 1990Digital Equipment CorporationProgrammable data transfer timingEP0709786A1Oct 12, 1995May 1, 1996Oki Electric Industry Co., Ltd.Semiconductor memory with a timing controlled for receiving data at a semiconductor memory module to be accessedEP0735492A1Mar 4, 1996Oct 2, 1996Motorola, Inc.Method and apparatus for distributing bus loading in a data processing systemEP0849685A2Dec 19, 1997Jun 24, 1998Texas Instruments IncorporatedCommunication bus system between processors and memory modulesJP2000035831A Title not availableJP2000174505A Title not availableJP2000348490A Title not availableJP2008227394A Title not availableJPH11284126A Title not availableWO1999041667A1Jan 28, 1999Aug 19, 1999Intel CorporationMemory module including a memory module controllerWO1999050852A1Apr 1, 1999Oct 7, 1999Mosaid Technologies IncorporatedSemiconductor memory asynchronous pipelineWO2000054164A1Mar 3, 2000Sep 14, 2000International Business Machines CorporationDynamic wave-pipelined interface apparatus and methods thereforNon-Patent CitationsReference1"Draft Standard for a High-Speed Memory Interface (SyncLink)," Draft 0.99 IEEE P1596.7-199X, pp. 1-56 (1996), Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society. 66 pages.2Crisp, Richard "Direct Rambus Technology: The New Main Memory Standard," IEEE Micro, Nov./Dec. 1997, pp. 18-28, 0272-1732/97.3EP Communication dated Jan. 5, 2011 for EP Application No. 10176311.8 re extended European Search Report. 9 Pages.4EP Extended Search Report dated Feb. 7, 2011 re EP Application No. 10175885.2. 7 pages.5EP Extended Search Report with mail date of Jan. 5, 2011 re EP Application No. 10177771.2. 8 Pages.6EP Office Action dated Feb. 14, 2011 re EP Application No. 05797483.4. 6 Pages.7EP Office Action dated Feb. 21, 2012 re EP Application No. 05797483.4. 8 pages.8EP Office Action dated Feb. 21, 2012 re EP Application No. 10175885.2. 5 pages.9EP Office Action dated Feb. 21, 2012 re EP Application No. 10176311.8. 9 pages.10EP Office Action dated Feb. 21, 2012 re EP Application No. 10177771.2. 8 pages.11EP Response dated Aug. 26, 2011 to the Official Communication dated Mar. 14, 2011 and to the European Search Opinion dated Feb. 7, 2011 re EP Application No. 10175885.2-1229. 15 Pages.12EP Response dated Jul. 12, 2011 to the Official Communication dated Feb. 7, 2011 and to the European Search Opinion dated Jan. 5, 2011 for EP Application No. 10176311.8-1229. 32 Pages.13EP Response dated Jul. 15, 2011 to the Official Communication dated Feb. 7, 2011 and to the European Search Opinion dated Jan. 5, 2011 re EP Application No. 10177771.2-1229. 23 Pages.14European Search Report and Written Opinion for EP 1 653374 A3 (Application No. 05022021.9), Jul. 26, 2006, 6 pgs.15European Search Report and Written Opinion in European Patent Application 02009032.0-2212, search completed Jun. 27, 2005, 9 pgs.16Exhibit 26: Yang et al., "A Scalable 32Gb/s Parallel Data Transceiver with On-Chip Timing Calibration Circuits," IEEE International Solid State Circuits Conference, pp. 258-259, 2000. 2 pages.17Gillingham, Peter and Vogley, Bill, "SLDRAM: High Performance Open-Standard Memory," IEEE Micro, Nov./Dec. 1997, p. 29-39, vol. 17, No. 6, Institute of Electrical and Electronics Engineers, Inc., Los Alamitos, California.18Gillingham, Peter, "SLDRAM Architectural and Functional Overview," SLDRAM Consortium, Aug. 29, 1997, pp. 1-14.19IBM Corp., Application Note, Direct Rambus Memory System Overview, Mar. 30, 1998, pp. 1-5.20IBM, "184 Pin DIMM Design Updates/Ramifications for Unbuffered and Registered DDR DIMMs," JC-42.5, Dec. 1999, p. 1-12.21IBM, Micron Technology and Reliance Computer Corporation, DDR SDRAM Registered DIMM Design Specification, Revision 0.6, Nov. 1999, 62 pages.22IEEE Standard for Scalable Coherent Interface (SCI), "Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society", IEEE Std 1596-1992, Aug. 2, 1993.23International Preliminary Report and Written Opinion of the International Searching Authority in International Application PCT/US/2005/032770, World Intellectual Property Organization, Apr. 12, 2007, 6 pages.24International Preliminary Report on Patentability and Written Opinion of the International Searching Authority in International Application PCT/US2005/032346, European Patent Office, Mar. 29, 2007, 10 pages.25International Search Report and Written Opinion of the International Searching Authority in International Application PCT/US2005/032346, ISA European Patent Office, Apr. 18, 2006, 11 pgs.26International Search Report and Written Opinion of the International Searching Authority in International Application PCT/US2005/042722, World Intellectual Property Organization, May 10, 2006, 15 pages.27Kim, Y.R., Memory Product Planning and Application, Samsung Electronics, DDR, Today and Tomorrow, Platform Conference, Jul. 18-19, 2000, 26 pages.28Nakase, Yasunobu, et al., "Source-Synchronization and Timing Vernier Techniques for 1.2 GB/s SLDRAM Interface," IEEE Journal of Solid-State Circuits, vol. 34, No. 4, Apr. 1999, pp. 494-501.29Notice of Opposition with mail date of Apr. 8, 2008 re European Patent No. 1291778; Application No. 02009032.0; 23 pages.30Paris et al., "WP 24.3: A 800 MB/s 72 Mb SLDRAM with Digitally-Calibrated DLL," ISSCC, 0-7803-5129-0/99, 10 pages. Slide Supplement, IEEE, 1999.31Poulton, John, "Signaling in High Performance Memory Systems", IEEE Solid State Circuits Conference, slides 1-59 on 30 pages (Feb. 1999).32Rambus Direct RAC Data Sheet, Last Modified Aug. 7, 1998, pp. 1-46.33Rambus Inc., "8/9-Mbit (1M�8/9) & 16/18Mbit (2M�8/9) RDRAM-Preliminary Information," Rambus Inc. Data Sheet, Mar. 1, 1996, 30 pages.34Rambus Inc., "8/9-Mbit (1M�8/9) & 16/18Mbit (2M�8/9) RDRAM—Preliminary Information," Rambus Inc. Data Sheet, Mar. 1, 1996, 30 pages.35Rambus Inc., Direct Rambus Short Channel Layout Guide, Version 0.8, Mar. 2000, 33 pages.36Rambus Inc., Rambus RIMM Module (with 64/72Mb RDRAMs) Data Sheet, Preliminary Information, Document DL0078 Version 0.90, Mar. 1999, pp. 1-11.37Rambus Inc., Rambus SO-RIMM Module (with 128/144Mb RDRAMs), Advance Information Document DL0076 Version 0.7, Feb. 2000, pp. 1-12.38Rambus, Inc., Rambus RIMM Connector, Document DL 0069 Version 1.01, Jul. 1999, 14 pages.39Samsung Electronics Inc., "KMM377S1620CT2 SDRAM Module Datasheet," Rev. 1 (Nov. 1998), Preliminary, pp. 1-12. 12 pages.40Seibert, Mike, DRAM Memory Enabling, Micron Technology, Inc., Competitive DDR Memory Sub-Systems, Platform Conference, Jul. 18-19, 2000, 67 pages.41SLDRAM Inc., "SLD4M18DR400 4 MEG�18 SLDRAM: 400 Mb/s/pin SLDRAM 4 M�18 SLDRAM Pipelined, Eight Bank, 2.5 V Operation," Jul. 9, 1998, pp. 1-69, SLDRAM, Inc. San Jose, California. 69 pages.42Submission to European Patent Office of Apr. 18, 2011 regarding European Application No. 05797483.4-1229, including remarks in response to Official Communication, new claims with highlighted amendment, and new description p. 41. 12 pages.43The Institute of Electrical and Electronics Engineers: "Standard for High-Bandwith Memory Interface Based on Scalable Coherent Interface Signaling Technology (RamLink)" Mar. 19, 1996, IEEE STD 1596.4-1996, XP002315223 pp. 12, 43-45. 5 pages.44Translation of Notice of Reasons for Rejection for Japanese Patent Application No. 2008-027486 mailed Jan. 9, 2009. 9 pages.45Wang et al., 2001, "A 500-Mb/s quadruple data rate SDRAM interface using a skew cancellation technique," IEEE Journal of Solid-State Circuits, 36:648-657.46Ware, Frederick re U.S. Appl. No. 12/757,035, filed Apr. 8, 2010 re Information Disclosure Statement dated Apr. 18, 2011. 3 Pages.47Ware, Frederick re U.S. Appl. No. 12/757,035, filed Apr. 8, 2010 re Information Disclosure Statement submitted on Sep. 17, 2010. 12 Pages.48Ware, Frederick re U.S. Appl. No. 12/757,035, filed Apr. 8, 2010 re Notice of Allowance and Fee(s) Due dated Jul. 1, 2011 includes Information Disclosure Statement. 15 Pages.49Ware, Frederick re U.S. Appl. No. 12/757,035, filed Apr. 8, 2010 re Notice of Allowance and Fee(s) Due with mail date of Jan. 19, 2011 includes Notice of References cited and Information Disclosure Statements. 26 Pages.50Ware, Frederick re U.S. Appl. No. 12/757,035, filed Apr. 8, 2010 re Office Action dated Sep. 22, 2011 includes Information Disclosure Statement. 4 Pages.51Ware, Frederick, Rambus, Inc. Data Sheet "Direct RDRAM 256/288-Mbit (1M�16/18�16d)" Preliminary Information, Document DL00105 Version 1.1, 72 pages; copyright Aug. 1999. 72 pages.52Wong Derek., et al., "Inserting Active Delay Elements to Achieve Wave Pipelining," IEEE 1989, p. 270-273.53Yeung et al., 2000, "A 2.4 Gb/s/pin Simultaneous Bidirectional Parallel Link with Per-Pin Skew Compensation," IEEE Journal of Solid-State Circuits, vol. 35, No. 11:1619-1627.54Yoo, Changsik, DRAM Design 3, Samsung Electronics, High Speed DRAM Interface, Dec. 2001, 35 pages.Classifications U.S. Classification365/194, 365/191International ClassificationG11C7/00Cooperative ClassificationG11C2207/2254, G11C11/409, G11C11/4076, G06F1/10, G06F13/1689, G11C7/22, G06F13/4243, G11C8/18, G11C7/1072European ClassificationG06F13/16D8, G06F13/42C3SLegal EventsDateCodeEventDescriptionMay 12, 2014ASAssignmentOwner name: RAMBUS INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WARE, FREDERICK A.;REEL/FRAME:032871/0665Effective date: 20040915Jan 11, 2016FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services