Source: http://www.google.com/patents/US7649261?dq=6,595,873
Timestamp: 2013-12-10 15:54:28
Document Index: 400079321

Matched Legal Cases: ['Application No. 2005', 'Application No. 2005', 'Application No. 2005', 'application No. 2005', 'application No. 2005', 'Application No. 2005', 'Application No. 2005', 'Application No. 2005']

Patent US7649261 - Highly integrated and reliable DRAM and its manufacture - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Advanced Patent Search | Sign inAdvanced Patent SearchPatentsA semiconductor device and its manufacture method wherein the semiconductor substrate has first and second insulating films, the first insulating film being an insulating film other than a silicon nitride film formed at least on a side wall of a conductive pattern including at least one layer of metal...http://www.google.com/patents/US7649261?utm_source=gb-gplus-sharePatent US7649261 - Highly integrated and reliable DRAM and its manufacturePublication numberUS7649261 B2Publication typeGrantApplication numberUS 11/727,709Publication dateJan 19, 2010Filing dateMar 28, 2007Priority dateJul 18, 1996Fee statusPaidAlso published asUS6344692, US6818993, US6930347, US7145242, US8143723, US20020027259, US20020096772, US20040197980, US20070023812, US20070176222, US20090091035Publication number11727709, 727709, US 7649261 B2, US 7649261B2, US-B2-7649261, US7649261 B2, US7649261B2InventorsShinichiroh Ikemasu, Narumi OkawaOriginal AssigneeFujitsu Microelectronics LimitedExport CitationBiBTeX, EndNote, RefManPatent Citations (77), Non-Patent Citations (27), Classifications (34), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetHighly integrated and reliable DRAM and its manufactureUS 7649261 B2Abstract A semiconductor device and its manufacture method wherein the semiconductor substrate has first and second insulating films, the first insulating film being an insulating film other than a silicon nitride film formed at least on a side wall of a conductive pattern including at least one layer of metal or metal silicide, and the second insulating film being a silicon nitride film formed to cover the first insulating film and the upper surface and side wall of the conductive pattern. The first insulating film may be formed to cover the upper surface and side wall of the conductive pattern. A semiconductor device and its manufacture method are provided which can realize high integrated DRAMs of 256 M or larger without degrading reliability and stability.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4840923Oct 19, 1988Jun 20, 1989International Business Machine CorporationSimultaneous multiple level interconnection processUS4974040Mar 16, 1990Nov 27, 1990Fujitsu LimitedDynamic random access memory device and method of producing sameUS5036370Jul 2, 1990Jul 30, 1991Sharp Kabushiki KaishaThin film semiconductor array deviceUS5061985Jun 12, 1989Oct 29, 1991Hitachi Microcomputer Engineering Ltd.Semiconductor integrated circuit device and process for producing the sameUS5150276Jan 24, 1992Sep 22, 1992Micron Technology, Inc.Method of fabricating a vertical parallel cell capacitor having a storage node capacitor plate comprising a center fin effecting electrical communication between itself and parallel annular ringsUS5192703Oct 31, 1991Mar 9, 1993Micron Technology, Inc.Method of making tungsten contact core stack capacitorUS5196910Feb 4, 1991Mar 23, 1993Hitachi, Ltd.Semiconductor memory device with recessed array regionUS5204286Oct 15, 1991Apr 20, 1993Micron Technology, Inc.Method of making self-aligned contacts and vertical interconnects to integrated circuitsUS5235199 *Feb 7, 1992Aug 10, 1993Kabushiki Kaisha ToshibaSemiconductor memory with pad electrode and bit line under stacked capacitorUS5281549Dec 4, 1992Jan 25, 1994Micron Technology, Inc.Process for fabricating a stacked capacitor having an I-shaped cross-section in a dynamic random access memory arrayUS5292677Sep 18, 1992Mar 8, 1994Micron Technology, Inc.Reduced mask CMOS process for fabricating stacked capacitor multi-megabit dynamic random access memories utilizing single etch stop layer for contactsUS5302551May 11, 1992Apr 12, 1994National Semiconductor CorporationMethod for planarizing the surface of an integrated circuit over a metal interconnect layerUS5324681Feb 22, 1993Jun 28, 1994Micron Technology, Inc.Method of making a 3-dimensional programmable antifuse for integrated circuitsUS5338700Apr 14, 1993Aug 16, 1994Micron Semiconductor, Inc.Method of forming a bit line over capacitor array of memory cellsUS5346844Jun 30, 1992Sep 13, 1994Samsung Electronics Co., Ltd.Method for fabricating semiconductor memory deviceUS5364804Nov 3, 1993Nov 15, 1994Taiwan Semiconductor Manufacturing CompanyNitride cap sidewall oxide protection from BOE etchUS5364813Sep 1, 1993Nov 15, 1994Industrial Technology Research InstituteStacked DRAM poly plate capacitorUS5378908 *Dec 13, 1988Jan 3, 1995Samsung Electronics Co., Ltd.Stack capacitor DRAM cell having increased capacitor areaUS5384287Dec 11, 1992Jan 24, 1995Nec CorporationMethod of forming a semiconductor device having self-aligned contact holesUS5389568Oct 29, 1993Feb 14, 1995Samsung Electronics Co., Ltd.Method of making a dynamic random access memory deviceUS5414655Jul 16, 1993May 9, 1995Kabushiki Kaisha ToshibaSemiconductor memory device having a stack-type capacitorUS5426326Aug 9, 1993Jun 20, 1995Hitachi, Ltd.Semiconductor device including arrangement for reducing junction degradationUS5472913 *Aug 5, 1994Dec 5, 1995Texas Instruments IncorporatedMethod of fabricating porous dielectric material with a passivation layer for electronics applicationsUS5479054Feb 18, 1993Dec 26, 1995Mitsubishi Denki Kabushiki KaishaSemiconductor device with improved planarization propertiesUS5500558 *Aug 31, 1994Mar 19, 1996Mitsubishi Denki Kabushiki KaishaSemiconductor device having a planarized surfaceUS5561311 *Nov 29, 1994Oct 1, 1996Kabushiki Kaisha ToshibaSemiconductor memory with insulation film embedded in groove formed on substrateUS5573965Dec 17, 1993Nov 12, 1996Lucent Technologies Inc.Method of fabricating semiconductor devices and integrated circuits using sidewall spacer technologyUS5605857Feb 22, 1995Feb 25, 1997Micron Technology, Inc.Method of forming a bit line over capacitor array of memory cells and an array of bit line over capacitor array of memory cellsUS5612254Jun 29, 1992Mar 18, 1997Intel CorporationMethods of forming an interconnect on a semiconductor substrateUS5623164Jun 24, 1993Apr 22, 1997Siemens AktiengesellschaftIntegrated semiconductor circuit or micromechanical component and process thereforeUS5661344Jun 7, 1995Aug 26, 1997Texas Instruments IncorporatedPorous dielectric material with a passivation layer for electronics applicationsUS5666007Jun 7, 1995Sep 9, 1997National Semiconductor CorporationInterconnect structures for integrated circuitsUS5670409Aug 7, 1995Sep 23, 1997Hitachi, Ltd.Method of fabricating a semiconductor IC DRAM device enjoying enhanced focus marginUS5677239Dec 10, 1993Oct 14, 1997Nec CorporationMethod for fabricating multi-level interconnection structure for semiconductor deviceUS5689126Jul 6, 1995Nov 18, 1997Nec CorporationSemiconductor memory device having stacked capacitorUS5731130Nov 12, 1996Mar 24, 1998Vanguard International Semiconductor CorporationMethod for fabricating stacked capacitors on dynamic random access memory cellsUS5732009Jul 22, 1996Mar 24, 1998Hitachi, Ltd.Semiconductor integrated circuit device including a DRAM in which a cell selection transistor has a stabilized threshold voltageUS5760429Feb 18, 1997Jun 2, 1998Matsushita Electric Industrial Co., Ltd.Multi-layer wiring structure having varying-sized cutoutsUS5793076Sep 21, 1995Aug 11, 1998Micron Technology, Inc.Scalable high dielectric constant capacitorUS5874756Jan 26, 1996Feb 23, 1999Fujitsu LimitedSemiconductor storage device and method for fabricating the sameUS6069379Nov 6, 1997May 30, 2000Mitsubishi Denki Kabushiki KaishaSemiconductor device and method of manufacturing the sameUS6150689Jan 13, 1997Nov 21, 2000Hitachi, Ltd.Semiconductor integrated circuit device and method for manufacturing the sameUS6479899Sep 18, 1996Nov 12, 2002Hitachi, Ltd.Semiconductor integrated circuit device and process for manufacturing the sameUS7084508 *Aug 7, 2002Aug 1, 2006Renesas Technology Corp.Semiconductor device with multiple layer insulating filmJPH0198243A Title not availableJPH0430465A Title not availableJPH0629401A Title not availableJPH0637272A Title not availableJPH0661486A Title not availableJPH0697190A Title not availableJPH0823079A Title not availableJPH0855968A Title not availableJPH0897210A Title not availableJPH0936325A Title not availableJPH03155663A Title not availableJPH03167874A Title not availableJPH04259241A Title not availableJPH04287967A Title not availableJPH05218211A Title not availableJPH05218332A Title not availableJPH05218334A Title not availableJPH05235267A Title not availableJPH05275543A Title not availableJPH05275644A Title not availableJPH06104398A Title not availableJPH06120447A Title not availableJPH06140391A Title not availableJPH06151456A Title not availableJPH06181209A Title not availableJPH06209088A Title not availableJPH08162635A Title not availableJPS5627971A Title not availableJPS6116571A Title not availableJPS58115859A Title not availableJPS61176148A Title not availableJPS61194779A Title not availableJPS62261145A Title not available* Cited by examinerNon-Patent CitationsReference11993 IEEE, IEDM, pp. 817-820.21993 VMIC Conference, pp. 15-21 and pp. 28-34.31994 IEEE, IEDM, pp. 927-930 and pp. 635-638.41994 VMIC Conference, pp. 22-28.51995 IEEE, IEDM, pp. 903-914 and 111-114.61995 VMIC Conference, pp. 491-497.7B. Luther et al.; "Planar Copper-Polyimide Back End of the Line"; Proceedings of 10th International VMIC; pp. 15-21; Jun. 1993.8B.M. Somero et al.; "A Modular in-situ Integration Scheme for Deep Submicron ", Proceedings of 10th International VMIC; pp. 28-34; Jun. 1993.9H.K. Kang et al.; "Highly Manufacturable Process Technology for Reliable 256 Mbit and 1 Gigabit DRAMs"; Technical Digest Of IEDM; pp. 635-638; Dec. 1994.10I. Naiki et al.; "Center Wordline Cell: A New Symmetric Layout Cell for 64Mb SRAM"; Technical Digest of IEDM; pp. 817-820; Dec. 1993.11J.K. Park et al.; "Isolation Merged Bit Line Cell (IMBC) for 1Gb DRAM and Beyond", Technical Digest of IEDM; pp. 911-914; Dec. 1995.12Japanese Office Action dated Apr. 21, 2009, issued in corresponding Japanese Patent Application No. 2005-099102.13Japanese Office Action dated Apr. 21, 2009, issued in corresponding Japanese Patent Application No. 2005-099236.14Japanese Office Action dated Jul. 21, 2009, issued in corresponding Japanese Patent Application No. 2005-099102.15Japanese Office Action dated Jun. 16, 2009, issued in corresponding Japanese patent application No. 2005-099235.16Japanese Office Action dated Jun. 16, 2009, issued in corresponding Japanese patent application No. 2005-099237.17Japanese Office Action, Application No. 2005-099235, dated Sep. 8, 2009, with partial translation.18K.P. Lee et al.; "A Process Technology for 1 Giga-bit DRAM"; Technical Digest of IEDM; pp. 907-910; Dec. 1995.19M. Rutten et al.; "Pattern Density Effects in Tungsten CMP", Proceedings of 12th International VMIC; pp. 491-497; Jun. 1995.20M.F. Chisholm et al.; "A High Performance 0.5 um Five-Level Metal Process with Extendibility of Sub-Half Micron"; pp. 22-28; Jun. 1994.21Office Action dated Jan. 6, 2009, issued in corresponding Japanese Application No. 2005-099235.22Office Action dated Jan. 6, 2009, issued in corresponding Japanese Application No. 2005-099237.23T. Kaga et al.; "A 0.29-mum2 MIM-Crown Cell and Process Technologies for 1-Gigabit DRAMs"; Technical Digest of IEDM; pp. 927-929; Dec. 1994.24T. Kaga et al.; "A 0.29-μm2 MIM-Crown Cell and Process Technologies for 1-Gigabit DRAMs"; Technical Digest of IEDM; pp. 927-929; Dec. 1994.25Tomihisa Mizuno et al. IEEE Transactions on Electron Devices, vol. 38, No. 3, pp. 584-591; Mar. 1991.26Y. Nishioka et al.; "Giga-bit Scale DRAM Cell with New Simple Ru/(Ba,Sr)TiO3/Ru Stacked Capacitors Using X-ray Lithography", Technical Digest of IEDM; pp. 903-906; Dec. 1995.27Y. Ohji et al.; "Ta2O5Capacitors Dielectric Material for Giga-bit DRAMs"; Technical Digest of IEDM; pp. 111-114; Dec. 1995.Classifications U.S. Classification257/758, 257/E27.084, 257/68, 257/E27.075, 257/71, 257/E27.097, 257/908, 257/306, 257/309, 257/296International ClassificationH01L21/768, H01L21/285, H01L21/8242, H01L21/28, H01L27/108, H01L21/60, H01L23/522Cooperative ClassificationY10S257/908, H01L21/76897, H01L21/76802, H01L27/10855, H01L27/10885, H01L27/10894, H01L27/10873, H01L21/76816, H01L28/91, Y10S257/905European ClassificationH01L27/108M4B2C, H01L27/108M8, H01L21/768S, H01L21/768B2, H01L27/108M4D2, H01L27/108M4C, H01L21/768B2LLegal EventsDateCodeEventDescriptionMar 13, 2013FPAYFee paymentYear of fee payment: 4Jul 9, 2010ASAssignmentEffective date: 20100401Owner name: FUJITSU SEMICONDUCTOR LIMITED,JAPANFree format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:24651/744Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPANFree format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024651/0744Dec 9, 2008ASAssignmentOwner name: FUJITSU MICROELECTRONICS LIMITED, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021976/0089Effective date: 20081104Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100203;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100209;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100223;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100302;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100316;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100329;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100330;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100406;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100413;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100420;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100427;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100511;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:21976/89Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:21976/89RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google