Source: http://www.google.com/patents/US7593277?ie=ISO-8859-1
Timestamp: 2014-04-17 01:22:52
Document Index: 573768351

Matched Legal Cases: ['Application No. 05', 'Application No. 03', 'Application No. 04', 'Application No. 2007', 'Application No. 2004', 'Application No. 92126361']

Patent US7593277 - Method for compensated sensing in non-volatile memory - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsOne or more sense amplifiers for sensing the conduction current of non-volatile memory is controlled by signals that are timed by a reference sense amplifier having similar characteristics and operating conditions. In one aspect, a sensing period is determined by when the reference sense amplifier sensing...http://www.google.com/patents/US7593277?utm_source=gb-gplus-sharePatent US7593277 - Method for compensated sensing in non-volatile memoryAdvanced Patent SearchPublication numberUS7593277 B2Publication typeGrantApplication numberUS 12/020,449Publication dateSep 22, 2009Filing dateJan 25, 2008Priority dateSep 24, 2002Fee statusPaidAlso published asCN101346773A, CN101346773B, US7324393, US7852678, US8050126, US8300473, US20060158935, US20080117701, US20090296489, US20110075480, US20120113715Publication number020449, 12020449, US 7593277 B2, US 7593277B2, US-B2-7593277, US7593277 B2, US7593277B2InventorsSiu Lung Chan, Raul-Adrian CerneaOriginal AssigneeSandisk CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (89), Non-Patent Citations (32), Referenced by (1), Classifications (33), Legal Events (2) External Links: USPTO, USPTO Assignment, EspacenetMethod for compensated sensing in non-volatile memoryUS 7593277 B2Abstract One or more sense amplifiers for sensing the conduction current of non-volatile memory is controlled by signals that are timed by a reference sense amplifier having similar characteristics and operating conditions. In one aspect, a sensing period is determined by when the reference sense amplifier sensing a reference current detects an expected state. In another aspect, an integration period for an amplified output is determined by when the reference sense amplifier outputs an expected state. When these determined timings are used to control the one or more sense amplifiers, environment and systemic variations are tracked.
CROSS REFERENCE TO RELATED APPLICATIONS This application is a continuation of U.S. patent application Ser. No. 11/321,681 filed on Dec. 28, 2005, which is a continuation-in-part of U.S. patent application Ser. No. 11/015,199 filed on Dec. 16, 2004, now U.S. Pat. No. 7,046,568, which is a continuation-in-part of U.S. patent application Ser. No. 10/665,828, filed on Sep. 17, 2003, now U.S. Pat. No. 7,023,736, which is a continuation-in-part of U.S. patent application Ser. No. 10/254,830, filed on Sep. 24, 2002, now U.S. Pat. No. 7,196,931. This application is related to U.S. patent application Ser. No. 11/321,953 filed on Dec. 28, 2005. These applications are incorporated herein in their entirety by this reference.
iCELL �i BL0 +[i BLC00 +i BLC01 +i BLC02].
The conditions for the BLX generator 680 to satisfy are: SEN′�<Vdd−VTP at node 631′ and BLX �SEN′+VTN. The n-transistor 612′ and the p-transistor 656′ are both configured as diodes, so that their diode drop respectively provide the required voltages VTN and VTP. In a preferred embodiment, the diode formed by the n-transistor 612′ has its source connected to the reference node 631′ where the signal SEN′ resides and its drain connected to the output BLX. In this way the condition BLX �SEN′+VTN is satisfied. Similarly, the diode formed by the p-transistor 656′ has its drain coupled to the reference node 631′ and its source to Vdd. In this way the condition SEN′ �<Vdd−VTP is also satisfied as desired.
These conditions are predicated on a threshold current flowing through the source and drain of these two diodes. A bias current is provided by a current source 686. The bias current is set to a value higher than that normally flows in the typical sense amplifier. The higher value is to satisfy the inequality in the SEN′ �<Vdd−VTP requirement. The higher the value, the more margin there is to allow for variations of the threshold voltages of the transistors among the population of sense amplifiers. Thus, a control signal BLX is generated by the reference sense amplifier 600-R with respect to threshold voltages VTN or VTP calibrated against the supply voltage Vdd and other environment conditions.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4357685Jul 14, 1980Nov 2, 1982Sgs-Ates Componenti Elettronici S.P.A.Method of programming an electrically alterable nonvolatile memoryUS4785427Jan 28, 1987Nov 15, 1988Cypress Semiconductor CorporationDifferential bit line clampUS5012447Nov 28, 1988Apr 30, 1991Mitsubishi Denki Kabushiki KaishaBit line structure for a dynamic type semiconductor memory deviceUS5021999Dec 9, 1988Jun 4, 1991Mitsubishi Denki Kabushiki KaishaNon-volatile semiconductor memory device with facility of storing tri-level dataUS5070032Mar 15, 1989Dec 3, 1991Sundisk CorporationMethod of making dense flash eeprom semiconductor memory structuresUS5093806Jun 13, 1989Mar 3, 1992Tran Hiep VSensing and decoding scheme for a bicmos read/write memoryUS5095344Jun 8, 1988Mar 10, 1992Eliyahou HarariHighly compact eprom and flash eeprom devicesUS5172338Apr 11, 1990Dec 15, 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS5241494Sep 26, 1990Aug 31, 1993Information Storage DevicesIntegrated circuit system for analog signal recording and playbackUS5245571Nov 27, 1991Sep 14, 1993Nec CorporationSense amplifier circuit implemented by bipolar transistor and improved in current consumptionUS5313421Jan 14, 1992May 17, 1994Sundisk CorporationEEPROM with split gate source side injectionUS5315541Jul 24, 1992May 24, 1994Sundisk CorporationSegmented column memory arrayUS5343063Dec 18, 1990Aug 30, 1994Sundisk CorporationDense vertical programmable read only memory cell structure and processes for making themUS5418752Oct 20, 1992May 23, 1995Sundisk CorporationFlash EEPROM system with erase sector selectUS5444656Jun 2, 1994Aug 22, 1995Intel CorporationApparatus for fast internal reference cell trimmingUS5537356Jun 5, 1995Jul 16, 1996Fujitsu LimitedNonvolatile semiconductor memoryUS5555203Dec 13, 1994Sep 10, 1996Kabushiki Kaisha ToshibaDynamic semiconductor memory deviceUS5570315Sep 21, 1994Oct 29, 1996Kabushiki Kaisha ToshibaMulti-state EEPROM having write-verify control circuitUS5595924Dec 19, 1994Jan 21, 1997Sandisk CorporationTechnique of forming over an irregular surface a polysilicon layer with a smooth surfaceUS5650970Sep 26, 1995Jul 22, 1997Kabushiki Kaisha Toshibasemiconductor memory device having a flash write functionUS5661053May 25, 1994Aug 26, 1997Sandisk CorporationMethod of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacersUS5768192Jul 23, 1996Jun 16, 1998Saifun Semiconductors, Ltd.Non-volatile semiconductor memory cell utilizing asymmetrical charge trappingUS5774397Sep 10, 1996Jun 30, 1998Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and method of programming a non-volatile memory cell to a predetermined stateUS5806082Aug 13, 1996Sep 8, 1998Intel CorporationWrap-around mechanism for memory split-wordline readUS5860082Mar 28, 1996Jan 12, 1999Datalight, Inc.Method and apparatus for allocating storage in a flash memoryUS5872739Apr 17, 1997Feb 16, 1999Radiant TechnologiesSense amplifier for low read-voltage memory cellsUS5886919Jan 7, 1998Mar 23, 1999Oki Electric Industry Co., Ltd.Multi-port semiconductor memory device with reduced coupling noiseUS5903495Mar 17, 1997May 11, 1999Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS5914903Jan 30, 1998Jun 22, 1999Fujitsu LimitedSemiconductor memory deviceUS5920502Nov 21, 1997Jul 6, 1999Sony CorporationNonvolatile semiconductor memory with fast data programming and erasing function using ECCUS5949720Oct 30, 1998Sep 7, 1999Stmicroelectronics, Inc.Voltage clamping method and apparatus for dynamic random access memory devicesUS5978271Mar 13, 1998Nov 2, 1999Hitachi, Ltd.Semiconductor nonvolatile memory device in which high capacitance bit lines are isolated from sense amplifier input/output nodes during amplifying operation of sense amplifierUS6011287Feb 27, 1998Jan 4, 2000Kabushiki Kaisha ToshibaNon-volatile semiconductor memory deviceUS6011725Feb 4, 1999Jan 4, 2000Saifun Semiconductors, Ltd.Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingUS6046935Jan 27, 1999Apr 4, 2000Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS6046940Apr 21, 1999Apr 4, 2000Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6061270Dec 28, 1998May 9, 2000Samsung Electronics Co., Ltd.Method for programming a non-volatile memory device with program disturb controlUS6062270Jul 10, 1998May 16, 2000Lindab AbDouble-walled structure in a ventilation duct systemUS6097638Feb 11, 1998Aug 1, 2000Kabushiki Kaisha ToshibaSemiconductor memory deviceUS6191977Mar 25, 1999Feb 20, 2001Hyundai Electronics Industries Co., Ltd.Sense circuit for a multi-level flash memory cellUS6222762Aug 7, 1997Apr 24, 2001Sandisk CorporationMulti-state memoryUS6252798Jun 25, 1998Jun 26, 2001Kabushiki Kaisha ToshibaNonvolatile semiconductor memory device capable of controlling mutual timing of write voltage pulse and transfer voltage pulseUS6260104Jun 30, 1998Jul 10, 2001Micron Technology, Inc.Multiplexing of trim outputs on a trim bus to reduce die sizeUS6301153Feb 23, 2000Oct 9, 2001Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6307783Feb 26, 2001Oct 23, 2001Advanced Micro Devices, Inc.Descending staircase read technique for a multilevel cell NAND flash memory deviceUS6373746Sep 22, 2000Apr 16, 2002Kabushiki Kaisha ToshibaNonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cellsUS6385110Aug 16, 2000May 7, 2002Nec CorporationMultilevel non-volatile semiconductor memory deviceUS6407953Feb 2, 2001Jun 18, 2002Matrix Semiconductor, Inc.Memory array organization and related test method particularly well suited for integrated circuits having write-once memory arraysUS6438038Dec 26, 2000Aug 20, 2002Kabushiki Kaisha ToshibaRead circuit of nonvolatile semiconductor memoryUS6490199May 30, 2001Dec 3, 2002Samsung Electronics Co., Ltd.Sense amplifier circuit for a flash memory deviceUS6504757Aug 3, 2001Jan 7, 2003Advanced Micro Devices, Inc.Double boosting scheme for NAND to improve program inhibit characteristicsUS6519180Aug 13, 2001Feb 11, 2003Silicon Storage Technology, Inc.Array architecture and operating methods for digital multilevel nonvolatile memory integrated circuit systemUS6522592Apr 19, 2001Feb 18, 2003Micron Technology, Inc.Sense amplifier for reduction of access device leakageUS6535434Apr 5, 2001Mar 18, 2003Saifun Semiconductors Ltd.Architecture and scheme for a non-strobed read sequenceUS6545917Dec 10, 2001Apr 8, 2003Hynix Semiconductor, Inc.Circuit for clamping word-line voltageUS6556508Jul 25, 2002Apr 29, 2003Integrated Memory Technologies, Inc.Integrated circuit memory device having interleaved read and program capabilities and methods of operating sameUS6650570Sep 17, 2001Nov 18, 2003Kabushiki Kaisha ToshibaNon-volatile semiconductor memoryUS6717851Jan 10, 2001Apr 6, 2004Sandisk CorporationMethod of reducing disturbs in non-volatile memoryUS6731539Apr 4, 2003May 4, 2004Sau Ching WongMemory with offset bank select cells at opposite ends of buried diffusion linesUS6738289Feb 26, 2001May 18, 2004Sandisk CorporationNon-volatile memory with improved programming and method thereforUS6744667Sep 27, 2002Jun 1, 2004Sharp Kabushiki KaishaBit line control decoder circuit, virtual ground type nonvolatile semiconductor storage device provided with the decoder circuit, and data read method of virtual ground type nonvolatile semiconductor storage deviceUS6751129May 21, 2002Jun 15, 2004Sandisk CorporationEfficient read, write methods for multi-state memoryUS6829185Nov 7, 2002Dec 7, 2004Infineon Technologies AgMethod for precharging memory cells of a dynamic semiconductor memory during power-up and semiconductor memoryUS6859394Mar 6, 2002Feb 22, 2005Kabushiki Kaisha ToshibaNAND type non-volatile semiconductor memory deviceUS6956770Sep 17, 2003Oct 18, 2005Sandisk CorporationNon-volatile memory and method with bit line compensation dependent on neighboring operating modesUS6983428Sep 24, 2002Jan 3, 2006Sandisk CorporationHighly compact non-volatile memory and method thereofUS6987693Sep 24, 2002Jan 17, 2006Sandisk CorporationNon-volatile memory and method with reduced neighboring field errorsUS7023736Sep 17, 2003Apr 4, 2006Sandisk CorporationNon-volatile memory and method with improved sensingUS7046568Dec 16, 2004May 16, 2006Sandisk CorporationMemory sensing circuit and method for low voltage operationUS7064980Sep 17, 2003Jun 20, 2006Sandisk CorporationNon-volatile memory and method with bit line coupled compensationUS7196931Sep 24, 2002Mar 27, 2007Sandisk CorporationNon-volatile memory and method with reduced source line bias errorsUS7212445Oct 2, 2003May 1, 2007Sandisk CorporationNon-volatile memory and method with improved sensingUS7215574Oct 13, 2005May 8, 2007Sandisk CorporationNon-volatile memory and method with bit line compensation dependent on neighboring operating modesUS20040057318Sep 24, 2002Mar 25, 2004Sandisk CorporationNon-volatile memory and method with reduced bit line crosstalk errorsUS20060158935Dec 28, 2005Jul 20, 2006Chan Siu LMethod for compensated sensing in non-volatile memoryUS20060158947Dec 28, 2005Jul 20, 2006Chan Siu LReference sense amplifier for non-volatile memoryEP1134746A2Mar 8, 2001Sep 19, 2001Kabushiki Kaisha ToshibaNon-volatile semiconductor memoryEP1164595A1Feb 9, 2000Dec 19, 2001Hitachi, Ltd.Semiconductor deviceEP1248260A1Apr 3, 2002Oct 9, 2002Saifun Semiconductors LtdArchitecture and scheme for a non-strobed read sequenceEP1288964A2Mar 8, 2001Mar 5, 2003Kabushiki Kaisha ToshibaNon-volatile semiconductor memoryEP1467377A1Apr 10, 2003Oct 13, 2004SGS-THOMSON MICROELECTRONICS S.r.l.Method for reading a nonvolatile memory device and corresponding deviceGB2332766A Title not availableJP2001325796A Title not availableJPH1196783A Title not availableJPH11167800A Title not availableWO2002069340A1Feb 15, 2002Sep 6, 2002Gudesen Hans GudeNon-destructive readoutWO2004029984A2Sep 23, 2003Apr 8, 2004Sandisk CorpNon-volatile memory and its sensing methodWO2005029502A1Sep 8, 2004Mar 31, 2005Raul-Adrian CerneaNon-volatile memory and method with bit line to bit line coupled compensationWO2006065501A1Nov 28, 2005Jun 22, 2006Sandisk CorpMemory sensing circuit and method for low voltage operationNon-Patent CitationsReference1Eitan et al., "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.2EPO, "European Search Report," corresponding European Patent Application No. 05 07 7014, mailed on Jun. 27, 2008, 4 pages.3EPO/ISA, "Communication Relating to the Results of the Partial International Search," mailed in related International application No. PCT/US03/29603 on Jul. 30, 2004, 2 pages.4EPO/ISA, "Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration", mailed in corresponding PCT/US2006/062429 on Aug. 7, 2007, 14 pages.5EPO/ISA, "Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration," mailed in related PCT/US2005/042854 on Apr. 20, 2006, 9 pages.6EPO/ISA, "Notification of Transmittal of the International Search Report and the Written Opinion of the ISA, or the Declaration," mailed in related International application No. PCT/US2004/029426 on Jan. 20, 2005, 12 pages.7EPO/ISA, "Notification of Transmittal of the International Search Report or the Declaration," mailed in International application No. PCT/US03/29045 on Jul. 28, 2004, 6 pages.8EPO/ISA, "Notification of Transmittal of the International Search Report or the Declaration," mailed in related International application No. PCT/US03/29603 on Nov. 5, 2004, 7 pages.9EPO/ISA,."International Search Report," mailed in International application No. PCT/US03/30133 on Sep. 18, 2003, 4 pages.10European Patent Office, "Office Action," mailed in European Patent Application No. 03 754 785.8 on Jul. 2, 2007, 4 pages.11European Patent Office, "Office Action," mailed in European Patent Application No. 04 783 607.7 on Oct. 10, 2006, 1 page.12European Patent Office/International Searching Authority, "Notification of Transmittal of the International Preliminary Examination Report," mailed in related International Application No. PCT/US2004/029426 on Jun. 2, 2006, 8 pages.13Japanese Patent Office, ."Office Action," corresponding Japanese Patent Application No. 2007-546699, maile don Dec. 2, 2008, 5 pages (including translation.).14JPO, "Notification of Reasons for Refusal," corresponding in related Japanese Application No. 2004-540129, mailed on Apr. 8, 2008, 7 pages.15Taiwanese Patent Office, "Office Action and Taiwan IPO Search Report," corresponding Taiwanese Patent Application No. 92126361, mailed on Jan. 13, 2009, 4 pages (translation only.).16USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,681 on Jun. 29, 2007, 18 pages.17USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,681 on Nov. 21, 2007, 7 pages.18USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,681 on Sep. 6, 2007, 11 pages.19USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,953 on Jun. 14, 2007, 15 pages.20USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,953 on Nov. 21, 2007, 8 pages.21USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,953 on Sep. 6, 2007, 10 pages.22USPTO, "Notice of Allowance", mailed in related U.S. Appl. No. 10/667,222, on Dec. 30, 2005, 8 pages.23USPTO, "Notice of Allowance", mailed in related U.S. Appl. No. 11/015,199 on Dec. 20, 2005, 11 pages.24USPTO, "Notice of Allowance," mailed in U.S. Appl. No. 10/254,830 on Nov. 9, 2006, 6 pages.25USPTO, "Office Aciton," mailed in related U.S. Appl. No. 11/620,946 on Mar. 17, 2008, 19 pages.26USPTO, "Office Action," mailed in related U.S. Appl. No. 10/254,830 on Jul. 12, 2006, 12 pages.27USPTO, "Office Action," mailed in related U.S. Appl. No. 10/254,898 on Apr. 14, 2006, 13 pages.28USPTO, "Office Action," mailed in related U.S. Appl. No. 10/678,918 on Jan. 11, 2006, 10 pages.29USPTO, "Office Action," mailed in related U.S. Appl. No. 11/235,985 on May 9, 2006, 10 pages.30USPTO, "Office Action," mailed in related U.S. Appl. No. 11/383,247 on Aug. 27, 2007, 14 pages.31USPTO, "Office Action," mailed in related U.S. Appl. No. 11/621,750 on Mar. 8, 2007, 10 pages.32USPTO, "Office Action," mailed in related U.S. Appl. No. 11/621,750 on Sep. 11, 2007, 7 pages.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS20120163092 *Sep 23, 2011Jun 28, 2012Hynix Semiconductor Inc.Nonvolatile memory device and method of programming the same* Cited by examinerClassifications U.S. Classification365/210.11, 365/185.21, 365/205, 365/207, 365/189.07, 365/189.011International ClassificationG11C7/00, G11C16/26, G11C16/28, G11C7/06, G11C11/56, G11C7/02Cooperative ClassificationG11C16/10, G11C7/22, G11C11/5628, G11C7/227, G11C16/26, G11C2216/14, G11C16/28, G11C7/067, G11C11/5642, G11C2216/22, G11C7/08, G11C2211/5621, G11C7/062European ClassificationG11C16/28, G11C7/06C, G11C11/56D4, G11C7/06S, G11C7/22D, G11C7/08, G11C16/26, G11C7/22Legal EventsDateCodeEventDescriptionFeb 20, 2013FPAYFee paymentYear of fee payment: 4Jun 2, 2011ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026379/0096Effective date: 20110404RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google