Source: https://patents.google.com/patent/US9268719B2/en
Timestamp: 2019-07-24 05:45:10
Document Index: 508455646

Matched Legal Cases: ['art 700', 'art 700', '§112', 'Application No. 200580045523', 'Application No. 200580045523', 'Application No. 200580045523', 'Application No. 200580045523', 'Application No. 05799571', 'Application No. 05852108', 'Application No. 11168734', 'Application No. 11168735', 'Application No. 11168736', 'Application No. 11179126', 'Application No. 11184623', 'Application No. 11184627', 'Application No. 11179126', 'Application No. 05852180', 'Application No. 07782931', 'Application No. 09167223', 'Application No. 07783931', 'Application No. 09167223', 'Application No. 05852180', 'Application No. 07782931', 'Application No. 11', 'Application No. 11', 'Application No. 11', 'Application No. 09167223', 'Application No. 09167223', 'Application No. 09167223', 'Application No. 200580045523', 'Application No. 07', 'Application No. 2009', 'Application No. 2007', 'Application No. 2007', 'Application No. 2007', 'Application No. 09167223']

US9268719B2 - Memory signal buffers and modules supporting variable access granularity - Google Patents
Memory signal buffers and modules supporting variable access granularity Download PDF
US9268719B2
US9268719B2 US13/566,417 US201213566417A US9268719B2 US 9268719 B2 US9268719 B2 US 9268719B2 US 201213566417 A US201213566417 A US 201213566417A US 9268719 B2 US9268719 B2 US 9268719B2
Active, expires 2033-09-01
US13/566,417
US20130036273A1 (en
2011-08-05 Priority to US201161515651P priority Critical
2012-08-03 Application filed by Rambus Inc filed Critical Rambus Inc
2012-08-03 Priority to US13/566,417 priority patent/US9268719B2/en
2012-08-06 Assigned to RAMBUS INC. reassignment RAMBUS INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SHAEFFER, IAN
2013-02-07 Publication of US20130036273A1 publication Critical patent/US20130036273A1/en
2016-02-23 Publication of US9268719B2 publication Critical patent/US9268719B2/en
2033-09-01 Adjusted expiration legal-status Critical
Described are memory modules that include a configurable signal buffer that manages communication between memory devices and a memory controller. The buffer can be configured to support threading to reduce access granularity, the frequency of row-activation, or both. The buffer can translate controller commands to access information of a specified granularity into subcommands seeking to access information of reduced granularity. The reduced-granularity information can then be combined, as by concatenation, and conveyed to the memory controller as information of the specified granularity.
The subject matter presented herein relates generally to high-speed electronic signaling in support of memory access.
Processing units execute instructions to read, manipulate, and write data. Both the instructions and data are commonly stored in a separate memory, which is coupled to the processing unit via a communication channel, or memory channel. Memory controller logic integrated with the processing unit or on a separate integrated circuit (IC) manages the flow of instructions and data between the processing unit and memory. In a common example, a typical personal computer includes a central processing unit (CPU), a quantity of dynamic, random-access memory (DRAM), and a memory controller IC that manages the flow of information between the CPU and DRAM.
The speed with which a processing unit can execute instructions is limited by the speed with which it can communicate with the memory. This communication speed is limited by (1) the “interface speed,” which is a measure of how fast the information can be passed to and from the memory; and (2) the memory's “core speed,” or how quickly the memory can write and read information responsive to instructions from the memory controller.
Interface speeds have improved far more rapidly than DRAM core speeds. As a consequence, DRAM core speeds have become a limiting factor in further improvements in speed performance. To address this bottleneck, new generations of DRAM devices simply read or write more information for each memory access. If the interface speed were to double without a commensurate improvement in core performance, for example, one might simply double the amount of information read or written for each memory access (i.e., double the “access granularity”).
Unfortunately, certain classes of applications do not require high access granularity. DRAMs thus tend to access more information than is needed, which wastes power and reduces speed/performance. Energy efficiency and speed performance are design concerns in all forms of computing devices.
One solution to increasing memory access granularity is called “threading.” This technique permits a single, relatively wide memory channel to be divided into two or more sub-channels that convey relatively narrow memory “threads.” Memory threading reduces access granularity while maintaining or increasing access speeds, and in doing so reduces power consumption. Incompatibility with older “legacy” memory controllers and memory devices may slow the adoption of this important technology.
FIG. 1 depicts a memory system 100, including a memory module 105 and a memory controller 110 interconnected via an interface 115.
FIG. 2 is a timing diagram 200 for signals in memory system 100 of FIG. 1 when signal buffer 125 is configured to provide 64-byte access granularity as 64 eight-bit bursts on data lines DQ[63:0] of data groups DG[15:0] in accordance with an embodiment.
FIG. 3 is a timing diagram 300 for signals in memory system 100 of FIG. 1 when signal buffer 125 is configured to support threading.
FIG. 4 is a timing diagram 400 for signals in memory system 100 of FIG. 1 when signal buffer 125 is configured to support threading in accordance with another embodiment.
FIG. 5 is a timing diagram 500 for signals in memory system 100 of FIG. 1 when signal buffer 125 is configured to support threading in accordance with an embodiment that provides for a reduced access granularity to the controller.
FIG. 6 details an embodiment of signal buffer 125 of FIG. 1, with like-identified elements being the same or similar.
FIG. 7 is a flowchart 700 illustrating the operation of an embodiment of steering logic 140 of FIGS. 1 and 5 in accordance with an embodiment in which steering logic decodes a rank-group address from a row-address bit.
FIG. 1 depicts a memory system 100, including a memory module 105 and a memory controller 110 interconnected via an interface 115. System 100 typically resides on a motherboard, and memory controller 110 can be a discrete integrated circuit (IC) or can be integrated with e.g. a CPU. Memory module 105 includes two independently accessible rank groups RG0 and RG1. Each rank group, in turn, includes two ranks of eight memory devices 120 each, one rank on each side of memory module 105. The memory devices of the backside ranks are indicated using dashed boundaries. In this context a “rank” refers to a set of separately addressable memory devices used for a single memory access. Memory module 105 additionally includes a configurable signal buffer 125 that manages communication between memory devices 120 and memory controller 110. Signal bugger 125 can be configured such that memory module 105 supports threading.
Module support for threading, called “module threading,” minimizes or eliminates the need to modify legacy memory controllers to facilitate threading. In some embodiments memory controller 110 issues commands (memory requests) to memory module 105 requesting a column access (read or write) of a specified granularity (e.g., 64-byte column accesses). Signal buffer 125 translates each of these controller commands into two serial subcommands, each requesting a column access of half the specified granularity (e.g., two 32-bye column accesses). Signal buffer 125 directs the two subcommands to a single rank within one of rank groups RG0 and RG1. The targeted rank then serially communicates the two requested column accesses to or from signal buffer 125. In the case of a read access, for example, signal buffer 125 combines the read data from two 32-byte column accesses from the same rank into 64-byte data, and then transmits the 64-byte data to memory controller 110 via interface 115 to comply with the original 64-byte controller command. System 100 can thus support threading where memory controller 110 cannot. Signal buffer 125 can likewise minimize or eliminate any changes that might otherwise be required of the memory devices in support of threading.
Memory controller 110 issues commands to memory module 105 via a primary command interface PCA, which conventionally conveys e.g. read and write commands CA, one or more chip-select signals CS, and a timing reference such as a clock or strobe. In some embodiments memory controller 110 forwards a data clock signal to each memory device 120 via signal buffer 125 and receives a Timing Reference Signal (TRS) from each memory device during Read and Write operations.
Memory controller 110 additionally includes two primary data groups PDQ[1:0], each of which respectively includes eight data groups DG[15:8] and DG[7:0]. Each data group is connected to memory module 105 via a respective communication channel within interface 115. An individual data group includes four data bits DQ, a data-strobe bit DQS, and a data-mask bit DM in this embodiment. There being sixteen data groups DG[15:0], interface 115 communicates sixty-four data bits, sixteen strobe bits, and sixteen mask bits in parallel. Data-group signals can be, e.g., single-ended or differential, and more, fewer, or different signals can accompany the data signals in each data group. For ease of illustration, the six signal channels supporting each data group are depicted using a single bi-directional signal path through a respective module connection 127.
Signal buffer 125 includes steering logic 140 and a related register 145. Steering logic 140 supports a module data interface 147 coupled to data groups DG[15:0] of interface 115 to communicate module data, and a pair of memory data interfaces SDQ[1:0] coupled to respective rank groups RG[1:0] to communicate memory data. In this embodiment, each of memory devices 120 includes eight banks and supports a memory data group MDG# that includes the same number of signal lines and supports e.g. the same signals and signaling schemes as each data group DG[15:0] on memory controller 110. In the depicted embodiment, each rank within each rank group RG[1:0] includes eight four-bit-wide memory devices, so the data width N from each rank group is thirty-two bits. Signal buffer 125 combines data from the two rank groups to communicate data of width 2N, or sixty-four bits, over module data interface 147. Other embodiments support more data widths, different data widths, or both.
Signal buffer 125 additionally includes a module command interface 149 coupled to primary command interface PCA and a pair of memory command interfaces SCA[1:0]. Responsive to module commands received via primary command interface PCA of memory controller 110, signal buffer 125 issues memory commands to either or both of rank groups RG[1:0] via respective secondary command interfaces SCA[1:0]. Signal buffer 125 is thus able to manage the flow of information between memory devices 120 and memory controller 110. In this example, each rank group includes sixteen memory devices 120, a rank of eight on either side of memory module 105 (the backside devices are indicated with dashed boundaries). As discussed below in detail, steering logic 140 can control both rank groups RG[1:0] together to support relatively wide, 64-byte memory accesses, or can control the rank groups separately to support relatively narrow 32-byte accesses. Steering logic 140 can also, e.g., modify burst length M and reorder data bits in some embodiments.
FIG. 2 is a timing diagram 200 for signals in memory system 100 of FIG. 1 when signal buffer 125 is configured to provide 64-byte access granularity as 64 eight-bit bursts on data lines DQ[63:0] of data groups DG[15:0] in accordance with an embodiment. This configuration can be used in support of legacy communication schemes. In one embodiment, the depicted configuration supports, in one mode, the external functionality provided by conventional LRDIMM memory modules.
FIG. 2 illustrates two consecutive read accesses, one to a first column address “A” and another to a second column address “B,” both timed with respect to a clock signal Clk. This illustration relates to a double-data-rate (DDR) system, so one period of clock signal Clk is equal to two bit times on the data interfaces. Each waveform of FIG. 2 is named for its corresponding interface in FIG. 1. Whether a given reference is to a signal or the associated interface will be clear in context.
Returning to FIG. 1, steering logic 140 relays module commands from primary command interface PCA to both rank groups RG[1:0], and buffers signals between each of data groups DG[15:0] and a respective one of memory data groups MDG[15:0]. One or more chip-select CS or other address or control signals on command interface PCA selects between ranks (e.g., between the ICs on the front and back of memory module 105) and rank groups to communicate data over secondary data-group interfaces SDQ[1:0]. In some embodiments signal buffer 125 is programmable to select which control signal or signals distinguish between ranks and/or ranks groups. Control signals can be time multiplexed. In one embodiment, for example, one of two memory devices sharing a common chip-select line can be programmed to wait one command time slot before responding to the chip-select. A single chip-select signal can thus be used to successively access two (or more) devices or sets of devices.
Memory controller 110 initiates the first read access by issuing an activate command ACT1 on interface PCA to activate an addressed row of memory cells. The activate command is quickly followed by a read command RD_A specifying a read access and the column address from which the data is to be read. Signal buffer 125 relays both the activate and read commands to both rank groups RG[1:0] via respective secondary command interfaces SCA[1:0]. In response, one rank of eight memory devices from each of rank groups RG[1:0] returns the requested data to signal buffer 125 via respective memory data groups MDG[15:8] and MDG[7:0] and over secondary data interfaces SDQ[31:0]. The command pair ACT1/RD_A thus retrieves column accesses Ax and Ay, each thirty-two bits wide by eight bits long, from respective rank groups RG0 and RG1; the subsequent command pair ACT2/RD_B similarly retrieves column accesses Bx and By from respective rank groups RG0 and RG1. Signal buffer 125 combines column accesses Ax with Ay and Bx with By and presents them to primary data groups PDQ[1:0] as successive sixty-four (16×4) parallel eight-bit bursts. From the controller perspective, the access granularity is 64 bytes.
The read delay tRD from receipt of the read command RD_A to receipt of data on primary data interface PDQ[1:0] includes a buffer delay BL imposed by signal buffer 125. While all delays are undesirable, signal buffer 125 minimizes signal loading on interface 115, and thus allows multiple modules to share interface 115 to memory controller 110. The relatively small buffer delay therefore facilitates expansion of memory capacity.
Each activate command ACT causes recipient memory devices to sense and store the contents of an addressed row of memory cells, in which case the activated row is said to be “open.” A subsequent read (or write) command then selects a subset of the open row, a “column.” The row can remain open for any number of subsequent column accesses to the same row. Accessing a different row requires the open row be closed and the next row opened, both of which operations consume power. As a consequence, successive accesses to different rows consume considerably more power than successive accesses to different columns in the same row. Moreover, repeated row accesses can cause localized heating, which tends to reduce reliability and life expectancy of memory devices. Some memory systems therefore limit the frequency of row accesses to prevent excessive heat buildup. In one embodiment, for example, memory devices 120 comply with the DDR3 standard specified by the JEDEC Solid State Technology Association as JESD79-3D. The DDR3 specification defines a time period tFAW, for “time four-access window.” Memory devices that comply with the DDR3 standard must limit the number of row accesses that takes place over a 30 ns window to four. While preventing overheating and reducing on-chip voltage noise, the tFAW restriction also introduces delays that prevent memory system 100 from realizing its full performance potential. It is therefore desirable to minimize successive row accesses in favor of successive column accesses to the same row.
FIG. 3 is a timing diagram 300 for signals in memory system 100 of FIG. 1 when signal buffer 125 is configured to support threading. This threading mode reduces the frequency of row activations in favor of successive column accesses. The reduced frequency of row activations reduces power consumption and improves speed/performance. Also important, signal buffer 125 reduces the frequency of memory sequences that would cause memory system 100 to violate the tFAW window. In some embodiments these performance benefits are achieved with little or no change to the memory controller.
In the configuration of FIG. 3, and with reference to FIG. 1, steering logic 140 directs activate commands ACT received on primary command interface PCA to either of rank groups RG0 or RG1 depending upon, e.g., the specified row address, one or more asserted chip select signals, or another control signal or signals. In this example, steering logic 140 directs a first memory-access command ACT0 to rank group RG0 via secondary command interface SCA0, and directs a second memory-access command ACT1 to rank group RG1 via secondary command interface SCA1. Steering logic 140 divides the read request associated with each activate command into two separate and temporally spaced secondary read requests specifying respective columns within the active row. Read request RD_A (a read request to column A) is divided, for example, into a pair of secondary read requests RDAx and RDAy that specify respective columns x and y. Responsive to those requests, a memory rank in rank group RG0 returns two successive column accesses Ax and Ay, each of which includes thirty-two parallel eight-bit bursts (32 bytes) of data. Steering logic 140 likewise divides read request RD_B into a pair of secondary read requests RDBx and RDBy to obtain two successive column accesses Bx and By. Steering logic 140 then conveys column accesses Ax, Bx, Ay, and By as shown to memory controller 110 via primary data pins PDQ0[31:0] and PDQ1[31:0]. Column accesses on the low-order half PDQ0 of the primary data interface (e.g., Ax and Ay) represent one module thread, and column accesses on the high-order half PDQ1 (e.g., Bx and By) represent another.
The read delay tRD is similar to that of the embodiment of FIG. 2, but the first data to arrive on the low-order half PDQ0 of the primary data interface arrives two clock cycles (four bit times) before data begins to arrive on the high-order half PDQ1. The two secondary addresses specify different columns within the same row, and are conveyed sequentially over sixteen bit times. Row accesses to a given memory device are thus spaced by at least sixteen bit times. In a DDR3 system, this provides an efficient command sequence without any tFAW violations and their attendant delays. The overall frequency of row activations is also reduced, which further saves power and improves speed/performance.
Signal buffer 125 derives two read addresses, both to the same row, for each read command on primary command interface PCA in the foregoing example (e.g., signal buffer 125 derives commands RDAx and RDAy from RD A). In other embodiments memory controller 110 can generate commands RDAx and RDAy directly. Such embodiments can support reduced access granularity, but may require increased controller complexity and bandwidth on the primary command interface.
FIG. 4 is a timing diagram 400 for signals in memory system 100 of FIG. 1 when signal buffer 125 is configured to support threading in accordance with another embodiment. In this mode signal buffer 125 reduces or eliminates the need for modifications to memory controller 110. In one example, signal buffer 125 communicates with memory controller 110 using a conventional, non-threaded protocol and with rank groups RG[1:0] via respective threads. Steering logic 140 thus minimizes the impact of implementing threading on memory controller 110. Threading supported on the module irrespective of threading support at the controller may be termed “module threading.”
Considering FIG. 4 with reference to FIG. 1, steering logic 140 directs activate commands received on primary command interface PCA to a rank within either of rank groups RG0 or RG1 depending upon, e.g., a specified row address or chip select signal. In this example, steering logic 140 directs a first access command ACT0 to a rank within rank group RG0 via secondary command interface SCA0, and directs a second access command ACT1 to a rank within rank group RG1 via secondary command interface SCA1. Each activate command activates a row within the memory devices of the target rank.
Steering logic 140 divides each read request into two separate and temporally spaced secondary read requests specifying two columns within the active row. Read request RD_A (a read request to column A) is divided, for example, into a pair of secondary read requests RDAx and RDAy. Responsive to those requests, rank group RG0 returns two successive column accesses Ax and Ay, each of which includes thirty-two parallel eight-bit bursts. Steering logic 140 likewise divides read request RD_B into a pair of secondary read requests to obtain two successive column accesses Bx and By.
Steering logic 140 combines each pair of 32-byte column accesses and conveys the resulting 64-bytes to memory controller 110 via primary data groups PDQ[1:0]. The resultant combined column accesses Ax/Ay and Bx/By, as communicated across the primary data groups, are as described previously in connection with FIG. 2. Signal buffer 125 thus supports threading, and garners the attendant advantages, while remaining compatible with legacy controllers that do not support threading. Such module threading comes at the cost of a few clock cycles of latency, however, because signal buffer 125 cannot begin conveying the data on the primary data interface until access Ay begins arriving. This additional latency, or serialization penalty tSP, lengthens the read time tRD by the eight-bit burst length in this embodiment.
In another embodiment signal buffer 125 reorganizes the bits within the column accesses in creating the module threads. An example of one such alternative bit organization is depicted as example 450 to the lower right of FIG. 4. As with the mode discussed above in connection with FIG. 3, the two secondary addresses specify different columns within the same row, and are conveyed sequentially over sixteen bit times. Row accesses to a given device thus cannot be spaced by less than sixteen bit times. In a DDR3 system, this access sequence avoids any tFAW violations with their attendant delays. The overall frequency of row activations is also reduced, which saves power and improves speed/performance.
In this and other examples successive data column accesses on the same interface (e.g., Ax and Ay) occur over a contiguous sequence of clock edges. In practice, back-to-back accesses to ranks that use the same data bus can introduce “bubbles” between threads due to the need to allow bus signals to settle between accesses. In contrast, back-to-back accesses to ranks that use different data busses can be accomplished more quickly. In some embodiments memory controller 110 can distinguish between these two types of back-to-back accesses and insert bubbles only where needed.
FIG. 5 is a timing diagram 500 for signals in memory system 100 of FIG. 1 when signal buffer 125 is configured to support threading in accordance with an embodiment that provides for a reduced access granularity to the controller. FIG. 5 illustrates four consecutive read accesses. Memory controller 110 requests each access by issuing an activate command ACT specifying a row of memory and subsequent read command RD specifying a column. Signal buffer 125 relays each activate command and its associated read command to one or the other of rank groups RG[1:0] via a respective secondary command interface. Responsive to the activate and read commands, a selected rank group returns the requested data to signal buffer 125 over one of secondary data interfaces SDQ[1:0]. Signal buffer 125 then reorders the secondary data to double the width and halve the burst length. Memory controller 110 need not de-interleave and reassemble the transactions, which simplifies the adaptation of controller logic to this and similar threading schemes. Some embodiments may be implemented with minor firmware modifications to, e.g., a memory system's basic input/output system (BIOS) and little or no hardware modifications to conventional memory controllers.
In this example, column accesses A, B, C, and D represent independent 32-byte accesses. Memory controller 110 can enforce access restrictions that avoid back-to-back accesses to the same one of rank groups RG[1:0]. The accesses are delivered in the requested order and granularity, so memory controller 110 need not de-interleave and reassemble the accesses.
The DDR3 memory architecture supports a feature called “burst chop” that allows the memory controller to request four-bit bursts rather than eight. The DDR3 memory core still provides the same amount of data required for bursts of eight, but the interface circuit drops half the data. Unfortunately, data dropping still requires the data to be read, and consequently wastes power. The embodiment of FIG. 5 can be used with DDR3 memories to reorder eight-bit bursts to two parallel four-bit bursts, and thus provide the benefits of burst chop without the attendant inefficiency.
FIG. 6 details an embodiment of signal buffer 125 of FIG. 1, with like-identified elements being the same or similar. Steering logic 140 includes an instruction decoder 605 that receives and decodes instructions from primary command interface PCA to provide the decoded instructions to a finite state machine 610. Such instructions include conventional memory-access commands to facilitate, e.g., reading and writing of data, as are well known to those of skill in the art. Decoder 605 additionally recognizes a mode command in accordance with one embodiment that causes state machine 610 to load mode register 145 with a value indicative of an operational mode, examples of which are detailed above in connection with FIGS. 2-5.
State machine 610 controls command-steering logic 615 and data-steering logic 620 responsive to instructions from decoder 605 and the value in mode register 145. Depending on the mode, command-steering logic 615 directs commands either to both secondary command interfaces SCA[1:0] concurrently or to just one at a time, and data-steering logic 620 functions as a buffer (e.g., in the example of FIG. 2), or accomplishes module threading (e.g., in the examples of FIGS. 3-5). Implementation details for these embodiments will be evident to those of skill in the art based on the foregoing description and related figures.
FIG. 7 is a flowchart 700 illustrating the operation of an embodiment of steering logic 140 of FIGS. 1 and 5 in accordance with an embodiment in which steering logic decodes a rank-group address from a row-address bit. Such embodiments do not require memory controllers to distinguish between rank groups, and may therefore simplify adoption of module threading.
The left column, labeled PCA, represents commands received from a memory controller via the primary command interface. In this example, these include an activate command ACT 705, a read command 710, and a precharge command 750. These commands may be conventionally formatted, so a detailed discussion is omitted. The center column, labeled steering logic 140, represents operations that this embodiment of steering logic 140 performs in response to the PCA commands. Finally, the rightmost column represents commands generated by steering logic 140 to perform back-to-back accesses (read accesses in this example) to one rank group RG. As indicated, these commands are passed to a selected rank group via one of secondary command interfaces SCA0 or SCA1.
Beginning at the upper left, activate command 705 specifies a Rank, Bank, and row address to steering logic 140. One row-address bit RG in command 705 specifies a rank group to steering logic 140, but the memory controller need not be aware of this fact. At 720, steering logic 140 stores the specified rank, bank, and rank group RG in a look-up table (LUT) for reasons discussed below. Also responsive to command 705, at 725 steering logic 140 issues a command 730 to activate a row in the specified rank, bank, and rank group.
Read command 710 specifies a rank, bank, and column, but does not distinguish between the two available rank groups RG0 and RG1. At 735, steering logic uses the designated rank and bank to look up the rank group RG stored in the LUT at 720, and then generates (740) and issues back-to-back read commands RDx and RDy (745) to the addressed row within the designated rank group.
At some point, potentially after one or more additional accesses to the same open row, steering logic 140 receives precharge command 750 to close the open row. Precharge command 750 specifies a rank and bank, which steering logic 140 uses to look up the associated rank group (755) stored earlier in 720. Steering logic 140 then generates a precharge command (760) and directs it to the open row in the designated rank group (765).
While FIG. 7 details an embodiment where the rank group is decoded from one or more row address bits, other embodiments may derive a rank group address from other portions of the address, including rank address (e.g. chip selects), or bank address. If the rank address is decoded from a portion of the address that is transmitted with every command, the LUT described in FIG. 7 is not needed.
In the foregoing description and in the accompanying drawings, specific terminology and drawing symbols are set forth to provide a thorough understanding of the present invention. In some instances, the terminology and symbols may imply specific details that are not required to practice the invention. For example, the interconnection between circuit elements or circuit blocks may be shown or described as multi-conductor or single conductor signal lines. Each of the multi-conductor signal lines may alternatively be single-conductor signal lines, and each of the single-conductor signal lines may alternatively be multi-conductor signal lines. Signals and signaling paths shown or described as being single-ended may also be differential, and vice-versa. Moreover, the foregoing descriptions focus primarily on read access, but these embodiments likewise support write access, as will be well understood by those of skill in the art.
While the present invention has been described in connection with specific embodiments, after reading this disclosure variations of these embodiments will be apparent to those of ordinary skill in the art. For example: the concepts detailed above can be extended to any combination of external and internal data widths; memory die in accordance with some embodiments can be soldered directly to a board and either permanently or programmably configured to a particular width; and the signal buffer can be provided on the motherboard, and possibly integrated with a memory controller, instead of included on the memory module with the memory devices. Moreover, some components are shown directly connected to one another while others are shown connected via intermediate components. In each instance the method of interconnection, or “coupling,” establishes some desired electrical communication between two or more circuit nodes, or terminals. Such coupling may often be accomplished using a number of circuit configurations, as will be understood by those of skill in the art. Therefore, the spirit and scope of the appended claims should not be limited to the foregoing description. Only those claims specifically reciting “means for” or “step for” should be construed in the manner required under the sixth paragraph of 35 U.S.C. §112.
a signal buffer having a module data interface to communicate module data, a module command interface to receive module commands, a first memory data interface, a second memory data interface, a first memory command interface, and a second memory command interface separate from the first memory command interface;
a first memory device group, including at least one memory device, the first memory device group receiving first-memory commands from the first memory command interface and communicating first-memory data with the first memory data interface; and
a second memory device group, separate from the first memory device group and comprising at least one memory device, the second memory device group receiving second-memory commands from the second memory command interface and communicating second-memory data with the second memory data interface;
the signal buffer having steering logic to derive the first-memory commands and the second-memory commands from the module commands, and to communicate the module data associated with each module command between the module data interface and one of the first or second memory device groups as the first or second memory data, respectively;
wherein the steering logic conveys the module data associated with each module command between the module data interface and one of the first and second memory data interfaces in a first mode and conveys the module data associated with each module command between the module data interface and both the first and second memory data interfaces in a second mode.
2. The memory module of claim 1, wherein the signal buffer includes a mode register to store a value indicative of the first mode or the second mode.
3. The memory module of claim 1, wherein the signal buffer, responsive to one of the module commands, issues multiple ones of the first-memory commands to the first memory device group.
4. The memory module of claim 3, wherein the multiple ones of the first-memory commands each specify the same row address.
5. The memory module of claim 3, wherein the signal buffer receives the first-memory data in multiple, successive column accesses responsive to the multiple ones of the first-memory commands and combines the column accesses to concurrently convey the first-memory data of the successive column accesses to the module data interface.
6. The memory module of claim 5, wherein the signal buffer conveys the data from the successive column accesses on separate subsets of pins in the module data interface.
7. The memory module of claim 5, wherein the signal buffer conveys the data from the successive column accesses, at different times, on a subset of pins in the module data interface.
8. The memory module of claim 1, wherein the signal buffer concurrently conveys the first and second memory data to the module data interface in a first mode and successively conveys the first and second memory data from the respective first and second memory device groups to the module data interface in a second mode.
9. The memory module of claim 8, wherein the signal buffer successively conveys the first and second memory data from the first and second memory device groups over a subset of all data pins of the module data interface.
10. The memory module of claim 1, wherein module data interface includes 2N data pins, the first memory command interface includes N data pins, and the second memory command interface includes N data pins.
11. The memory module of claim 10, wherein the signal buffer, responsive to the module commands, conveys an N-wide burst of data from the first memory device group and an N-wide burst of data from the second memory device group.
12. The memory module of claim 11, wherein the signal buffer, responsive to the module commands, combines the N-wide bursts of data from the first and second memory device groups into a 2N-wide burst of data on the module data interface.
13. The memory module of claim 12, wherein the signal buffer interleaves the N-wide bursts from the first and second memory device groups to produce the 2N-wide burst.
14. The memory module of claim 12, wherein the N-wide bursts of data are of a length M, and the signal buffer reorders the N-wide bursts to a length less than M.
15. The memory module of claim 1, wherein the first-memory data from the first memory command interface and the second-memory data from the second memory command interface each include at least one of a data-mask signal, a data-bus-inversion signal, and an error-detection-code signal.
16. The memory module of claim 1, wherein the module commands include a column-access-strobe command, and wherein the signal buffer translates the column-access-strobe command into two secondary column-access-strobe commands.
17. The memory module of claim 16, wherein the signal buffer successively conveys the two secondary column-access-strobe commands to one of the first and second memory device groups.
18. The memory module of claim 1, wherein the first memory device group comprises a first rank of interconnected memory devices, and the second memory device group comprises a second rank of interconnected memory devices.
wherein the module commands include at least one of a row-address signal, and a chip-select signal, and wherein the signal buffer selects between the first and second memory device groups based on the at least one of the row-address signal, and the chip-select signal.
US13/566,417 2011-08-05 2012-08-03 Memory signal buffers and modules supporting variable access granularity Active 2033-09-01 US9268719B2 (en)
US201161515651P true 2011-08-05 2011-08-05
US13/566,417 US9268719B2 (en) 2011-08-05 2012-08-03 Memory signal buffers and modules supporting variable access granularity
US15/000,394 US9666250B2 (en) 2011-08-05 2016-01-19 Memory signal buffers and modules supporting variable access granularity
US15/000,394 Continuation US9666250B2 (en) 2011-08-05 2016-01-19 Memory signal buffers and modules supporting variable access granularity
US20130036273A1 US20130036273A1 (en) 2013-02-07
US9268719B2 true US9268719B2 (en) 2016-02-23
ID=47627716
US13/566,417 Active 2033-09-01 US9268719B2 (en) 2011-08-05 2012-08-03 Memory signal buffers and modules supporting variable access granularity
US15/000,394 Active US9666250B2 (en) 2011-08-05 2016-01-19 Memory signal buffers and modules supporting variable access granularity
US (2) US9268719B2 (en)
US20170337951A1 (en) * 2016-05-19 2017-11-23 Micron Technology, Inc. Apparatuses and methods for performing intra-module databus inversion operations
US10074423B1 (en) * 2017-03-08 2018-09-11 Sandisk Technologies Llc Impedance tuning between packaging and dies
US10146719B2 (en) 2017-03-24 2018-12-04 Micron Technology, Inc. Semiconductor layered device with data bus
EP2915045B1 (en) * 2012-11-02 2019-01-02 Hewlett-Packard Enterprise Development LP Selective error correcting code and memory access granularity switching
US9780782B2 (en) 2014-07-23 2017-10-03 Intel Corporation On-die termination control without a dedicated pin in a multi-rank system
KR20170064707A (en) * 2015-12-02 2017-06-12 에스케이하이닉스 주식회사 Stack type semiconductor apparatus
US9792975B1 (en) * 2016-06-23 2017-10-17 Mediatek Inc. Dram and access and operating method thereof
US10241925B2 (en) 2017-02-15 2019-03-26 Ati Technologies Ulc Selecting a default page size in a variable page size TLB
US10282309B2 (en) * 2017-02-24 2019-05-07 Advanced Micro Devices, Inc. Per-page control of physical address space distribution among memory modules
US4377855A (en) 1980-11-06 1983-03-22 National Semiconductor Corporation Content-addressable memory
US4542483A (en) 1983-12-02 1985-09-17 At&T Bell Laboratories Dual stage sense amplifier for dynamic random access memory
US4569036A (en) 1982-02-26 1986-02-04 Tokyo Shibaura Denki Kabushiki Kaisha Semiconductor dynamic memory device
US4636982A (en) 1984-05-04 1987-01-13 Fujitsu Limited Semiconductor memory device
US4646268A (en) 1983-10-13 1987-02-24 Nec Corporation Semiconductor bipolar memory device operating in high speed
US4654781A (en) 1981-10-02 1987-03-31 Raytheon Company Byte addressable memory for variable length instructions and data
US4670745A (en) 1983-11-15 1987-06-02 Motorola Inc. Video display address generator
US4698788A (en) 1985-07-01 1987-10-06 Motorola, Inc. Memory architecture with sub-arrays
US4700328A (en) 1985-07-11 1987-10-13 Intel Corporation High speed and high efficiency layout for dram circuits
US4740921A (en) 1985-10-04 1988-04-26 Motorola, Inc. Precharge of a dram data line to an intermediate voltage
US4758993A (en) 1984-11-19 1988-07-19 Fujitsu Limited Random access memory device formed on a semiconductor substrate having an array of memory cells divided into sub-arrays
US4766538A (en) 1984-12-11 1988-08-23 Kabushiki Kaisha Toshiba Microprocessor having variable data width
US4768157A (en) 1984-06-29 1988-08-30 Texas Instruments Incorporated Video image processing system
US4796230A (en) 1987-06-24 1989-01-03 Intel Corporation Folded-cascode configured differential current steering column decoder circuit
US4800525A (en) 1984-10-31 1989-01-24 Texas Instruments Incorporated Dual ended folded bit line arrangement and addressing scheme
US4811302A (en) 1986-06-24 1989-03-07 Nec Corporation Dynamic semiconductor memory with improved sensing scheme
US4825413A (en) 1987-02-24 1989-04-25 Texas Instruments Incorporated Bipolar-CMOS static ram memory device
US4837743A (en) 1987-08-17 1989-06-06 Texas Instruments Incorporated Architecture for memory multiplexing
US4837465A (en) 1985-01-16 1989-06-06 Digital Equipment Corp Single rail CMOS register array and sense amplifier circuit therefor
US4843264A (en) 1987-11-25 1989-06-27 Visic, Inc. Dynamic sense amplifier for CMOS static RAM
EP0339224A2 (en) 1988-04-29 1989-11-02 International Business Machines Corporation Memory controller
US4961168A (en) 1987-02-24 1990-10-02 Texas Instruments Incorporated Bipolar-CMOS static random access memory device with bit line bias control
US4982370A (en) 1985-10-04 1991-01-01 Mitsubishi Denki Kabushiki Kaisha Shared sense amplifier semiconductor memory
US4984196A (en) 1988-05-25 1991-01-08 Texas Instruments, Incorporated High performance bipolar differential sense amplifier in a BiCMOS SRAM
US4985867A (en) 1988-09-14 1991-01-15 Kawasaki Steel Corporation Semiconductor memory circuit
US5046050A (en) 1990-04-10 1991-09-03 National Semiconductor Corporation Shared BiCMOS sense amplifier
WO1991016680A1 (en) 1990-04-18 1991-10-31 Rambus Inc. Integrated circuit i/o using a high preformance bus interface
US5093806A (en) 1988-02-16 1992-03-03 Tran Hiep V Sensing and decoding scheme for a bicmos read/write memory
US5111434A (en) 1988-12-20 1992-05-05 Ltd. SamSung Electronics Co. Semiconductor memory device
US5124610A (en) 1989-03-03 1992-06-23 E. F. Johnson Company Tritiated light emitting polymer electrical energy source
US5132931A (en) 1990-08-28 1992-07-21 Analog Devices, Inc. Sense enable timing circuit for a random access memory
US5146592A (en) 1987-09-14 1992-09-08 Visual Information Technologies, Inc. High speed image processing computer with overlapping windows-div
US5150330A (en) 1990-01-24 1992-09-22 Vlsi Technology, Inc. Interblock dispersed-word memory architecture
US5181205A (en) 1990-04-10 1993-01-19 National Semiconductor Corporation Short circuit detector circuit for memory arrays
US5193074A (en) 1990-02-09 1993-03-09 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device having hierarchical row selecting lines
US5193072A (en) 1990-12-21 1993-03-09 Vlsi Technology, Inc. Hidden refresh of a dynamic random access memory
US5241503A (en) 1991-02-25 1993-08-31 Motorola, Inc. Dynamic random access memory with improved page-mode performance and method therefor having isolator between memory cells and sense amplifiers
US5249165A (en) 1991-03-07 1993-09-28 Kabushiki Kaisha Toshiba Memory cell array divided type multi-port semiconductor memory device
US5251178A (en) 1991-03-06 1993-10-05 Childers Jimmie D Low-power integrated circuit memory
US5263002A (en) 1990-06-12 1993-11-16 Kabushiki Kaisha Toshiba Semiconductor memory device and its topography
US5267215A (en) 1990-11-09 1993-11-30 Nec Corporation Semiconductor memory device with transfer gates arranged to subdivide bit lines
US5301162A (en) 1992-03-26 1994-04-05 Nec Corporation Semiconductor random access memory device having shared sense amplifiers serving as a cache memory
US5321646A (en) 1991-04-09 1994-06-14 Mitsubishi Denki Kabushiki Kaisha Layout of a semiconductor memory device
US5337283A (en) 1991-12-27 1994-08-09 Nec Corporation Dynamic random access memory device
US5343438A (en) 1992-01-31 1994-08-30 Samsung Electronics Co., Ltd. Semiconductor memory device having a plurality of row address strobe signals
US5383159A (en) 1992-09-17 1995-01-17 Sharp Kabushiki Kaisha Semiconductor memory device of alternately-activated open bit-line architecture
US5394528A (en) 1991-11-05 1995-02-28 Mitsubishi Denki Kabushiki Kaisha Data processor with bus-sizing function
US5406526A (en) 1992-10-01 1995-04-11 Nec Corporation Dynamic random access memory device having sense amplifier arrays selectively activated when associated memory cell sub-arrays are accessed
US5414662A (en) 1990-04-06 1995-05-09 Mosaid Technologies Incorporated Dynamic random access memory using imperfect isolating transistors
US5418737A (en) 1990-09-17 1995-05-23 Texas Instruments Incorporated DRAM with sub data lines and match lines for test
US5432743A (en) 1992-06-30 1995-07-11 Nec Corporation Semiconductor dynamic RAM for image processing
US5455802A (en) 1992-12-22 1995-10-03 Sgs-Thomson Microelectronics, Inc. Dual dynamic sense amplifiers for a memory array
JPH07262767A (en) 1994-03-17 1995-10-13 Fujitsu Ltd Synchronous dram
US5485430A (en) 1992-12-22 1996-01-16 Sgs-Thomson Microelectronics, Inc. Multiple clocked dynamic sense amplifier
US5517456A (en) 1993-11-02 1996-05-14 Nec Corporation Semiconductor memory device including a word line driving circuit of the divisional decoding type
US5530814A (en) 1991-10-30 1996-06-25 I-Cube, Inc. Bi-directional crossbar switch with control memory for selectively routing signals between pairs of signal ports
US5546346A (en) 1993-12-06 1996-08-13 Matsushita Electric Industrial Co., Ltd. Semiconductor memory device
US5559970A (en) 1993-05-06 1996-09-24 Nec Corporation Crossbar switch for multi-processor, multi-memory system for resolving port and bank contention through the use of aligners, routers, and serializers
US5587960A (en) 1994-11-15 1996-12-24 Sgs-Thomson Microelectronics Limited Integrated circuit memory device with voltage boost
US5689472A (en) 1996-10-31 1997-11-18 Silicon Magic Corporation System and method for providing efficient access to a memory bank
US5717901A (en) 1995-05-17 1998-02-10 Altera Corporation Variable depth and width memory device
US5748561A (en) 1994-08-23 1998-05-05 Sharp Kabushiki Kaisha Semiconductor memory device with fast successive read operation
US5751657A (en) 1996-01-26 1998-05-12 Sharp Kabushiki Kaisha Semiconductor memory device
JPH10172283A (en) 1996-12-10 1998-06-26 Hitachi Ltd Semiconductor storage and system
US5793998A (en) 1996-04-17 1998-08-11 Digital Equipment Corporation Method and apparatus for interconnection of multiple modules
EP0887737A2 (en) 1997-06-26 1998-12-30 Hewlett-Packard Company Reversible connectors
US5864505A (en) 1996-07-17 1999-01-26 Nec Corporation Random access memory with plural simultaneously operable banks
US5875132A (en) 1989-10-11 1999-02-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device for storing data comprising of plural bits and method for operating the same
US5881017A (en) 1997-01-10 1999-03-09 Mitsubishi Denki Kabushiki Kaisha Synchronous semiconductor memory device allowing fast operation in either of prefetch operation and full page mode operation
US5893927A (en) 1996-09-13 1999-04-13 International Business Machines Corporation Memory device having programmable device width, method of programming, and method of setting device width for memory device
EP0910091A2 (en) 1997-10-14 1999-04-21 Altera Corporation Dual-port programmable logic device variable depth and width memory array
US5903509A (en) 1995-12-29 1999-05-11 Micron Technology, Inc. Memory device with multiple internal banks and staggered command execution
US5936885A (en) 1998-02-23 1999-08-10 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory capable of preventing erroneous inversion of data read from memory transistors
US5958033A (en) 1997-08-13 1999-09-28 Hewlett Packard Company On- the-fly partitionable computer bus for enhanced operation with varying bus clock frequencies
US5963488A (en) 1997-03-07 1999-10-05 Sharp Kabushiki Kaisha Semiconductor memory device
US5982981A (en) 1993-05-25 1999-11-09 Olympus Optical Co., Ltd. Electronic imaging apparatus
US6047347A (en) 1997-02-04 2000-04-04 Advanced Micro Devices, Inc. Computer system with programmable bus size
US6049855A (en) 1997-07-02 2000-04-11 Micron Electronics, Inc. Segmented memory system employing different interleaving scheme for each different memory segment
US6050983A (en) 1998-10-27 2000-04-18 Moore; Diane Sound-insulated gas-diverting colostomy container
US6141273A (en) 1998-12-31 2000-10-31 Hyundai Electronics Industries Co., Ltd. Circuit for setting width of input/output data in semiconductor memory device
US6144220A (en) 1996-09-03 2000-11-07 Xilinx, Inc. FPGA Architecture using multiplexers that incorporate a logic gate
US6160750A (en) 2000-02-04 2000-12-12 Advanced Micro Devices, Inc. Noise reduction during simultaneous operation of a flash memory device
US6163491A (en) 1998-07-24 2000-12-19 Mitsubishi Denki Kabushiki Kaisha Synchronous semiconductor memory device which can be inspected even with low speed tester
US6185149B1 (en) 1998-06-30 2001-02-06 Fujitsu Limited Semiconductor integrated circuit memory
US6247084B1 (en) 1997-10-08 2001-06-12 Lsi Logic Corporation Integrated circuit with unified memory system and dual bus architecture
USRE37409E1 (en) 1996-12-20 2001-10-16 Rambus Inc. Memory and method for sensing sub-groups of memory elements
US20010037428A1 (en) 1995-05-17 2001-11-01 Fu-Chieh Hsu Apparatus for controlling data transfer between a bus and memory array and method for operating same
US6356975B1 (en) 1997-10-10 2002-03-12 Rambus Incorporated Apparatus and method for pipelined memory operations
US6363454B1 (en) 1996-04-23 2002-03-26 Micron Technology, Inc. Memory system having flexible architecture and method
GB2367400A (en) 2000-06-30 2002-04-03 Samsung Electronics Co Ltd Two channel memory system having shared control and address bus and memory modules used therefor
US6393543B1 (en) 1998-11-12 2002-05-21 Acuid Corporation Limited System and a method for transformation of memory device addresses
EP1248267A2 (en) 2001-03-22 2002-10-09 Fujitsu Limited Semiconductor memory device and information processing system
US20030009612A1 (en) 2000-03-10 2003-01-09 David Latta Memory interface and method of interfacing between functional entities
JP2003007052A (en) 2001-06-20 2003-01-10 Mitsubishi Electric Corp Semiconductor memory and memory system using it
US20030048616A1 (en) 2001-09-10 2003-03-13 Samsung Electronics Co., Ltd. Memory module
US20030052885A1 (en) 2001-09-07 2003-03-20 Hampel Craig E. Granularity memory column access
US6587917B2 (en) 2001-05-29 2003-07-01 Agilent Technologies, Inc. Memory architecture for supporting concurrent access of different types
US20030174573A1 (en) 2002-03-13 2003-09-18 Fujitsu Limited Semiconductor memory device
US20030197201A1 (en) 2002-04-10 2003-10-23 Fujitsu Limited Semiconductor device
JP2004005856A (en) 2002-05-31 2004-01-08 Elpida Memory Inc Semiconductor storage device
US6680736B1 (en) 1998-09-03 2004-01-20 Samsung Electronics Co., Ltd. Graphic display systems having paired memory arrays therein that can be row accessed with 2(2n) degrees of freedom
US20040019756A1 (en) 2001-02-28 2004-01-29 Perego Richard E. Memory device supporting a dynamically configurable core organization
US6687796B1 (en) 1999-06-09 2004-02-03 Texas Instruments Incorporated Multi-channel DMA with request scheduling
US20040037133A1 (en) 2002-08-23 2004-02-26 Park Myun-Joo Semiconductor memory system having multiple system data buses
US20040073772A1 (en) 2002-10-11 2004-04-15 Erdem Hokenek Method and apparatus for thread-based memory access in a multithreaded processor
US6725316B1 (en) 2000-08-18 2004-04-20 Micron Technology, Inc. Method and apparatus for combining architectures with logic option
US6754120B1 (en) 2003-02-11 2004-06-22 Rambus Inc. DRAM output circuitry supporting sequential data capture to reduce core access times
US20040120210A1 (en) 2002-12-20 2004-06-24 Lee Dong-Yang Semiconductor memory devices with delayed auto-precharge function and associated methods of auto-precharging semiconductor memory devices
US20040177210A1 (en) 2003-03-04 2004-09-09 Choi Joo S. Method and apparatus for multi-functional inputs of a memory device
US20040221186A1 (en) 2003-05-02 2004-11-04 Jung-Bae Lee Memory system mounted directly on board and associated method
US20040225853A1 (en) 2003-05-08 2004-11-11 Lee Terry R. Apparatus and methods for a physical layout of simultaneously sub-accessible memory modules
US20050015539A1 (en) 2002-01-09 2005-01-20 Takashi Horii Memory system and memory card
US6854042B1 (en) 2002-07-22 2005-02-08 Chris Karabatsos High-speed data-rate converting and switching circuit
WO2004034401A3 (en) 2002-10-09 2005-03-03 Rambus Inc Dynamic memory supporting simultaneous refresh and data-access transactions
US6895474B2 (en) 2002-04-29 2005-05-17 Micron Technology, Inc. Synchronous DRAM with selectable internal prefetch size
US20050152210A1 (en) 2003-12-24 2005-07-14 Park Youn-Sik Synchronous dynamic random access memory devices having dual data rate 1 (DDR1) and DDR2 modes of operation and methods of operating same
US20050182885A1 (en) 2004-02-16 2005-08-18 Fujitsu Limited Semiconductor integrated circuit
US20060004976A1 (en) 2001-11-08 2006-01-05 Rader Sheila M Shared memory architecture
DE102005021894A1 (en) 2004-05-08 2006-01-12 Samsung Electronics Co., Ltd., Suwon Memory system has memory module connected to memory controller that outputs disable and enable signals to disable and enable command for setting different mode registers in module
US20060039227A1 (en) 2004-08-17 2006-02-23 Lawrence Lai Memory device having staggered memory operations
US20060047899A1 (en) 2004-08-27 2006-03-02 Junichi Ilda Storage device control apparatus
US20060067146A1 (en) 2004-09-30 2006-03-30 Steven Woo Integrated circuit memory system having dynamic memory bank count and page size
US20060072366A1 (en) 2004-09-30 2006-04-06 Ware Frederick A Multi-column addressing mode memory system including an integrated circuit memory device
US7266667B2 (en) 2004-11-12 2007-09-04 Infineon Technologies Ag Memory access using multiple sets of address/data lines
US20090157994A1 (en) 2006-05-02 2009-06-18 Hampel Craig E Memory module with reduced access granularity
WO2009089301A1 (en) 2008-01-07 2009-07-16 Rambus Inc. Variable-width memory module and buffer
US7729151B2 (en) * 2005-09-26 2010-06-01 Rambus Inc. System including a buffered memory module
US20100211748A1 (en) 2007-04-12 2010-08-19 Rambus Inc. Memory System With Point-to-Point Request Interconnect
US8489839B1 (en) * 2009-12-16 2013-07-16 Nvidia Corporation Increasing memory capacity of a frame buffer via a memory splitter chip
CN101495975B (en) * 2006-12-25 2011-10-05 松下电器产业株式会社 Memory control device, memory device, and memory control method
2012-08-03 US US13/566,417 patent/US9268719B2/en active Active
2016-01-19 US US15/000,394 patent/US9666250B2/en active Active
US6018478A (en) 1996-07-17 2000-01-25 Nec Corporation Random access memory with separate row and column designation circuits for reading and writing
US6825841B2 (en) 2001-09-07 2004-11-30 Rambus Inc. Granularity memory column access
US20050083721A1 (en) 2001-09-07 2005-04-21 Hampel Craig E. Granularity memory column access
US6885572B2 (en) 2002-05-31 2005-04-26 Elpida Memory, Inc. Semiconductor memory device
US7369444B2 (en) 2002-06-28 2008-05-06 Rambus Inc. Early read after write operation memory device, system and method
US20040105292A1 (en) 2002-08-23 2004-06-03 Elpida Memory, Inc. Memory system and data transmission method
WO2006039106A1 (en) 2004-09-30 2006-04-13 Rambus Inc. Multi-column addressing mode memory system including an intergrated circuit memory device
US20080062807A1 (en) 2004-09-30 2008-03-13 Ware Frederick A Multi-column addressing mode memory system including an integrated circuit memory device
US7907470B2 (en) 2004-09-30 2011-03-15 Rambus Inc. Multi-column addressing mode memory system including an integrated circuit memory device
US20070268765A1 (en) 2004-09-30 2007-11-22 Steven Woo Integrated Circuit Memory Device Having Dynamic Memory Bank Count and Page Size
"256Mb: x32 Graphics DDR3 DRAM MT44H8M32-2 MEG x 32 x 4 Banks", GDDR3-1.fm-Rev A, Micron Technology, Jun. 2003. 68 pages.
"Design Optimization Techniques for Double Data Rate SDRAM Modules," Fairchild Semiconductor, Jul. 2000. 6 pages.
"DRAM Data Book," Micron Technology, Inc. Preliminary 1997. 3 pgs. Cover/copyright info./listing of chapters, i-xxiv, 2 pages, 1-1 to 1-44. 71 pages.
"Memory CMOS 8 x 256K x 32 Bit Double Data Rate FCRAM, MB81N643289-50/-60," pp. 1-56, Fujitsu Semiconductor Data Sheet, Advance Info., AEO.5E. 57 pages.
"The Authoritative Dictionary of IEEE Standards Terms," Copyright 2000, IEEE Press, Seventh Edition, p. 252.
Aimoto et al., "SP23.3 A 7168GIPS 3.84GB/s 1W Parallel Image-Processing RAM Integrating a 16Mb DRAM and 128 Processors", ISSCC, Feb. 1996, pp. 372-373/476.
Amendment and Response dated Apr. 20, 2010 re U.S. Appl. No. 12/392,071. 12 pages.
Application as filed on Apr. 17, 2007, U.S. Appl. No. 09/837,307. 54 pages.
Chang, Kun-Yung, "Design of a CMOS Asymmetric Serial Link," A Dissertation Submitted to the Department of Electrical Engineering and the Committee on Graduate Studies of Stanford University, Aug. 1999. 133 pages.
CN Board Opinion dated Dec. 1, 2011 re CN Application No. 200580045523.7. 8 pages.
CN Office Action dated Dec. 22, 2010 re Rejection Decision for CN Application No. 200580045523.7. 14 pages.
CN Office Action dated Mar. 24, 2010 re CN Application No. 200580045523.7, includes Text of the Second Office Action and Translation. 14 pages.
CN Response dated Jun. 3, 2010 re CN Patent Application No. 200580045523.7. 11 pages.
Communication Regarding the Expiry of the Time Limit Within Which Notice of Opposition May be Filed, dated Sep. 15, 2010 in EP Application No. 05799571.4-2210. 1 page.
Elpida Memory Inc., "User's Manual: New Features of DDR3 SDRAM," Document E1503E10 (Ver.1.0), published Mar. 2009. 18 pages.
EP Communication pursuant to Article 94(3) EPC, dated Jul. 30, 2010 in EP Application No. 05852108.8-2210. 6 pages.
EP Extended European Search Report dated Mar. 27, 2012 re EP Application No. 11168734.9. 9 pages.
EP Extended European Search Report dated Mar. 27, 2012 re EP Application No. 11168735.6. 9 pages.
EP Extended European Search Report dated Mar. 28, 2012 re EP Application No. 11168736.4. 11 pages.
EP Extended Search Report dated Dec. 30, 2011 re EP Application No. 11179126.5. 10 pages.
EP Extended Search Report dated Dec. 30, 2011 re EP Application No. 11184623.4. 9 pages.
EP Extended Search Report dated Jan. 2, 2012 re EP Application No. 11184627.5. 7 pages.
EP Office Action dated Feb. 6, 2012 re EP Application No. 11179126.5. 2 pages.
EP Office Action dated Mar. 23, 2012 re EP Application No. 05852180.8. 5 pages.
EP Office Communication dated Jan. 11, 2012 re EP Application No. 07782931.5. 7 pages.
EP Office Communication dated Nov. 24, 2010 re EP Application No. 09167223.8. 6 pages.
EP Response dated Apr. 15, 2010 to the Official Communication dated Oct. 5, 2009 re EP Application No. 07783931.5-1233. 25 pages.
EP Response dated Apr. 4, 2011 to the Official Communication dated Nov. 24, 2010 re EP Application No. 09167223.8, Includes New Claims (Highlighted & Clear Copy) and Cross-Reference of New Claims. 41 pages.
EP Response dated Feb. 3, 2011 to the Official Communication dated Jul. 30, 2010 re EP Application No. 05852180.8. 33 pages.
EP Response dated Jul. 20, 2012 to the Official Communication dated Jan. 11, 2012 in EP Application No. 07782931.5-1233, Includes New Claims (Clear and Highlighted Copies). 23 pages.
EP Response dated Jul. 30, 2012 In response to the Official Communication dated Feb. 6, 2012 and to the Extended European Search Report dated Dec. 30, 2012, in EP Application No. 11 184 623.4, Includes New Claims (Clear and Highlighted Copies). 29 pages.
EP Response dated Jul. 30, 2012 in Response to the Official Communication dated Feb. 6, 2012 and to the Extended European Search Report dated Dec. 30, 2012, in EP Application No. 11 184 627.5, Includes New Description pp. 2, 2a, and 22. 16 pages.
EP Response dated Jul. 30, 2012 to the Official Communication dated Feb. 6, 2011 and the extended European Search Report dated Dec. 30, 2011, in EP Application No. 11 179 126.5, Includes New Claims (Clear and Highlighted Copies). 26 pages.
EP Submission dated Feb. 3, 2012 in Response to the Official Communication dated Jan. 31, 2012 re EP Application No. 09167223.8. 4 pages.
EP Summons to Attend Oral Proceedings dated Apr. 27, 2012 re EP Application No. 09167223.8. 1 page.
EP Summons to Attend Oral Proceedings re EP Application No. 09167223.8 dated Jan. 31, 2012. 8 pages.
Final Office Action with mail date of Jul. 7, 2010 re U.S. Appl. No. 12/392,071. 15 pages.
First Office Action dated Jul. 27, 2009, for the Chinese Patent Application No. 200580045523.7.
Fist EP Examination Report with mail date of Oct. 5, 2009, re EP Application No. 07 782 931.5-1233. 5 pages.
Fujisawa et al., "An 8.4ns Column-Access 1.3Gb/s/pin DDR3 SDRAM with an 8:4 Multiplexed Data-Transfer Scheme," Feb. 7, 2006, IEEE International Solid-State Circuits Conference, Session 8, DRAM and TCAM, 8.4. 10 pages.
Giacalone et al., "SP23.2: A 1MB, 100MHz Integrated L2 Cache Memory with 128b Interface and ECC Protection," IEEE ISSCC, Feb. 1996, pp. 370-371/475.
Hampel, Craig, U.S. Appl. No. 11/381,349, filed May 2, 2006, re Reply Brief in Response to Examiner's Answer mailed Feb. 8, 2010. 6 pages.
Hampel, Craig, U.S. Appl. No. 12/392,071, filed Feb. 24, 2009, re Office Action with mail date of Feb. 17, 2011. 19 pages.
Hirose et al., "A 20-ns 4-Mb CMOS SRAM with Hierarchical Word Decoding Architecture," IEEE, Oct. 1990, pp. 1068-1072, vol. 25, No. 5.
International Preliminary Report and Written Opinion in International Application No. PCT/US/2005/032770, dated Apr. 12, 2007. 6 pages.
International Preliminary Report on Patentability (Chapter II) with mailing date of Apr. 9, 2010 re Int'l. Application No. PCT/US07/67814. 7 pages.
International Preliminary Report on Patentability and Written Opinion of the International Searching Authority in International Application PCT/US2005/042722, World Intellectual Property Organization, Jun. 7, 2007, 10 pages.
International Preliminary Report on Patentability with mailing date of Apr. 9, 2010 re Int'l. Application No. PCT/US07/67814. 7 pages.
International Search Report and the Written Opinion for International Application No. PCT/US2007/067814, dated Feb. 29, 2008. 18 pages.
International Search Report and Written Opinion in International Application No. PCT/US/2005/032770, dated Jan. 26, 2006. 12 pages.
International Search Report and Written Opinion in International Application No. PCT/US2005/042722, dated May 10, 2006. 15 pages.
International Search Report and Written Opinion of the International Searching Authority in International Application PCT/US2005/028728, World Intellectual Property Organization, Dec. 23, 2005.
International Search Report and Written Opinion of the International Searching Authority in International Application PCT/US2005/032770, World Intellectual Property Organization, Jan. 26, 2006. 12 pages.
Invitation to Pay Additional Fees from the International Searching Authority in International Application PCT/US2007/067814, dated Dec. 17, 2007. 8 pages.
Jedec, "Minutes of Meeting No. 71, JC-42.3 Committee on RAM Memories," including Proposal to Add Number of Banks Option to the Mode Register for 64M SDRAM, Joint Electron Device Engineering Council (JEDEC), May 25, 1994, New York, pp. 1-14 plus Attachment T. 8 pages.
JP Office Action dated Jun. 19, 2012 for JP Application No. 2009-510005. 3 pages.
JP Office Action dated Oct. 27, 2011 re JP Application No. 2007-543517, translation included. 18 pages.
JP Response dated Apr. 26, 2012, re Argument and Amendment to the Office Action dated Oct. 27, 2011 in JP Application No. 2007-543517. 21 pages.
Kirihata et al., "A 390-mm2, 16-Bank, 1-Gb DDR SDRAM with Hybrid Bitline Architecture," IEEE Journal of Solid-State Circuits, vol. 34, No. 11, Nov. 1999, pp. 1580-1588.
Koike et al., "SP23.1: A 60ns 1Mb Nonvolatile Ferroelectric Memory with Non-Driven Cell Plate Line Write/Read Scheme", ISSCC, Feb. 1996, pp. 368-379/475.
Konishi et al., "Session SVIII: Static RAMs-FAM18.6: A 64Kb COMOS RAM," ISSCC, Feb. 1982, pp. 258-259/333.
KR Office Action dated May 9, 2012 re KR Application No. 2007-7014584. 4 pages.
Malviya et al., "Module Threading Technique to Improve DRAM Power and Performance," D&R Industry Articles, dated Mar. 11, 2011, Copyright 2009. 9 pages.
Masumoto, Rodney T., "Configurable On-Chip RAM Incorporated Into High Speed Logic Array," Proceedings of the IEEE 1985 Custom Integrated Circuits Conference, May 20-23, 1985, pp. 240-243.
Micron Technology Inc., "Micron Synchronous DRAM 128Mb:x32 SDRAM," pp. 1-52, Rev. 9/00.
Micron Technology, Inc., "Synchronous DRAM," Rev. Apr. 1996.
Micron, "Designing for High-Density DDR2 Memory," Technical Note, TN-47-16, Rev. B., Dec. 2009. 10 pages.
Micron, "Graphics DDR3 DRAM." Advance. "256 Mb x 32 GDDR3 DRAM." © 2003 Micron Technology, Inc. pp. 1-67. 67 pages.
Minutes of Meeting No. 70, JC-42.3 Committee on RAM Memories, Mar. 9, 1994, Orlando, Florida. 72 pages.
Nakamura et al., "FA14.2: A 29ns 64Mb DRAM with Hierarchical Array Architecture," ISSCC, Feb. 1995, pp. 246-247/373. 3 pages.
Nitta et al., "SP23.5: A 1.6GB/s Data-Rate 1Gb Synchronous DRAM with Hierarchical Square-Shaped Memory Block & Distributed Bank Architecture," IEEE ISSCC Digest of Technical Papers, p. 376-377, 477, Feb. 10, 1996.
Non-Final Office Action with mail date of Mar. 1, 2010 re U.S. Appl. No. 12/392,071. 13 pages.
Notice of Allowance and Fee(s) Due dated Aug. 4, 2011 re U.S. Appl. No. 12/392,071. 22 pages.
Nvidia Corporation, Technical Brief, "GeForce3: Lightspeed Memory Architecture," pp. 1-9. 11 pages.
Office Communication with mail date Mar. 29, 2010, re Board of Patent Appeals and Interferences Docketing Notice (Appeal No. 2010-005060). 2 pages.
Office Communication with mail date of Mar. 29, 2010 re Board of Patent Appeals and Interferences Docketing Notice (Appeal No. 2010-005060). 2 pages.
Official Communication with Extended European Search Report for EP Application No. 09167223.8-1233, dated Oct. 6, 2009. 8 pages.
Rambus Inc., "Micro-Threading", dated Apr. 3, 2011, found online at rambus.com/in/ . . . /microthreading.html. 4 pages.
Response dated Jan. 7, 2011 to the Notice of Appeal filed Oct. 7, 2010 re U.S. Appl. No. 12/392,071, Includes Request for Continued Examination. 15 pages.
Response dated May 17, 2011 to the Office Action mailed Feb. 17, 2011 re U.S. Appl. No. 12/392,071. 26 pages.
Response to Office Action with mail date of May 5, 2009 re U.S. Appl. No. 11/767,863, filed Jun. 25, 2007. Amendment was submitted to the USPTO on Oct. 5, 2009. 20 pages.
Saeki et al., "SP 23.4: A 2.5 ns Clock Access 250MHz 256Mb SDRAM with a Synchronous Mirror Delay," IEEE ISSCC Digest of Technical Papers, p. 374-375, 476, Feb. 10, 1996.
Sakata et al., "Two-Dimensional Power-Line Selection Scheme for Low Subthreshold-Current Multi-Gigabit DRAM's", IEEE Journal of Solid State Circuits, vol. 29, No. 8, Aug. 1994, pp. 887-893.
Samsung Electronics, "SDRAM Device Operations", date unknown. 42 pages.
Satoh et al., "A 209K-Transistor ECL Gate Array with RAM," IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1275-1281.
Schuette, Michael, "Rambus/Kingston Threaded DDR3 Modules," dated Oct. 8, 2009, last updated Oct. 24, 2009. 8 pages.
Session XVIII: Static RAMs, FAM 18.6: A 64Kb CMOS RAM, IEEE International Solid State Circuits Conference, 1982, pp. 258-259.
Sugibayashi et al., "A 30-ns 256-Mb DRAM with a Multidivided Array Structure", IEEE, Nov. 1993, pp. 1092-1098, vol. 28, No. 11.
Sugibayashi et al., "WP3.5: A 30ns 256Mb DRAM with Multi-Divided Array Structure", ISSCC Feb. 1993, pp. 50-51/262.
Takase et al., "A 1.6-Gbyte/s DRAM with Flexible Mapping Redundancy Technique and Additional Refresh Scheme," IEEE Journal of Solid-State Circuits, vol. 34, No. 11, Nov. 1999, pp. 1600-1606. 7 pages.
Takase et al., "WP 24.1 A 1.6GB/s DRAM with Flexible Mapping Redundancy Technique and Additional Refresh Scheme," IEEE International Solid-State Circuits Conference, 4 pages plus ISSCC Slide Supplement pp. 348-349 and 506-507, 1999.
Takase et al., "WP 24.1 A 1.6GB/s DRAM with Flexible Mapping Redundancy Technique and Additional Refresh Scheme," ISSCC99/Session 24/Paper, Toshiba Corp., WP 24.1, Feb. 17, 1999. 2 pages.
Ware et al., "Micro-threaded Row and Column Operations in a DRAM Core," Rambus White Paper, Mar. 2005. 7 pages.
Ware et al., U.S. Appl. No. 12/391,873, filed Feb. 24, 2009, re Notice of Allowance and Fee(s) Due mailed Aug. 31, 2010. 10 pages.
Ware et al., U.S. Appl. No. 12/391,873, filed Feb. 24, 2009, re Notice of Allowance and Fee(s) Due mailed Nov. 3, 2010. 11 pages.
Ware et al., U.S. Appl. No. 13/019,785, filed Feb. 2, 2011, re Notice of Allowance and Fee(s) Due mailed Jun. 29, 2011. 14 pages.
Ware, Frederick A., Rambus, Inc., "Direct RDRAM 256/288-Mbit (512Kx16/18x32s) Data Sheet," Preliminary Information, Document DL0060 Version 0.90, 1999, pp. 1-66.
Ware, Frederick, U.S. Appl. No. 10/998,402, filed Nov. 29, 2004, re Amendment/Response to Office Action submitted Aug. 4, 2011. 12 pages.
Ware, Frederick, U.S. Appl. No. 10/998,402, filed Nov. 29, 2004, re Appeal Brief mailed Apr. 6, 2010. 28 pages.
Ware, Frederick, U.S. Appl. No. 10/998,402, filed Nov. 29, 2004, re Corrected Response submitted Feb. 22, 2012 to the Office Action of Nov. 23, 2011. 17 pages.
Ware, Frederick, U.S. Appl. No. 10/998,402, filed Nov. 29, 2004, re Final Office Action mailed Nov. 23, 2011. 33 pages.
Ware, Frederick, U.S. Appl. No. 10/998,402, filed Nov. 29, 2004, re Notice of Appeal mailed Jan. 11, 2011. 10 pages.
Ware, Frederick, U.S. Appl. No. 10/998,402, filed Nov. 29, 2004, re Notice of Appeal mailed Oct. 11, 2010. 1 page.
Ware, Frederick, U.S. Appl. No. 10/998,402, filed Nov. 29, 2004, re Office Action mailed Feb. 8, 2011. 3 pages.
Ware, Frederick, U.S. Appl. No. 10/998,402, filed Nov. 29, 2004, re Office Action mailed Jul. 9, 2010. 17 pages.
Ware, Frederick, U.S. Appl. No. 10/998,402, filed Nov. 29, 2004, re Office Action mailed Mar. 11, 2011. 37 pages.
Ware, Frederick, U.S. Appl. No. 10/998,402, filed Nov. 29, 2004, re Office Action mailed Mar. 21, 2012. 36 pages.
Ware, Frederick, U.S. Appl. No. 10/998,402, filed Nov. 29, 2004, re Response submitted Feb. 22, 2012 to the Office Action of Nov. 23, 2011, Includes Request for Continued Examination. 21 pages.
Ware, Frederick, U.S. Appl. No. 10/998,402, filed Nov. 29, 2004, re Response to Notice of Appeal mailed Feb. 2, 2011. 1 page.
Ware, Frederick, U.S. Appl. No. 11/767,863, filed Jun. 25, 2007, re Final Office Action mailed Mar. 1, 2010. 17 pages.
Ware, Frederick, U.S. Appl. No. 11/767,863, filed Jun. 25, 2007, re Final Office Action mailed Nov. 25, 2011. 30 pages.
Ware, Frederick, U.S. Appl. No. 11/767,863, filed Jun. 25, 2007, re Notice of Appeal from the Examiner to the Board of Patent Appeals and Interferences, dated Jul. 30, 2010. 1 page.
Ware, Frederick, U.S. Appl. No. 11/767,863, filed Jun. 25, 2007, re Office Action mailed Apr. 7, 2010. 3 pages.
Ware, Frederick, U.S. Appl. No. 11/767,863, filed Jun. 25, 2007, re Office Action mailed Mar. 10, 2011. 23 pages.
Ware, Frederick, U.S. Appl. No. 11/767,863, filed Jun. 25, 2007, re Office Action mailed Mar. 22, 2012. 34 pages.
Ware, Frederick, U.S. Appl. No. 11/767,863, filed Jun. 25, 2007, re Response After Final Office Action mailed Mar. 24, 2010. 15 pages.
Ware, Frederick, U.S. Appl. No. 11/767,863, filed Jun. 25, 2007, re Response to Notice of Appeal submitted Dec. 24, 2010. 18 pages.
Ware, Frederick, U.S. Appl. No. 11/767,863, filed Jun. 25, 2007, re Response to Office Action mailed Mar. 10, 2011. 15 pages.
Ware, Frederick, U.S. Appl. No. 13/019,785, filed Feb. 2, 2011, re Response dated Mar. 12, 2011 to the Office Action dated Feb. 16, 2011, Includes Replacement Figures. 5 pages.
Ware, Frederick, U.S. Appl. No. 13/239,846, filed Nov. 15, 2011, re Preliminary Amendment submitted Nov. 16, 2011, Includes Terminal Disclaimer(s). 19 pages.
Ware, Frederick, U.S. Appl. No. 13/239,846, filed Sep. 22, 2011, re Corrected Notice of Allowability mailed Jan. 17, 2012. 5 pages.
Ware, Frederick, U.S. Appl. No. 13/239,846, filed Sep. 22, 2011, re Notice of Allowance and Fee(s) Due mailed Dec. 6, 2011. 47 pages.
Yamashita et al., "FA 15.2: A 3.84 GIPS Integrated Memory Array Processor LSI with 64 Processing Elements and 2-Mb SRAM", IEEE International Solid-State Circuit Conference, pp. 260-261, Feb. 1994.
Yoo et al., "17.7: A 1.8V 700Mb/s/pin 512Mb DDR-II SDRAM with On-Die Termination and Off-Chip Driver Calibration", ISSCC, Feb. 2003, pp. 312-313, 495, 250-251, 535. 6 pages.
Yoo et al., "SP23.6 A 32-Bank 1Gb DRAM with 1GB/s Bandwidth", ISSCC,s Feb. 1996, pp. 378-379/477.
Yoo, et al., "A 150 MHZ 8-Banks 256M Synchronous DRAM with Wave Pipelining Methods," IEEE ISSCC, Digest of Technical Papers, p. 250-251, 374, Feb. 17, 1995.
Yoon et al., "A 2.5V 333Mb/pin 1Gb Double Data Rate SDRAM," ISSCC Digest of Technical Papers, Feb. 17, 1999. 11 pages.
Zhao, Cansang, Ta 11.6 "An 18Mb, 12.3GB/s CMOS Pipeline-Burst Cache SRAM with 1.54Gb/pin," Zhao, et al. IEEE International Solid-State Circuits Conference, 1999. 10 pages.
Zheng et al., "Decoupled DIMM: Building High-Bandwidth Memory System Using Low-Speed DRAM Devices," ISCA '09, dated Jun. 20-24, 2009. 12 pages.
US9922686B2 (en) * 2016-05-19 2018-03-20 Micron Technology, Inc. Apparatuses and methods for performing intra-module databus inversion operations
US10297294B2 (en) 2016-05-19 2019-05-21 Micron Technology, Inc. Apparatuses and methods for performing intra-module databus inversion operations
US10283200B2 (en) * 2017-03-08 2019-05-07 Sandisk Technologies Llc Impedance tuning between packaging and dies
US20160203848A1 (en) 2016-07-14
US20130036273A1 (en) 2013-02-07
US9666250B2 (en) 2017-05-30
US8122207B2 (en) 2012-02-21 Apparatus and method for power management of memory circuits by a system or component thereof
US9959914B2 (en) 2018-05-01 Memory controller integrated circuit with multiple request ports and link calibration support
US6839266B1 (en) 2005-01-04 Memory module with offset data lines and bit line swizzle configuration
US9548088B2 (en) 2017-01-17 Semiconductor memory asynchronous pipeline
EP1137995B1 (en) 2002-12-11 Queue based memory controller
KR100633828B1 (en) 2006-10-13 Memory system with burst length shorter than prefetch length
EP1550039B1 (en) 2016-03-16 Dynamic memory supporting simultaneous refresh and data-access transactions
US8213244B2 (en) 2012-07-03 Distributed write data drivers for burst access memories
US7636273B2 (en) 2009-12-22 Integrated circuit memory devices that support selective mode register set commands
US7779215B2 (en) 2010-08-17 Method and related apparatus for accessing memory
US20070204075A1 (en) 2007-08-30 System and method for reducing command scheduling constraints of memory circuits
JP6143814B2 (en) 2017-06-07 Micro-thread memory
US8407427B2 (en) 2013-03-26 Method and system for improving serial port memory communication latency and reliability
US6178133B1 (en) 2001-01-23 Method and system for accessing rows in multiple memory banks within an integrated circuit
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHAEFFER, IAN;REEL/FRAME:028728/0295