Source: http://www.google.com/patents/US7657702?dq=actionscript
Timestamp: 2017-10-19 06:42:43
Document Index: 764893560

Matched Legal Cases: ['application No. 02703078', 'Application No. 2002', 'Application No. 2002', 'Application No. 2008', 'Application No. 2003', 'Application No. 02703078', 'Application No. 2002', 'Application No. 200610142358', 'Application No. 200610142359', 'Application No. 02803882']

Patent US7657702 - Partial block data programming and reading operations in a non-volatile memory - Google Patents
Data in less than all of the pages of a non-volatile memory block are updated by programming the new data in unused pages of either the same or another block. In order to prevent having to copy unchanged pages of data into the new block, or to program flags into superceded pages of data, the pages of...http://www.google.com/patents/US7657702?utm_source=gb-gplus-sharePatent US7657702 - Partial block data programming and reading operations in a non-volatile memory
Publication number US7657702 B2
Application number US 12/371,460
Also published as CN1290021C, CN1514971A, CN1924830A, CN1924831A, CN100485641C, CN100485642C, DE60211653D1, DE60211653T2, EP1352394A2, EP1352394B1, EP1645964A2, EP1645964A3, EP1653323A2, EP1653323A3, EP1653323B1, EP2953030A1, US6763424, US6968421, US7818490, US7970987, US8316177, US20020099904, US20040210708, US20060031627, US20090150601, US20110029724, US20110258386, WO2002058074A2, WO2002058074A3, WO2002058074A9
Publication number 12371460, 371460, US 7657702 B2, US 7657702B2, US-B2-7657702, US7657702 B2, US7657702B2
Patent Citations (88), Non-Patent Citations (61), Referenced by (16), Classifications (19), Legal Events (11)
US 7657702 B2
44. The memory system of any one of claims 33-39, wherein the memory system is enclosed in a portable card and wherein the interface includes a plurality of external electrical contacts.
RS—Read Strobe. Used to indicate the I/O bus is being
WS—Write Strobe. Used to indicate the I/O bus is being
AS—Address Strobe. Indicates that the I/O bus is being used
AD[7:0]— This I/O bus is used to transfer data
Address/Data Bus between controller and the flash memory
US5627783 Dec 28, 1995 May 6, 1997 Mitsubishi Denki Kabushiki Kaisha Semiconductor disk device
US5860090 Oct 20, 1995 Jan 12, 1999 Informix Software, Inc. Append-only storage in a disk array using striping and parity caching
US6161163 Aug 30, 1999 Dec 12, 2000 Fujitsu Limited Method of writing, erasing, and controlling memory for memory device
US6219768 Sep 28, 1998 Apr 17, 2001 Sony Corporation Employing stored management data for supervision of data storage
US6288862 Jul 30, 1999 Sep 11, 2001 Storage Technology Corporation Method and mechanism to distinguish valid from outdated recording blocks in a tape drive
US6330633 Jul 8, 1998 Dec 11, 2001 Sony Corporation Data processing method and apparatus
EP0250876A2 May 27, 1987 Jan 7, 1988 Bull HN Information Systems Inc. Apparatus and method for page replacement in a data-processing system having a virtual memory
EP0896280A2 Aug 10, 1998 Feb 10, 1999 Kabushiki Kaisha Toshiba Method for controlling nonvolatile semiconductor memory system
EP1352394B1 Jan 7, 2002 May 24, 2006 SanDisk Corporation Partial block data programming and reading operations in a non-volatile memory
JP3070539B2 Title not available
JP2000163302A Title not available
JPH1091490A Title not available
JPH08212019A Title not available
JPH08221223A Title not available
JPH10105661A Title not available
JPH11110300A Title not available
WO1998044420A1 Mar 31, 1998 Oct 8, 1998 Lexar Media, Inc. Moving sectors within a block in a flash memory
2 "International Preliminary Examination Report", European Patent Office, Corresponding Application PCT/US02/00366, Jul. 4, 2003, 7 pages.
3 Barre, "Flash Memory Magnetic Disk Replacement," IEEE Transactions on Magnetics, vol. 29, No. 6, Nov. 1993, 4 pages.
4 Chan, "World's Smallest Solid State Storage Device Sets New Industry Standard," IEEE, Nov. 4-6, 1997, pp. 484-487.
5 Deposition of John Mangan dated Jul. 10, 2008, vol. 1, 61 pages.
6 Deposition of John Mangan dated Jul. 11, 2008, vol. 2, 37 pages.
7 Deposition of Kevin M. Conley dated Jul. 24, 2008, vol. I, 49 pages.
8 Deposition of Kevin M. Conley dated Jul. 25, 2008, vol. II, 35 pages.
9 Deposition of Kevin M. Conley dated Sep. 11, 2008, vol. III, 35 pages.
10 European Patent Office, "Communication Pursuant to Article 96(2) EPC" mailed in related European patent application No. 02703078.2-2210 on Dec. 2, 2004, 3 pages.
11 Exhibits No. 1 through No. 10 to the Deposition of John Mangan, dated Jul. 10 and Jul. 11, 2008, total 540 pages.
12 Exhibits No. 1 through No. 12, No. 15 through No. 22, No. 24 through No. 26, No. 28 through No. 32, to Deposition of Kevin M. Conley, dated Jul. 24 and Jul. 25, 2008, total 573 pages.
13 Exhibits No. 11 through No. 15, No. 17 through No. 25, No. 29, No. 31, No. 32 to the Deposition of John Mangan, dated Jul. 10 and Jul. 11, 2008, total 504 pages.
14 Exhibits No. 16 through 28 from Kynett's Expert Report, dated Aug. 8, 2008, 331 pages.
15 Exhibits No. 36 through 41 from Kynett's Expert Report, dated Aug. 8, 2008, 69 pages.
16 Exhibits No. 37 through No. 56, No. 58, No. 59, No. 61 through No. 72, to Deposition of Kevin M. Conley, dated Jul. 24 and Jul. 25, 2008, total 729 pages.
17 Exhibits No. 46 through 57 from Kynett's Expert Report, dated Aug. 8, 2008, 157 pages.
18 Exhibits No. 65 through 72 from Kynett's Expert Report, dated Aug. 8, 2008, 63 pages.
19 Heller Ehrman, Letter from A. Sharma to J. Yoon identifying Heller's Respondents' Prior Art, dated Mar. 10, 2008, 7 pages.
20 Hsia et al., "A Reconfigurable Interconnect For In-Silicon Electronic Assembly", IEEE, (1982) pp. 7-16.
21 Hsia et al., "Adaptive Wafer Scale Integration", Proceeding of the 11th Conference (1979 International), Japanese Journal of Applied Physics, vol. 19 (1980) Supplement 19-1, pp. 193-202.
22 Hsia, "Memory Applications Of the MNOS", 1972 Wescon Technical Papers vol. 16, (1972) pp. 1-5.
23 Japanese Patent Office, "Decision of Refusal," corresponding Japanese Patent Application No. 2002-558275 on Nov. 27, 2007, 3 pages (including translation).
24 Japanese Patent Office, "Notification of Reasons for Refusal," corresponding Japanese Patent Application No. 2002-558275, mailed on May 13, 2008, 3 pages.
25 Korean Patent Office, "Notice of Preliminary Rejections," corresponding Korean Patent Application No. 2008-7028861, mailed on Mar. 10, 2009, 8 pages (inlcuding translation.).
26 Korean Patent Office, "Office Action," corresponding Korean Patent Application No. 2003-7009551, mailed on Aug. 25, 2008, 14 pages (including translation.).
27 Mergi, Aryeh and Schneider, Robert, "M-Systems & SCM Flash Filing Software Flash Translation Layer-FTL", PCMCIA, Jul. 1994, 15 pages.
28 Mergi, Aryeh and Schneider, Robert, "M-Systems & SCM Flash Filing Software Flash Translation Layer—FTL", PCMCIA, Jul. 1994, 15 pages.
29 Niijima, "Design of a solid-state file using flash EEPROM," IBM J. Res. Develop, vol. 39, No. 5, Sep. 1995, 15 pages. (as marked up by Dr. Harari).
30 Notice of Opposition to a European Patent for SanDisk Corporation, Patent No. 1,352,394, Application No. 02703078.2, dated Mar. 1, 2007, 17 pages.
31 Notification of Reasons for Refusal for SanDisk Corporation, Japanese Patent Application No. 2002-558275, mailed Feb. 23, 2007, 10 pages.
32 PCMCIA, PC Card Standard 6.0. PCMCIA Mar. 1997, vol. 1, Overview and Glossary, 29 pages.
33 PCMCIA, PC Card Standard 6.0. PCMCIA Mar. 1997, vol. 3, Physical Specification, 61 pages.
34 PCMCIA, PC Card Standard 6.0. PCMCIA Mar. 1997, vol. 7, Media Formats Storage, Specification, 39 pages.
35 PCT International Search Report, European Patent Office, corresponding PCT Application No. PCT/US02/00366, Jul. 4, 2003, 5 pages.
36 Petro Estakhri et al., "Moving Sectors Within a Block of Information in a Flash Memory Mass Storage Architecture", U.S. Appl. No. 09/620,544, filed Jul. 21, 2000, 48 pages.
37 Photo International, Digital: SanDisk Introduces 64, 80, 96 and 160 MB CompactFlash Memory, Feb. 1999, 1 page.
38 SanDisk Corporation, Preliminary MultiMediaCard Product Manual, Apr. 28, 1998, 96 pages.
39 SanDisk Corporation, SDP-32 Mbit "Mizer" Low Cost HD, Logical Format 20-10-00050, Rev. 8, Dec. 5, 1997, 32 pages.
40 Sandisk Israel, MediaClip Memory Card MMC Controller Top Level Design, Version 0.1, Nov. 13, 1996, 74 pages.
41 The Patent Office of the People's Republic of China, "Notification of the First Office Action," corresponding Chinese Patent Application No. 200610142358.3 on Dec. 14, 2007, 3 pages.
42 The Patent Office of the People's Republic of China, "Notification of the First Office Action," corresponding Chinese Patent Application No. 200610142359.8 on Dec. 14, 2007, 8 pages (including translation.
43 The Patent Office of the People's Republic of China, "Notification of the First Office Action," mailed in related Chinese Application No. 02803882.7 on Jan. 27, 2006, 14 pages, including translation.
44 United States International Trade Commission, "In the Matter of Certain Flash Memory Controllers, Drives, Memory Cards and Media Players, and Products Containing Same," Inv. No. 337-TA-619, Initial Determination on Violation of Section 337 and Recommended Determination on Remedy and Bond, Administrative Law Judge Charles E. Bullock, Public Version, May 5, 2009, 398 pages.
45 United States International Trade Commission, In the Matter of Certain Flash Memory Controllers, Drivers, Memory Cards, and Media Palyers and Products Containing same, Inv. No. 337-TA-619, Order No. 33: Order Construing the Terms of the Asserted Claims of the Patents at Issue, Jul. 15, 2008, pp. i-iii, 1-10 and 54-67.
46 United States International Trade Commission, Investigation No. 337-TA-619, Dr. Subramanian's testimony dated Oct. 30, 2008, 60 pages.
47 United States International Trade Commission, Investigation No. 337-TA-619, Dr. Subramanian's testimony dated Oct. 31, 2008, 59 pages.
48 United States International Trade Commission, Investigation No. 337-TA-619, Dr. Thomas Rhyne's testimony dated Oct. 27, 2008, 86 pages.
49 United States International Trade Commission, Investigation No. 337-TA-619, Dr. Thomas Rhyne's testimony dated Oct. 28, 2008, 84 pages.
50 United States International Trade Commission, Investigation No. 337-TA-619, Dr. Thomas Rhyne's testimony dated Oct. 29, 2008, 34 pages.
51 United States International Trade Commission, Investigation No. 337-TA-619, Niles Kynett's testimony dated Oct. 29, 2008, 22 pages.
52 United States International Trade Commission, Investigation No. 337-TA-619, Niles Kynett's testimony dated Oct. 30, 2008, 23 pages.
53 United States International Trade Commission, Investigation No. 337-TA-619, Notice of Prior Art of Respondents Apacer Technology, Inc. and Apacer Memory America, Inc., Silicon Motion Technology Corporation, Silicon Motion, Inc. (Taiwan), Silicon Motion, Inc. (California) and Silicon Motion International, Inc., Transcend Information, Inc. (Taiwan), Transcend Information, Inc. (California) and Transcend Information Maryland, Inc., dated Jul. 11, 2008, 17 pages.
54 United States International Trade Commission, Investigation No. 337-TA-619, Professor M. Ray Mercer's testimony dated Nov. 3, 2008, 30 pages.
58 United States International Trade Commission, Investigation No. 337-TA-619, witness statement of Kevin Conley dated Oct. 9, 2008, 9 pages.
59 USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/250,238 on Apr. 24, 2009, 16 pages.
60 V. Niles Kynett, "Expert Report on the Invalidity of the '424 Patent," dated Aug. 8, 2008, 99 pages (including Exhibit 4.).
61 Wells et al. "Flash Solid State Drive with 6MB/s Read/Write Channel and Data Compression," ISSCC 93/Session 3/Non-Volatile, Dynamic, and Experimental Memories/Paper WP 3.6, 4 pages.
US7800971 * Aug 14, 2009 Sep 21, 2010 Samsung Electronics Co., Ltd. Flash memory devices and methods of programming the same by overlapping programming operations for multiple mats
US9594623 Mar 24, 2015 Mar 14, 2017 Nxp Usa, Inc. System on chip and method of updating program code on a system on chip
US9612773 * Nov 13, 2014 Apr 4, 2017 Samsung Electronics Co., Ltd. User device having a host flash translation layer (FTL), a method for transferring an erase count thereof, a method for transferring reprogram information thereof, and a method for transferring a page offset of an open block thereof
US20090296472 * Aug 14, 2009 Dec 3, 2009 Samsung Electronics Co., Ltd. Flash memory devices and methods of programming the same by overlapping programming operations for multiple mats
US20150143035 * Nov 13, 2014 May 21, 2015 Samsung Electronics Co., Ltd. User device having a host flash translation layer (ftl), a method for transferring an erase count thereof, a method for transferring reprogram information thereof, and a method for transferring a page offset of an open block thereof
International Classification G06F12/00, G11C16/02, G11C16/06, G06F12/02, G11C16/10
Cooperative Classification G06F2212/7209, G06F2212/1032, G06F2212/1016, G11C2216/16, G11C16/105, G11C16/102, G06F2212/7208, G06F12/0246, G06F2212/7202
European Classification G11C16/10E2, G11C16/10E, G06F12/02D2E2
Oct 20, 2015 IPR Aia trial proceeding filed before the patent and appeal board: inter partes review
Free format text: TRIAL NO: IPR2015-01942