Source: https://www.google.de/patents/US8959269
Timestamp: 2017-11-19 16:08:10
Document Index: 482459417

Matched Legal Cases: ['Application No. 00808458', 'Application No. 00808459', 'Application No. 00808460', 'Application No. 00808462', 'Application No. 200510053551', 'Application No. 200510084318', 'Application No. 00808459', 'Application No. 200510084318', 'Application No. 200510084318', 'Application No. 99958445', 'Application No. 00928970', 'Application No. 00930707', 'Application No. 00930707', 'Application No. 00930707', 'Application No. 00930707', 'Application No. 00930707', 'Application No. 00930715', 'Application No. 00930715', 'Application No. 00930715', 'Application No. 00930715', 'Application No. 99958445', 'Application No. 99958445', 'Application No. 99958445', 'Application No. 99958445', 'Application No. 170671', 'Application No. 142342', 'Application No. 142342', 'Application No. 10', 'Application No. 10', 'Application No. 10']

Patent US8959269 - Memory interface and method of interfacing between functional entities - Google Patentsuche
A data and signal interface for controlling the transfer of data and signals between a memory array and macro function such as that of a digital signal processor (DSP) core. In one embodiment, the interface comprises a plurality of memory ports which interface with X/Y memory banks, a plurality of function...https://www.google.de/patents/US8959269?utm_source=gb-gplus-sharePatent US8959269 - Memory interface and method of interfacing between functional entities
Veröffentlichungsnummer US8959269 B2
Anmeldenummer US 14/183,416
Eingetragen 18. Febr. 2014
Auch veröffentlicht unter US6988154, US8688879, US9418042, US20030009612, US20060174081, US20090055565, US20140281114, US20150154143, WO2001069411A2, WO2001069411A3
Veröffentlichungsnummer 14183416, 183416, US 8959269 B2, US 8959269B2, US-B2-8959269, US8959269 B2, US8959269B2
Patentzitate (155), Nichtpatentzitate (140), Klassifizierungen (16), Juristische Ereignisse (1)
US 8959269 B2
7 "Bus Arbitration in an Embedded Processor-Shared Multiprocessor System," Ramesh, T., et al, Aug. 16-18, 1993, IEEE, Proceedings of the 36th Midwest Sumposium on Circuits and Systems, vol. 1, pp. 320-322.
15 "The ARCtangent.TM.—A5 Processor," ARC International, 2002, 4 pages.
16 "The CoreConnect Bus Architecture," XP-002204519, International Business Machines Corporation, 1999.
17 "True Application-Specific Embedded Processors Now a Reality for System-on-Chip IC Designs," Feb. 15, 1999, Tensilica Inc.
18 "Xtensa: A Configurable and Extensible Processor," Gonzalez, R.E., Mar.-Apr. 2000, IEEE Micro, vol. 20, Issue 2, pp. 60-70.
19 3DSP, "Implementation of a 3GPP Turbo Decoder on a programmable DSP Core", retrieved from : http://www.3dsp.com/pdf/3dspTurboWhite Paper.pdf on Jul. 9, 2007-7 pages.
20 3DSP, "Implementation of a 3GPP Turbo Decoder on a programmable DSP Core", retrieved from : http://www.3dsp.com/pdf/3dspTurboWhite Paper.pdf on Jul. 9, 2007—7 pages.
21 3G-retrieved from : http://en.wikipedia.org/wiki/3G on Jul. 6, 2007-7 pages.
22 3G—retrieved from : http://en.wikipedia.org/wiki/3G on Jul. 6, 2007—7 pages.
23 Baron, M. "ARM's Configurable OptimoDE," Microprocessor Report, Jun. 2004, pp. 10-14, vol. 18, Archive 6.
24 Berekovic, M. et al., A Core Generator for Fully Synthesizable and Highly Parameterizable RISC Cores for System On-Chip Designs, 1998 IEEE Workshop on Signal Processing Systems, pp. 561-568, XP-002137267.
25 Cambell et al, "A tutorial for make", Proceedings of the 1985 ACM annual conference on the range of computing; mid-80's perspective, 1985, Denver, Colorado, United States, pp. 374-380. ISBN 0-89791-170-9.
26 Chinese First Office Action, Chinese Application No. 00808458.0, Jun. 11, 2004, 11 pages.
27 Chinese First Office Action, Chinese Application No. 00808459.9, Jul. 25, 2003, 16 pages.
28 Chinese First Office Action, Chinese Application No. 00808460.2, Jun. 27, 2003, 15 pages.
29 Chinese First Office Action, Chinese Application No. 00808462.9, Jan. 2, 2003, 11 pages.
30 Chinese First Office Action, Chinese Application No. 200510053551.5, Nov. 17, 2006, 15 pages.
31 Chinese First Office Action, Chinese Application No. 200510084318.3, Jan. 26, 2007, 9 pages.
32 Chinese Second Office Action, Chinese Application No. 00808459.9, Jan. 16, 2004, 13 pages.
33 Chinese Second Office Action, Chinese Application No. 200510084318.3, Sep. 7, 2007, 6 pages.
34 Chinese Third Office Action, Chinese Application No. 200510084318.3, Jan. 4, 2008, 6 pages.
35 Clucas, R., "Designing with a Customisable Miscroprocessor Core," Electronic Eng'g, vol. 71, No. 865, Feb. 1, 1999, p. 35.
36 Compton et al. "Configurable Computing: A Survey of Systems and Software," Technical Report, Northwestern Universily, Dept. of ECE. 1999.
37 Diefendorff, K. et al., "Organization of the Motorola 88110 Superscalar RISC Microprocessor," IEEE Micro, Apr. 1992, pp. 40-63, vol. 12, No. 2.
38 Ditzel, D.R., et al., "Branch Folding in the CRISP Microprocessor: Reducing Branch Delay to Zero," 14th Annual International Symposium on Computer Architecture, Jun. 2-5, 1987, pp. 2-8, XP000212073.
39 DSP/Coprocessor Combos Streamline 3G Basestations-retrieved from : http://www.commsdesign.com/showArticle.jhtmk;jsessionid=ZW2HF1NDQPQ4KQSND-LRCKHOCKJUNN2JVN?articleID=16504220, retrieved on Jul. 9, 2007-9 pages.
40 DSP/Coprocessor Combos Streamline 3G Basestations—retrieved from : http://www.commsdesign.com/showArticle.jhtmk;jsessionid=ZW2HF1NDQPQ4KQSND-LRCKHOCKJUNN2JVN?articleID=16504220, retrieved on Jul. 9, 2007—9 pages.
41 Elms, A., Tuning a Customisable RISC Core for DSP; Electronic Product Design, Sep. 1997, vol. 18, No. 9, 5 pages.
42 Elms, A., Tuning a Customisable RISC Core for DSP; Electronic Product Design, Sep. 1997, vol. 18, No. 9, pp. 19-20, 22, XP000909039.
43 European Decision to Refuse a European Patent Application, European Patent Application No. 99958445.1, Dec. 23, 2005, 9 pages.
44 European Examination Report, European Application No. 00928970.3, Jun. 14, 2002, 3 pages.
45 European Examination Report, European Application No. 00930707.5, Dec. 6, 2006, 7 pages.
46 European Examination Report, European Application No. 00930707.5, Mar. 11, 2005, 8 pages.
47 European Examination Report, European Application No. 00930707.5, Mar. 17, 2003, 8 pages.
48 European Examination Report, European Application No. 00930707.5, Oct. 22, 2002, 4 pages.
49 European Examination Report, European Application No. 00930707.5, Oct. 28, 2003, 4 pages.
50 European Examination Report, European Application No. 00930715.8, Feb. 9, 2007, 5 pages.
51 European Examination Report, European Application No. 00930715.8, Jul. 11, 2002, 6 pages.
52 European Examination Report, European Application No. 00930715.8, Mar. 25, 2004, 4 pages.
53 European Examination Report, European Application No. 00930715.8, Oct. 7, 2005, 5 pages.
54 European Examination Report, European Application No. 99958445.1, Jul. 21, 2004, 8 pages.
55 European Examination Report, European Application No. 99958445.1, Mar. 12, 2002, 6 pages.
56 European Provision of the Minutes in Accordance with Rule 76(4) EPC, European Patent Application No. 99958445.1, Dec. 23, 2005, 7 pages.
57 European Summons to Attend Oral Proceedings Pursuant to Rule 71(1) EPC, European Application No. 99958445.1, May 18, 2005, 5 pages.
58 Fauth et al. "Describing Instruction Set Processors Using nML" (Proc. Euro. Design & Test Conf., Paris, Mar. 1995, IEEE 1995, 5 pp.
59 Fisher, J. et al., "Custom-Fit Processors: Letting Applications Define Architectures", IEEE, 1996, 32 pages.
60 Freericks "The nML Machine Description Formalism" Bericht 1991/15, pp. 3-41).
61 Hadjiyiannis, G. et al., ISDL: An Instruction Set Description Language for Retargetability, DAC '97, ACM. 1997, 4 pages.
62 Halfhill, T.R. et al., "ARC Patent Looks Formidable," Microprocessor Report, Aug. 2005, pp. 3-11, vol. 19, Archive 8.
63 Halfhill, T.R. et al., "Tensilica Patents Raise Eyebrows," Microprocessor Report, Dec. 2002, pp. 1, 7-10, vol. 16, Archive 12.
64 Halfhill, T.R., "Altera's New CPU for FPGAs" Microprocessor Report, Jun. 2004, pp. 15-20.
65 Halfhill, T.R., "ARC's Preconfigured Cores," Microprocessor Report, Mar. 2005, pp. 15-20, vol. 19, Archive 3.
66 Halfhill, T.R., "Busy Bees at Silicon Hive" Microprocessor Report, Jun. 2005, pp. 17-20, vol. 19, Archive 6.
67 Halfhill, T.R., "MIPS Embraces Configurable Technology" Microprocessor Report, Mar. 2003, pp. 7-15, vol. 17, Archive 3.
68 Halfhill, T.R., "Tensilica Patent Challenged," Microprocessor Report, Jun. 2003, p. 4, vol. 17, Archive 6.
69 Halfhill, T.R., "Tensilica Patents Raise Eyebrows" MDR-Microprocessor Report, dated Dec. 9, 2002, 6 pages.
70 Halfhill, T.R., "Tensilica Patents Raise Eyebrows" MDR—Microprocessor Report, dated Dec. 9, 2002, 6 pages.
71 Halfhill, T.R., "Tensilica's Automaton Arrives," Microprocessor Report, Jul. 2004, pp. 22-26.
72 Hardware Description Language-retrieved from: http://en.wikipedia.org/wiki/Hardware.sub.--descripton.sub.--language on Jul. 5, 2007-7 pages.
73 Hardware Description Language—retrieved from: http://en.wikipedia.org/wiki/Hardware.sub.--descripton.sub.--language on Jul. 5, 2007—7 pages.
74 Hartoog et al., "Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign," ACM, Jun. 1997, pp. 303-306.
75 Hauk et al., "The Chimaera Reconfigurable Functional Unit." Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, 1997, pp. 87-96.
76 Helbig, W. et al., "A DCFL E/D MESFET GaAS Experimental RISC Machine," IEEE Transactions on Computers, Feb. 1989, pp. 263-274, vol. 38, No. 2.
77 Hennessy & Patterson, Computer Architecture A Quantitative Approach, 2nd Edition, Morgan Kaufmann Publishers, Inc. 1996, pp. 70-71 & 132, Chapter 2, Chapter 3, Sections 3.1-3.2, and Chapter 6, Sections 6.1 and 6.2.
78 Heuring, V.P. et al., "Computer Systems Design and Architecture," Menlo Park, CA: Addison Wesley Longman, Inc. 1997, pp. 38-40.
79 Hogl, H. et al., "Enable + +: A General-Purpose L2 Trigger Processor," Nuclear Science Symp. & Medical Imaging Conf., vol. 2, Oct. 21-28, 1995, pp. 667-671.
80 HW Communications Ltd. Convolutional Decoding for Reconfigurable Mobile Systems, D. Lund, V. Barekos, B. Honary-retrieved on Jul. 9, 2007-5 pages.
81 HW Communications Ltd. Convolutional Decoding for Reconfigurable Mobile Systems, D. Lund, V. Barekos, B. Honary—retrieved on Jul. 9, 2007—5 pages.
82 Indian Office Action, Indian Application No. IN/PCT/2001/00420, Apr. 6, 2005, 1 page.
83 Indian Office Action, Indian Application No. IN/PCT/2001/00420, Jan. 2005, 1 page.
84 Indian Office Action, Indian Application No. IN/PCT/2001/00420, Jun. 24, 2005, 1 page.
85 InstantWeb. Free Online Computing Dictionary (FOLDOC), 1997, Search term: RISC, .
86 InstantWeb. Free Online Computing Dictionary (FOLDOC), 1997, Search term: RISC, <http://www.instantweb.com/foldoc/foldoc.cgi?query=RISC>.
87 Intel Architecture Software Developers Manual vol. 2: Instruction Set Reference, Intel Corporation, 1997, Chapters 1, 2, 3, Section 3.1, pp. 3-416 to 4-419 and 3-429.
88 Intel Pentium.RTM. Processor Family Developers Manual vol. 3: Architecture and Programming Manual, Mt. Prospect, IL, Intel Corporation, 1996, pp. 3-4, 3-13, 2527, 25-31, 25-280.
89 Internet Publication http://www.lexra.com/product.html, No date, Lexra, Inc., [Retrieved on Nov. 7, 1998], 11 pages.
90 Internet Publication http://www.retarget.com/brfchschk.html, Last Updated Sep. 10, 1998, Target Compiler Technologies N.V., [Retrieved on Jan. 24, 1999], 19 pages.
91 Internet Publication http://www.risccores.com/html/body.sub.--aboutarc.htm, No date, Argonaut RISC Cores, [Retrieved on Nov. 7, 1998], 13 pages.
92 Internet Publication http://www.synopsys.com/products/designware/8051.sub.--ds.html, 1998, Synopsys, Inc., [Retrieved on Nov. 7, 1998], 8 pages.
93 Internet Publication http://www.synopsys.com/products/designware/dwpci.sub.--ds.html, 1998, Synopsys, Inc., [Retrieved on Nov. 7, 1998], 16 pages.
94 Israel Notification Prior to Examination of Patent Application No. 170671, Jun. 4, 2007, 1 page.
95 Israel Office Action, Israel Patent Application No. 142342, May 29, 2005, 4 pages.
96 Israel Official Notification Under Section 18 of the Law, Israel Patent Application No. 142342, Jun. 7, 2012, 4 pages.
97 Korean Notice of Amendment, Korean Application No. 10-2001-7004710, Jun. 13, 2001, 2 pages.
98 Korean Office Action, Korean Application No. 10-2001-7004710, Apr. 28, 2006, 5 pages.
99 Korean Office Action, Korean Application No. 10-2001-7004710, Oct. 26, 2007, 12 pages.
100 Leupers, R. et al., Retargetable Code Generation based on Structural Processor Descriptions, Design Automation for Embedded Systems, vol. 3, No. 1, Jan. 1998, p. 1-36.
101 Mano, M. M. et al., "Logic and Computer Design Fundamentals," 2.sup.nd Edition Updated, Upper Saddle River, New Jersey: Prentice Hall, 1997, pp. xiii-xiv and 97-98.
102 May, D. et al., "The Transputer," Proceedings of the NATO Advanced Workshop on Neural Computers, Berlin, DE, Sep. 28-Oct. 2, 1987, pp. 477-486.
103 Merriam-Webster Online Dictionary, Search Term: Integrate, Merriam-Webster, Inc., 2005.
104 Patel, P. et al., "Architectural Features of the i860—Microprocessor RISC Core and On:Chip Caches," Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors, IEEE Comp. Soc. Press, 1989, pp. 385-390.
105 Patterson, D.A. et al., "Computer Architecture: A Quantitative Approach," San Mateo, CA: Morgan Kaufmann Publishers, Inc., 1990, pp. 252-278.
106 PCT International Preliminary Examination Report, PCT Application No. PCT/IB99/02030, Jan. 8, 2001, 5 pages.
107 PCT International Preliminary Examination Report, PCT Application No. PCT/US00/13030, Aug. 10, 2001, 13 pages.
108 PCT International Preliminary Examination Report, PCT Application No. PCT/US00/13221, Aug. 17, 2001, 18 pages.
109 PCT International Preliminary Examination Report, PCT Application No. PCT/US00/13233, Jul. 31, 2001, 12 pages.
110 PCT International Search Report, PCT Application No. PCT/IB99/02030, May 22, 2000, 3 pages.
111 PCT International Search Report, PCT Application No. PCT/US00/13030, Feb. 27, 2001, 6 pages.
112 PCT International Search Report, PCT Application No. PCT/US00/13198, Nov. 5, 2001, 7 pages.
113 PCT International Search Report, PCT Application No. PCT/US00/13221, Feb. 27, 2001, 7 pages.
114 PCT International Search Report, PCT Application No. PCT/US00/13233, Feb. 27, 2001, 9 pages.
115 Razdan et al., "A High-Performance Microarchitecture with Hardware-Programmable Function Units," Proceedings of MICRO-27, Nov. 1997, 13 pages.
116 Rosenberg, J.M., "Dictionary of Computers, Information Processing, and Telecommunications," Second Edition, New York: John Wiley & Sons, 1987, p. 419.
117 Tensilica, Inc. Instruction Extension Language (TIE) Reference Manual Revision 1.3, 1988-1999, 53 pages.
118 Tensilica, Inc; Xtensa Instruction Set Architecture (ISA) Reference Manual Revision 1.0. (First 25 pages).
119 U.S. Appl. No. 09/418,663 entitled "Method and Apparatus for Managing the Configuration and Functionality of a Semiconductor Design", filed Oct. 14, 1999.
120 U.S. Appl. No. 09/523,871 entitled "Method and Apparatus for Jump Control in a Pipelined Processor," filed Mar. 13, 2000.
121 U.S. Appl. No. 09/523,877 entitled "Method and Apparatus for Jump Delay Slot Control in a Pipelined Processor," filed Mar. 13, 2000.
122 United States Office Action, U.S. Appl. No. 09/801,241, Dec. 22, 2003, 11 pages.
123 United States Office Action, U.S. Appl. No. 09/801,241, Feb. 9, 2005, 21 pages.
124 United States Office Action, U.S. Appl. No. 09/801,241, Jan. 4, 2005, 3 pages.
125 United States Office Action, U.S. Appl. No. 09/801,241, Oct. 6, 2004, 15 pages.
126 United States Office Action, U.S. Appl. No. 11/331,643, Feb. 11, 2008, 15 pages.
127 United States Office Action, U.S. Appl. No. 11/331,643, Jul. 16, 2007, 10 pages.
128 United States Office Action, U.S. Appl. No. 12/143,351, Dec. 20, 2010, 9 pages.
129 United States Office Action, U.S. Appl. No. 12/143,351, Jun. 27, 2013, 12 pages.
130 United States Office Action, U.S. Appl. No. 12/143,351, Sep. 9, 2011, 11 pages.
131 VAX MACRO and Instruction Set Reference Manual, Digital Equipment Corporation, 1996, [Online] Retrieved from the Internet<URL:http://tigger.stcloudstate.edu/.about.tigger/openvms/72fi-nal/4515/4515pro.html#first.sub.--page.>.
132 Viterbi algorithm-retrieved from : http://en.wikipedia.org/wiki/Viterbi.sub.--algorithm on Jul. 9, 2007-6 pages.
133 Viterbi algorithm—retrieved from : http://en.wikipedia.org/wiki/Viterbi.sub.--algorithm on Jul. 9, 2007—6 pages.
134 Wang et al., "Hardware/Software Instruction Set Configurability for System-on-Chip Processors," Proceedings of Design Automation Conference, 2001, pp. 184-188.
135 Warren, H.S., "Instruction Scheduling for the IBM RISC System/6000 Processor," IBM Journal of Research and Development, vol. 34, No. 1, 1990, pp. 85-92, XP000128183.
136 Wirthlin et al., "The Nano Processor: a Low Resource Reconfigurable Processor," IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, Apr. 11, 1994, pp. 23-30.
137 Wollan, V., "A Design Methodology Achieving Fast Development Cycles for Complex VLSI Architectures," Proc. on the European Conf. on Design Automation, Feb. 22-Mar. 25, 1993, pp. 532-535.
138 www.dictionary.com; search terms: processor, computer, instruction.
139 Yang, Jin-Hyuk, et al. "MetaCore: A Configurable & Instruction-Level Extensible DSP Core." Proceedings of the ASP-DAC '98 Asian and South Pacific Design Automation Conference 1998, Feb. 1998, pp. 325-326, XP-OO2137268.
140 Zavojnovic, V. et al., DSP Processor/Complier Co-Design A Quantitative Approach, Integrated Systems for Signal Processing, Aachen University Technology, p. 761-765, 1998.
US-Klassifikation 710/240, 710/316, 710/305, 710/317
Internationale Klassifikation G06F13/38, G06F12/00, G06F9/38, G06F13/16, G06F13/40, G06F13/14
Unternehmensklassifikation G06F15/7839, G06F13/1605, G06F13/16, G06F13/4022, G06F13/1647, G06F9/3885