Source: http://www.google.com/patents/US6030858?dq=5,664,133
Timestamp: 2015-07-29 04:02:07
Document Index: 741430934

Matched Legal Cases: ['art 270', 'art 270', 'art 270', 'art 270', 'art 270', 'art 270', 'art 270', 'art 270']

Patent US6030858 - Stacked bottom lead package in semiconductor devices and fabricating method ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsThe present invention relates to a stacked bottom lead package in semiconductor devices and a method thereof. More specifically, comprising leads that are bent along with the circumference of the body which has been premolded, wherein a chip is include inside the premolded body. The package and the method...http://www.google.com/patents/US6030858?utm_source=gb-gplus-sharePatent US6030858 - Stacked bottom lead package in semiconductor devices and fabricating method thereofAdvanced Patent SearchPublication numberUS6030858 APublication typeGrantApplication numberUS 08/974,684Publication dateFeb 29, 2000Filing dateNov 19, 1997Priority dateNov 22, 1996Fee statusPaidAlso published asUS6242798Publication number08974684, 974684, US 6030858 A, US 6030858A, US-A-6030858, US6030858 A, US6030858AInventorsGi-Bon Cha, Byeong-Duck LeeOriginal AssigneeLg Semicon Co., Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (4), Referenced by (16), Classifications (23), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetStacked bottom lead package in semiconductor devices and fabricating method thereof
US 6030858 AAbstract
The present invention relates to a stacked bottom lead package in semiconductor devices and a method thereof. More specifically, comprising leads that are bent along with the circumference of the body which has been premolded, wherein a chip is include inside the premolded body. The package and the method thereof according to the present invention enable a dual process, decreasing solder fatigue of the lead by carrying heat via the extended leads and emitting the heat out of the chip, and decreasing the area required for stacking semiconductor packages.
1. A method of fabricating a semiconductor package, comprising the steps of:connecting first ends of a plurality of leads to a plurality of pads of a chip; enveloping at least said first ends and said chip to form a body having a first face opposite to a second face; and shaping said leads so that second ends of said leads contact said second face. 2. The method of fabricating a semiconductor package according to claim 1, wherein the second end of each lead is shaped to contact said second face of said body by bending each lead.
The present invention is intended to overcome the above problems in stacked bottom lead package in semiconductor devices.
Stacked bottom lead packages according to embodiments of the present invention will be described with reference to the attached drawings.
In FIG. 6A, the first embodiment according to the present invention comprises a conventional BLP 170 being placed on a BLP 280 according to the present invention, a body 210 having been premolded, extended leads 230, and a printed circuit board 300 wherein the BLP 280 is mounted on the printed circuit board 300 in the reversed state and the BLP 170 and the BLP 280 are stacked on each lead's being contacted reciprocally.
In FIG. 6B of the second embodiment of the present invention, a conventional BLP 170 having leads only on its front face locates on a BLP 280 according to the present invention wherein the BLP 280 having a premolded body 210 locates at the lower part as a unit package and is mounted on the printed circuit board 300 in the front state, in which the BLP's are stacked with their leads being contacted face to face.
In FIG. 6C of the third embodiment 3, a BLP 280 having a premolded body 210 according to the present invention as a unit package is stacked over the other BLP 280 in the front state, and also the outer leads connected to one another are able to be stacked over in the reversed state as well, wherein the leads 230 extended from the front face via the lateral face to the back face of each BLP are contacted closely.
In FIG. 6D of the fourth embodiment according to the present invention, a BLP 280 including a premolded body 210 and having the tips of the leads 230 hooked inward like J is mounted on the printed circuit board 300 in the front state as an unit package, and a conventional BLP 170 is placed on the BLP 280 according to the present invention, wherein the front faces of the leads on the BLP 280 are contacted with the leads 130 of the conventional BLP 170 face to face.
In FIG. 6E of the fifth embodiment according to the present invention, a BLP 280 including a premolded body 210 and having the tips of the leads 230 bent like a gulling type is mounted on the printed circuit board 300 as a unit package, and a conventional BLP 170 is placed on the BLP 280 having their leads contacted each other.
In FIG. 6F of the sixth embodiment according to the present invention, a BLP 280 including a premolded body 210 and having the tips of the outer leads 230 transformed into I type is fixed to a printed circuit board 300 and a conventional BLP 170 is stacked on the BLP 280, wherein the leads of each BLP are contacted reciprocally.
As is explained in embodiment 6, in FIG. 6G the BLP 280 in FIG. 4A is stacked on the different BLP 280 of FIG. 6F in the front state wherein the different BLP is mounted on the printed circuit 300, while in FIG. 6H the BLP 280 including a premolded body 210 and having the tips of the outer leads 230 transformed into I type is stacked on the BLP the same as the above BLP 280 in the reverse state wherein the BLP 280 is mounted on the printed circuit board 300 in the front state.
In FIG. 7A of the eighth embodiment, the conventional BLP 170 is placed on the BLP 290 according to the present invention which mounted on the printed circuit 300, wherein the back faces of the leads 230 in the BLP 290 are extended in the reversed state around the molded part 270 to the leads 130 of the conventional BLP 170 for connecting those leads 130, 230 each other, also to the printed circuit board 300 on which the BLP 290 is mounted, and the BLP 290 packaged in the manner of a conventional method is formed by means of extending the leads 290 from the front via the lateral to the back face of the molded part 270.
In FIG. 7B of the ninth embodiment, the BLP 290 is mounted on the printed circuit 300 in the front state and the conventional BLP 170 is stacked in the reversed state on the BLP 290, in which each lead is contacted face to face.
In FIG. 7C of the tenth embodiment, one BLP 290 is stacked on the other BLP 290 in the front state and the BLP's 290 can be stacked on themselves in the reversed state on their leads' being connected as well, wherein the leads 230 of each BLP 290 extended from the front via the lateral to the back face of the molded part 270 have reciprocal tight contacts face to face.
In FIG. 7D of the 11th embodiment, the BLP 290 including the leads 230 extended along with the molded part 270 and having the tips of the leads 230 hooked like J is mounted on the printed circuit board 300 in the front state, in which the conventional BLP is stacked on the BLP 290 according to the present invention and the front faces of the leads 230 in the BLP 290 are contacted with the leads 130 of the conventional BLP 170 face to face. Mounted on the printed circuit, the BLP 290 having J typed tips of the leads provides an improved soldering effect.
In FIG. 7E of the 12th embodiment, the BLP 290 including the leads 230 extended from the front face of the molded part 270 via the lateral faces of the molded part 270 and having the tips of the leads 230 bent inward like a gulling type is mounted on the printed circuit 300 and the conventional BLP 170 is stacked on the BLP 290, wherein the leads of the BLP's are contacted reciprocally and the above tips are extended somewhat longer than the vertical length of the lateral face enough to have the gulling type.
In FIG. 7F of the 13th embodiment, the conventional BLP 170 is stacked on the BLP 290 including the leads 230 extended from the front face of the molded part 270 via the lateral faces of the molded part 270 and having the tips of the leads 230 formed like I and fixed to the printed circuit 300, reciprocally connecting to the BLP 290 according to the present invention.
In FIG. 7G and FIG. 7H of the 14th embodiments, FIG. 7G shows that the BLP 290 shown in FIG. 4B is stacked in the front state on the BLP 290 having I typed tips of the leads 230 and being explained in FIG. 7F, while FIG. 7H shows that the BLP 290 having the I typed tips of the leads 230 shown in FIG. 7F is mounted on the printed circuit board 300 and the identical BLP 290 is stacked on the above BLP 290 in the reversed state. And the leads 230 in the above two cases are connected reciprocally.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4553420 *Sep 30, 1983Nov 19, 1985Asm Fico Tooling, B.V.Method and apparatus for touch-free lead bendingUS5363279 *Nov 3, 1992Nov 8, 1994Goldstar Electron Co., Ltd.Semiconductor package for a semiconductor chip having centrally located bottom bond padsUS5446620 *Oct 8, 1993Aug 29, 1995Staktek CorporationUltra high density integrated circuit packagesUS5801439 *Feb 21, 1997Sep 1, 1998Fujitsu LimitedSemiconductor device and semiconductor device unit for a stack arrangement* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS6190944 *May 19, 1999Feb 20, 2001Hyundai Electronics Industries Co., Ltd.Stacked package for semiconductor device and fabrication method thereof, and apparatus for making the stacked packageUS6479322 *Jan 2, 2002Nov 12, 2002Hitachi, Ltd.Semiconductor device with two stacked chips in one resin body and method of producingUS6525411 *Sep 13, 2000Feb 25, 2003Hyundai Electronics Industries Co., Ltd.Semiconductor package and method of fabricating the sameUS6551858 *Apr 29, 2002Apr 22, 2003Hitachi, Ltd.Method of producing a semiconductor device having two semiconductor chips sealed by a resinUS6682957 *May 30, 2002Jan 27, 2004Hyundai Electromics Industries Co., Ltd.Semiconductor substrate and land grid array semiconductor package using same and fabrication methods thereofUS7692931Aug 23, 2006Apr 6, 2010Micron Technology, Inc.Microelectronic packages with leadframes, including leadframes configured for stacked die packages, and associated systems and methodsUS7843050Sep 28, 2007Nov 30, 2010Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methodsUS7893702Jan 6, 2009Feb 22, 2011Samsung Electronics Co., Ltd.Apparatus for testing semiconductor device package and multilevel pusher thereofUS7947529Oct 24, 2007May 24, 2011Micron Technology, Inc.Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methodsUS8198720Nov 29, 2010Jun 12, 2012Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methodsUS8338233 *Nov 18, 2011Dec 25, 2012Stats Chippac Ltd.Method of manufacture of integrated circuit packaging system with stacked integrated circuitUS8525320May 18, 2011Sep 3, 2013Micron Technology, Inc.Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methodsUS8536702Jun 8, 2012Sep 17, 2013Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methodsUS8869387Mar 17, 2010Oct 28, 2014Micron Technology, Inc.Methods for making microelectronic die systemsUS8906744Sep 17, 2013Dec 9, 2014Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methodsUS20120064668 *Nov 18, 2011Mar 15, 2012Zigmund Ramirez CamachoMethod of manufacture of integrated circuit packaging system with stacked integrated circuit* Cited by examinerClassifications U.S. Classification438/123, 438/106, 257/E23.039, 438/121, 257/E25.023International ClassificationH01L25/10, H01L23/495, H01L23/48Cooperative ClassificationH01L2924/07802, H01L24/48, H01L2224/73215, H01L23/4951, H01L2924/01078, H01L2224/48247, H01L2224/48091, H01L2224/4826, H01L25/105, H01L2224/32014, H01L2224/32245, H01L2225/1029, H01L2225/1041European ClassificationH01L23/495A4, H01L25/10JLegal EventsDateCodeEventDescriptionNov 19, 1997ASAssignmentOwner name: LG SEMICON CO., LTD., KOREA, REPUBLIC OFFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHA, GI-BON;LEE, BYEONG-DUCK;REEL/FRAME:008832/0298Effective date: 19971110Aug 5, 2003FPAYFee paymentYear of fee payment: 4Aug 6, 2007FPAYFee paymentYear of fee payment: 8Jul 19, 2011FPAYFee paymentYear of fee payment: 12RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services