Source: http://www.google.com/patents/US7786817?dq=6,123,819
Timestamp: 2016-10-21 22:38:15
Document Index: 148315997

Matched Legal Cases: ['Application No. 60', 'Application No. 04020779', 'Application No. 04020779', 'Application No. 03', 'Application No. 03', 'Application No. 03', 'Application No. 200610126947', 'Application No. 200610126949', 'Application No. 200605916', 'Application No. 200605918', 'Application No. 03', 'Application No. 03', 'Application No. 04', 'Application No. 04', 'Application No. 200610126947']

Patent US7786817 - Crystal oscillator emulator - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsAn integrated circuit comprises a microelectromechanical (MEMS) resonator circuit that generates a reference frequency. A temperature sensor senses a temperature of the integrated circuit. Memory stores calibration parameters and selects at least one of the calibration parameters as a function of the...http://www.google.com/patents/US7786817?utm_source=gb-gplus-sharePatent US7786817 - Crystal oscillator emulatorAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS7786817 B2Publication typeGrantApplication numberUS 11/732,418Publication dateAug 31, 2010Priority dateOct 15, 2002Fee statusPaidAlso published asUS7760036, US7768360, US7768361, US20070176690, US20070182500, US20070188253, US20080042767Publication number11732418, 732418, US 7786817 B2, US 7786817B2, US-B2-7786817, US7786817 B2, US7786817B2InventorsSehat SutardjaOriginal AssigneeMarvell World Trade Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (111), Non-Patent Citations (27), Referenced by (8), Classifications (51), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetCrystal oscillator emulator
US 7786817 B2Abstract
An integrated circuit comprises a microelectromechanical (MEMS) resonator circuit that generates a reference frequency. A temperature sensor senses a temperature of the integrated circuit. Memory stores calibration parameters and selects at least one of the calibration parameters as a function of the sensed temperature. A phase locked loop module receives the reference signal, comprises a feedback loop having a feedback loop parameter and selectively adjusts the feedback loop parameter based on the at least one of the calibration parameters.
a microelectromechanical (MEMS) resonator circuit that generates a reference frequency;
a temperature sensor that senses a temperature of said integrated circuit;
memory that stores calibration parameters and that selects at least one of said calibration parameters as a function of said sensed temperature; and
a phase locked loop module that receives said reference frequency, that comprises a feedback loop having a feedback loop parameter and that selectively adjusts said feedback loop parameter based on said at least one of said calibration parameters,
wherein said phase locked loop module comprises a fractional phase locked loop module and said feedback loop parameter includes a ratio of a scaling factor;
wherein said fractional phase locked loop module comprises:
a phase frequency detector module that communicates with said MEMS resonator circuit and that receives said reference frequency; and
a charge pump module that communicates with said phase frequency detector module; and
wherein said integrated circuit further comprises:
a voltage controlled oscillator that communicates with said charge pump module and that generates an output frequency; and
a scaling module that communicates with said voltage controlled oscillator and said phase frequency detector module, that selectively divides said output frequency by first and second scaling factors and that selectively adjusts a ratio of said first and second scaling factors based on said at least one of said calibration parameters.
2. The integrated circuit of claim 1, wherein said first and second scaling factors are divisors equal to N and N+1, respectively, and wherein N is an integer greater than zero.
a phase locked loop module that receives said reference frequency, that comprises a feedback loop having a feedback loop parameter and that selectively adjusts said feedback loop parameter based on said at least one of said calibration parameters, wherein said phase locked loop module comprises a Delta Sigma fractional phase locked loop module and said feedback loop parameter includes modulation of a scaling divisor.
4. The integrated circuit of claim 3 wherein said Delta Sigma fractional phase locked loop module comprises:
a charge pump module that communicates with said phase frequency detector module.
a voltage controlled oscillator that communicates with said charge pump module and that generates an output frequency;
a scaling module that communicates with said voltage controlled oscillator and said phase frequency detector module and that selectively divides said output frequency by first and second scaling factors; and
a Sigma Delta modulator that adjusts modulation of said scaling module between said first and second scaling factors based on said at least one of said calibration parameters.
6. The integrated circuit of claim 5 wherein said first and second scaling factors are divisors equal to N and N+1, respectively, and where N is an integer greater than zero.
wherein said MEMS resonator circuit comprises:
a semiconductor oscillator that generates a resonator drive signal having a drive frequency; and
a MEMS resonator that receives said resonator drive signal.
microelectromechanical (MEMS) resonator means for generating a reference frequency;
temperature sensing means for sensing a temperature of said integrated circuit;
storing means for storing calibration parameters and for selecting at least one of said calibration parameters as a function of said sensed temperature; and
phase locked loop means for receiving said reference frequency, for providing a feedback loop having a feedback loop parameter and for selectively adjusting said feedback loop parameter based on said at least one of said calibration parameters,
wherein said phase locked loop means comprises a fractional phase locked loop and said feedback loop parameter includes a ratio of a scaling factor;
wherein said fractional phase locked loop comprises:
phase frequency detector means that communicates with said MEMS resonator means for receiving said reference frequency; and
charge pump means for communicating with said phase frequency detector means; and
voltage controlled oscillating means that communicates with said charge pump means for generating an output frequency; and
scaling means that communicates with said voltage controlled oscillating means and said phase frequency detector means, for selectively dividing said output frequency by first and second scaling factors and for selectively adjusting a ratio of said first and second scaling factors based on said at least one of said calibration parameters.
9. The integrated circuit of claim 8, wherein said first and second scaling factors are divisors equal to N and N+1, respectively, and wherein N is an integer greater than zero.
wherein said phase locked loop means comprises a Delta Sigma fractional phase locked loop and said feedback loop parameter includes modulation of a scaling divisor.
11. The integrated circuit of claim 10 wherein said Delta Sigma fractional phase locked loop comprises:
phase frequency detector means that communicates with said MEMS resonator means for receiving said reference frequency;
voltage controlled oscillating means that communicates with said charge pump means for generating an output frequency.
scaling means that communicates with said voltage controlled oscillating means and said phase frequency detector means for selectively dividing said output frequency by first and second scaling factors; and
Sigma Delta modulating means for adjusting modulation of said scaling means between said first and second scaling factors based on said at least one of said calibration parameters.
13. The integrated circuit of claim 12 wherein said first and second scaling factors are divisors equal to N and N+1, respectively, and where N is an integer greater than zero.
wherein said MEMS resonator means comprises:
semiconductor oscillating means for generating a resonator drive signal having a drive frequency; and
MEMS resonating means for receiving said resonator drive signal.
providing a microelectromechanical (MEMS) resonator that generates a reference frequency;
storing calibration parameters;
selecting at least one of said calibration parameters as a function of said sensed temperature;
providing a phase locked loop that receives said reference frequency and that comprises a feedback loop having a feedback loop parameter;
selectively adjusting said feedback loon parameter based on said at least one of said calibration parameters, wherein said phase locked loop comprises a fractional phase locked loop and said feedback loop parameter includes a ratio of a scaling factor;
providing a phase frequency detector that communicates with said MEMS resonator and that receives said reference frequency;
providing a charge pump that communicates with said phase frequency detector;
generating an output frequency;
selectively dividing said output frequency by first and second scaling factors; and
selectively adjusting a ratio of said first and second scaling factors based on said at least one of said calibration parameters.
16. The method of claim 15, wherein said first and second scaling factors are divisors equal to N and N+1, respectively, and wherein N is an integer greater than zero.
selectively adjusting said feedback loop parameter based on said at least one of said calibration parameters, wherein said phase locked loop comprises a Delta Sigma fractional phase locked loop and said feedback loop parameter includes modulation of a scaling divisor.
providing a phase frequency detector that communicates with said MEMS resonator and that receives said reference frequency; and
providing a charge pump module that communicates with said phase frequency detector.
adjusting modulation between said first and second scaling factors based on said at least one of said calibration parameters.
20. The method of claim 19 wherein said first and second scaling factors are divisors equal to N and N+1, respectively, and where N is an integer greater than zero.
This application is a continuation of U.S. application Ser. No. 11/649,433, filed Jan. 4, 2007 and claims the benefit of U.S. Provisional Application No. 60/869,807, filed on Dec. 13, 2006, 60/868,807, filed on Dec. 6, 2006, and 60/829,710, filed on Oct. 17, 2006, and is a continuation in part of U.S. application Ser. No. 11/328,979, filed on Jan. 10, 2006, which claims the benefit of U.S. Provisional Application Nos. 60/714,454, filed on Sep. 6, 2005, 60/730,568, filed on Oct. 27, 2005, and 60/756,828, filed Jan. 6, 2006, and is a continuation-in-part of U.S. patent application Ser. No. 10/892,709, filed on Jul. 16, 2004 (now U.S. Pat. No. 7,148,763 issued Dec. 12, 2006), which is a continuation in part of U.S. patent application Ser. No. 10/272,247, filed on Oct. 15, 2002 (now U.S. Pat. No. 7,042,301 issued May 9, 2006), the contents of which are hereby incorporated by reference in their entirety.
This invention relates to integrated circuits, and more particularly to integrated circuits with crystal oscillator emulators.
A crystal oscillator emulator integrated circuit, comprises a first temperature sensor that senses a first temperature of the integrated circuit; memory that stores calibration parameters and that selects at least one of the calibration parameters based on the first temperature; a semiconductor oscillator that generates an output signal having a frequency that is based on the calibration parameters; and an adaptive calibration circuit that adaptively adjusts a calibration approach for generating the calibration parameters based on a number of temperature test points input thereto.
In other features, a select input selects the frequency of the output signal frequency as a function of an external passive component. The first temperature is a die temperature adjacent to the semiconductor oscillator. A heater adjusts the first temperature. A disabling circuit disables the heater after the calibration parameters are stored. The heater operates in response to the first temperature sensor.
In other features, when test data consists of a single temperature test point, the adaptive calibration circuit employs at least one of a slope of a predetermined temperature characteristic line and a curvature of predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data consists of two temperature test points, the adaptive calibration circuit employs at least one of a slope of a predetermined temperature characteristic line and a curvature of predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data consists of two temperature test points, the adaptive calibration circuit adjusts at least one of a slope of a predetermined temperature characteristic line and a curvature of a predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data comprises three temperature test points, the adaptive calibration circuit adjusts at least one of a slope of a predetermined temperature characteristic line and a curvature of a predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. The memory includes one time programmable memory.
A crystal oscillator emulator integrated circuit, comprising: first temperature sensing means for sensing a first temperature of the integrated circuit; storing means for storing calibration parameters and for selecting at least one of the calibration parameters based on the first temperature; semiconductor oscillating means for generating an output signal having a frequency that is based on the calibration parameters; and adaptive calibration means for adaptively adjusting a calibration approach for generating the calibration parameters based on a number of temperature test points input thereto.
In other features, the method includes a select input that selects the frequency of the output signal frequency as a function of an external passive component. The first temperature is a die temperature adjacent to the semiconductor oscillating means. The method includes heating means for adjusting the first temperature; and disabling means for disabling the heating means after the calibration parameters are stored.
In other features, the heating means operates in response to the first temperature sensing means. When test data consists of a single temperature test point, the adaptive calibration means employs at least one of a slope of a predetermined temperature characteristic line and a curvature of predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data consists of two temperature test points, the adaptive calibration means employs at least one of a slope of a predetermined temperature characteristic line and a curvature of predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data consists of two temperature test points, the adaptive calibration means adjusts at least one of a slope of a predetermined temperature characteristic line and a curvature of a predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data comprises three temperature test points, the adaptive calibration means adjusts at least one of a slope of a predetermined temperature characteristic line and a curvature of a predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. The storing means includes one time programmable memory.
A method comprising: sensing a first temperature of an integrated circuit; storing calibration parameters; selecting at least one of the calibration parameters based on the first temperature; providing a semiconductor oscillator that generates an output signal having a frequency that is based on the calibration parameters; and adaptively adjusting a calibration approach for generating the calibration parameters based on a number of temperature test points input thereto.
In other features, the method includes selecting the frequency of the output signal frequency as a function of an external passive component. The first temperature is a die temperature adjacent to the semiconductor oscillator. The method includes selectively adjusting the first temperature using a heater; and disabling the heater after the calibration parameters are stored. The heater operates in response to a first temperature sensor.
In other features, when test data consists of a single temperature test point, the method further comprises employing at least one of a slope of a predetermined temperature characteristic line and a curvature of predetermined temperature characteristic curve; and adjusting a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data consists of two temperature test points, the method further comprises employing at least one of a slope of a predetermined temperature characteristic line and a curvature of predetermined temperature characteristic curve; and adjusting a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data consists of two temperature test points, the method further comprises adjusting at least one of a slope of a predetermined temperature characteristic line and a curvature of a predetermined temperature characteristic curve; and adjusting a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data comprises three temperature test points, the method further comprises adjusting at least one of a slope of a predetermined temperature characteristic line and a curvature of a predetermined temperature characteristic curve; and adjusting a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. The memory includes one time programmable memory.
An integrated circuit comprises a crystal oscillator emulator that comprises: a first temperature sensor that senses a first temperature of the integrated circuit; memory that stores calibration parameters that are addressed based on the first temperature; and a semiconductor oscillator that generates an output signal having a frequency that is based on the calibration parameters, wherein the integrated circuit does not include other circuits unrelated to operation of the crystal oscillator emulator.
In other features, the crystal oscillator emulator further comprises a select input that selects the frequency of the output signal as a function of an external passive component. The crystal oscillator emulator further comprises a heater that selectively adjusts the first temperature. The heater operates in response to the first temperature sensor. The heater is selected from a group consisting of transistor heaters and resistive heaters. A calibration circuit communicates with the memory and generates the calibration parameters.
An integrated circuit comprises a microelectromechanical (MEMS) or film bulk acoustic resonator (FBAR) resonator circuit that generates a reference frequency; a temperature sensor that senses a temperature of the integrated circuit; memory that stores calibration parameters and that selects at least one of the calibration parameters as a function of the sensed temperature; and a phase locked loop module that receives the reference signal, that comprises a feedback loop having a feedback loop parameter and that selectively adjusts the feedback loop parameter based on the at least one of the calibration parameters.
In other features, the phase locked loop module comprises a fractional phase locked loop module and the feedback loop parameter includes a ratio of a scaling factor. The fractional phase locked loop module comprises: a phase frequency detector module that communicates with the MEMS or FBAR resonator circuit and that receives the reference frequency; a charge pump module that communicates with the phase frequency detector module; a voltage controlled oscillator that communicates with the charge pump module and that generates an output frequency; and a scaling module that communicates with the voltage controlled oscillator and the phase frequency detector module, that selectively divides the output frequency by first and second scaling factors and that selectively adjusts a ratio of the first and second scaling factors based on the at least one of the calibration parameters.
In other features, the first and second scaling factors are divisors equal to N and N+1, respectively, and wherein N is an integer greater than zero. The phase locked loop module comprises a Delta Sigma fractional phase locked loop module and the feedback loop parameter includes modulation of a scaling divisor. The Delta Sigma fractional phase locked loop module comprises: a phase frequency detector module that communicates with the MEMS or FBAR resonator circuit and that receives the reference frequency; a charge pump module that communicates with the phase frequency detector module; a voltage controlled oscillator that communicates with the charge pump module and that generates an output frequency; a scaling module that communicates with the voltage controlled oscillator and the phase frequency detector module and that selectively divides the output frequency by first and second scaling factors; and a Sigma Delta modulator that adjusts modulation of the scaling module between the first and second scaling factors based on the at least one of the calibration parameters.
In other features, the first and second scaling factors are divisors equal to N and N+1, respectively, and where N is an integer greater than zero. The MEMS or FBAR resonator circuit comprises: a semiconductor oscillator that generates resonator drive signal having a drive frequency; and a MEMS or FBAR resonator that receives the resonator drive signal.
An integrated circuit comprises microelectromechanical (MEMS) or film bulk acoustic resonator (FBAR) resonator means for generating a reference frequency; temperature sensing means for sensing a temperature of the integrated circuit; storing means for storing calibration parameters and for selecting at least one of the calibration parameters as a function of the sensed temperature; and phase locked loop means for receiving the reference signal, for providing a feedback loop having a feedback loop parameter and for selectively adjusting the feedback loop parameter based on the at least one of the calibration parameters.
In other features, the phase locked loop means comprises a fractional phase locked loop and the feedback loop parameter includes a ratio of a scaling factor. The fractional phase locked loop comprises: phase frequency detector means that communicates with the MEMS or FBAR resonator means for receiving the reference frequency; charge pump means for communicating with the phase frequency detector means; voltage controlled oscillating means that communicates with the charge pump means for generating an output frequency; and scaling means that communicates with the voltage controlled oscillating means and the phase frequency detector means, for selectively dividing the output frequency by first and second scaling factors and for selectively adjusting a ratio of the first and second scaling factors based on the at least one of the calibration parameters.
In other features, the first and second scaling factors are divisors equal to N and N+1, respectively, and wherein N is an integer greater than zero. The phase locked loop means comprises a Delta Sigma fractional phase locked loop and the feedback loop parameter includes modulation of a scaling divisor. The Delta Sigma fractional phase locked loop comprises: phase frequency detector means that communicates with the MEMS or FBAR resonator means for receiving the reference frequency; charge pump means for communicating with the phase frequency detector means; voltage controlled oscillating means that communicates with the charge pump means for generating an output frequency; scaling means that communicates with the voltage controlled oscillating means and the phase frequency detector means for selectively dividing the output frequency by first and second scaling factors; and Sigma Delta modulating means for adjusting modulation of the scaling means between the first and second scaling factors based on the at least one of the calibration parameters.
In other features, the first and second scaling factors are divisors equal to N and N+1, respectively, and where N is an integer greater than zero. The MEMS or FBAR resonator means comprises semiconductor oscillating means for generating resonator drive signal having a drive frequency; and MEMS or FBAR resonating means for receiving the resonator drive signal.
A method comprises providing a microelectromechanical (MEMS) or film bulk acoustic resonator (FBAR) resonator that generates a reference frequency; sensing a temperature of the integrated circuit; storing calibration parameters; selecting at least one of the calibration parameters as a function of the sensed temperature; providing a phase locked loop that receives the reference signal and that comprises a feedback loop having a feedback loop parameter; and selectively adjusting the feedback loop parameter based on the at least one of the calibration parameters.
In other features, the phase locked loop comprises a fractional phase locked loop and the feedback loop parameter includes a ratio of a scaling factor. The method includes providing a phase frequency detector that communicates with the MEMS or FBAR resonator and that receives the reference frequency; and providing a charge pump that communicates with the phase frequency detector.
In other features, the method includes generating an output frequency; and selectively dividing the output frequency by first and second scaling factors; and selectively adjusting a ratio of the first and second scaling factors based on the at least one of the calibration parameters.
In other features, the first and second scaling factors are divisors equal to N and N+1, respectively, and wherein N is an integer greater than zero. The phase locked loop comprises a Delta Sigma fractional phase locked loop and the feedback loop parameter includes modulation of a scaling divisor.
In other features, the method includes providing a phase frequency detector that communicates with the MEMS or FBAR resonator and that receives the reference frequency; and providing a charge pump module that communicates with the phase frequency detector. The method includes generating an output frequency; selectively dividing the output frequency by first and second scaling factors; and adjusting modulation between the first and second scaling factors based on the at least one of the calibration parameters. The first and second scaling factors are divisors equal to N and N+1, respectively, and where N is an integer greater than zero.
An integrated circuit comprises a microelectromechanical (MEMS) or film bulk acoustic resonator (FBAR) resonator circuit that generates a reference frequency and that includes: a semiconductor oscillator that generates resonator drive signal having a drive frequency; and a MEMS or FBAR resonator that receives the resonator drive signal. A temperature sensor senses a temperature of the integrated circuit. Memory stores calibration parameters and that selects at least one of the calibration parameters as a function of the sensed temperature, wherein the drive frequency is based on the calibration parameters.
In other features, a heater that adjusts the temperature to a predetermined temperature; and a disabling circuit that disables the heater after the calibration parameters are stored in the memory. An adaptive calibration module adaptively adjusts a calibration approach for generating the calibration parameters based on a number of temperature test points input thereto. A select input selects the drive frequency as a function of an external passive component. The heater is selected from a group consisting of transistor heaters and resistive heaters.
In other features, when test data consists of a single temperature test point, the adaptive calibration module employs at least one of a slope of a predetermined temperature characteristic line and a curvature of predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data consists of two temperature test points, the adaptive calibration module employs at least one of a slope of a predetermined temperature characteristic line and a curvature of predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data consists of two temperature test points, the adaptive calibration module adjusts at least one of a slope of a predetermined temperature characteristic line and a curvature of a predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When the test data comprises three temperature test points, the calibration module adjusts at least one of a slope of a predetermined temperature characteristic line and a curvature of a predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. The memory includes one time programmable memory.
An integrated circuit comprises microelectromechanical (MEMS) or film bulk acoustic resonator (FBAR) means for generating a reference frequency and that includes: semiconductor oscillating means for generating a resonator drive signal having a drive frequency; and MEMS or FBAR resonator means for receiving the resonator drive signal and for resonating. Temperature sensing means senses a temperature of the integrated circuit. Storing means stores calibration parameters and selects at least one of the calibration parameters as a function of the sensed temperature, wherein the drive frequency is based on the calibration parameters.
In other features, heating means adjusts the temperature to a predetermined temperature and disabling means disables the heating means after the calibration parameters are stored in the storing means. Adaptive calibration means adaptively adjusts a calibration approach for generating the calibration parameters based on a number of temperature test points input thereto. Select input means for selecting the drive frequency as a function of an external passive component. The heating means is selected from a group consisting of transistor heaters and resistive heaters.
In other features, when test data consists of a single temperature test point, the adaptive calibration means employs at least one of a slope of a predetermined temperature characteristic line and a curvature of predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data consists of two temperature test points, the adaptive calibration means employs at least one of a slope of a predetermined temperature characteristic line and a curvature of predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data consists of two temperature test points, the adaptive calibration means adjusts at least one of a slope of a predetermined temperature characteristic line and a curvature of a predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When the test data comprises three temperature test points, the adaptive calibration means adjusts at least one of a slope of a predetermined temperature characteristic line and a curvature of a predetermined temperature characteristic curve, and adjusts a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. The storing means includes one time programmable memory.
A method comprises providing a microelectromechanical (MEMS) or film bulk acoustic resonator (FBAR) resonator circuit that generates a reference frequency and that includes: a semiconductor oscillator that generates resonator drive signal having a drive frequency; and a MEMS or FBAR resonator that receives the resonator drive signal. The method includes sensing a temperature of the integrated circuit; storing calibration parameters; and selecting at least one of the calibration parameters as a function of the sensed temperature, wherein the drive frequency is based on the calibration parameters.
The method includes adjusting the temperature to a predetermined temperature; and disabling the heater after the calibration parameters are stored in the memory. The method includes adaptively adjusting a calibration approach for generating the calibration parameters based on a number of temperature test points input thereto. The method includes selecting the drive frequency as a function of an external passive component. The heater is selected from a group consisting of transistor heaters and resistive heaters.
A crystal oscillator emulator integrated circuit comprises a first temperature sensor that senses a first temperature of the integrated circuit; memory that stores calibration parameters and that selects at least one of the calibration parameters based on the first temperature; a semiconductor oscillator that generates an output signal having a frequency that is based on the calibration parameters; a heater that adjusts the first temperature to a predetermined temperature; and a disabling circuit that disables the heater after the calibration parameters are stored in the memory.
In other features, an adaptive calibration circuit adaptively adjusts a calibration approach for generating the calibration parameters based on a number of temperature test points input thereto. A select input selects the frequency of the output signal frequency as a function of an external passive component. The heater operates in response to the first temperature sensor. The heater is selected from a group consisting of transistor heaters and resistive heaters. The memory includes one time programmable memory.
A crystal oscillator emulator integrated circuit, comprises first temperature sensing means for sensing a first temperature of the integrated means; storing means for storing calibration parameters and for selecting at least one of the calibration parameters based on the first temperature; semiconductor oscillating means for generating an output signal having a frequency that is based on the calibration parameters; heating means for adjusting the first temperature to a predetermined temperature; and disabling means for disabling the heating means after the calibration parameters are stored in the storing means.
In other features, adaptive calibration means adaptively adjusts a calibration approach for generating the calibration parameters based on a number of temperature test points input thereto. Select input means selects the frequency of the output signal frequency as a function of an external passive component. The heating means operates in response to the first temperature sensing means. The heating means is selected from a group consisting of transistor heaters and resistive heaters. The storing means includes one time programmable storing means.
A method comprises sensing a first temperature of an integrated circuit; storing calibration parameters; selecting at least one of the calibration parameters based on the first temperature; providing a semiconductor oscillator that generates an output signal having a frequency that is based on the calibration parameters; adjusting the first temperature to a predetermined temperature using a heater; and disabling the heater after the calibration parameters are stored in the memory.
In other features, the method includes adaptively adjusting a calibration approach for generating the calibration parameters based on a number of temperature test points input thereto. The method includes selecting the frequency of the output signal frequency as a function of an external passive component. The method includes operating the heater in response to the first temperature. The heater is selected from a group consisting of transistor heaters and resistive heaters.
A method comprises providing an integrated circuit that includes a semiconductor oscillator that generates an output signal having a frequency; sensing a first temperature of the integrated circuit; adjusting the first temperature to a predetermined temperature using a heater; measuring a frequency of the output signal using an external device; calculating and storing calibration parameters based on the frequency; and disabling the heater after the calibration parameters are stored in the memory.
In other features, the method includes sensing a temperature of the integrated circuit using a temperature sensor integrated with the integrated circuit; and selecting at least one of the calibration parameters based on the temperature, wherein the frequency of the output signal of the semiconductor oscillator is based on the selected one of the calibration parameters. The method includes adaptively adjusting a calibration approach for generating the calibration parameters based on a number of temperature test points input thereto. The method includes selecting the frequency of the output signal frequency as a function of an external passive component. The heater is selected from a group consisting of transistor heaters and resistive heaters.
In other features, when test data consists of a single temperature test point, the method further comprises employing at least one of a slope of a predetermined temperature characteristic line and a curvature of predetermined temperature characteristic curve; and adjusting a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data consists of two temperature test points, the method further comprises employing at least one of a slope of a predetermined temperature characteristic line and a curvature of predetermined temperature characteristic curve; and adjusting a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data consists of two temperature test points, the method further comprises adjusting at least one of a slope of a predetermined temperature characteristic line and a curvature of a predetermined temperature characteristic curve; and adjusting a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data. When test data comprises three temperature test points, the method further comprises adjusting at least one of a slope of a predetermined temperature characteristic line and a curvature of a predetermined temperature characteristic curve; and adjusting a location of the at least one of the predetermined temperature characteristic line and the predetermined temperature characteristic curve based on the test data.
A crystal oscillator emulator integrated circuit comprises a first temperature sensor that senses a first temperature of the integrated circuit. Memory stores calibration parameters and selects at least one of the calibration parameters based on the first temperature. A semiconductor oscillator generates an output signal having a frequency, which is based on the calibration parameters, and an amplitude. An amplitude adjustment module compares the amplitude to a predetermined amplitude and generates a control signal that adjusts the amplitude based on the comparison.
In other features, the semiconductor oscillator includes a resonating circuit. The semiconductor oscillator includes a bias adjusting circuit that receives the control signal and that generates a bias signal that biases the resonating circuit to adjust the amplitude based on the control signal. The bias signal includes a voltage bias signal. The bias signal includes a current bias signal. The resonating circuit includes an inductive-capacitive (LC) circuit and cross-coupled transistors that communicate with the LC circuit.
In other features, a select input selects the frequency of the output signal frequency as a function of an external passive component. A heater adjusts the first temperature. A disabling circuit disables the heater after the calibration parameters are stored. The heater operates in response to the first temperature sensor. The semiconductor oscillator is selected from a group consisting of inductive-capacitive (LC) oscillators, resistive capacitive (RC) oscillators and ring oscillators.
A crystal oscillator emulator integrated circuit comprises first temperature sensing means for sensing a first temperature of the integrated circuit; storing means for storing calibration parameters and for selecting at least one of the calibration parameters based on the first temperature; semiconductor oscillating means for generating an output signal having a frequency, which is based on the calibration parameters, and an amplitude; and amplitude adjustment means for comparing the amplitude to a predetermined amplitude and for generating a control signal that adjusts the amplitude based on the comparison.
In other features, the semiconductor oscillator means includes resonating means for resonating. The semiconductor oscillator means includes bias adjusting means for receiving the control signal and for generating a bias signal that biases the resonating means to adjust the amplitude based on the control signal. The bias signal includes a voltage bias signal. The bias signal includes a current bias signal. The resonating means includes inductive-capacitive (LC) resonating means for resonating, and cross-coupled transistors that communicate with the LC resonating means.
In other features, selecting means selects the frequency of the output signal frequency as a function of an external passive component. Heating means adjusts the first temperature. Disabling means disables the heater after the calibration parameters are stored. The heating means operates in response to the first temperature sensing means. The semiconductor oscillator means is selected from a group consisting of inductive-capacitive (LC) oscillating means, resistive capacitive (RC) oscillating means and ring oscillating means.
A method for operating a crystal oscillator emulator integrated circuit comprises sensing a first temperature of the integrated circuit; storing calibration parameters; selecting at least one of the calibration parameters based on the first temperature; providing a semiconductor oscillator that generates an output signal having a frequency, which is based on the calibration parameters, and an amplitude; comparing the amplitude to a predetermined amplitude; and generating a control signal that adjusts the amplitude based on the comparison.
In other features, the semiconductor oscillator includes a resonating circuit. The method includes generating a bias signal that biases the resonating circuit to adjust the amplitude based on the control signal. The bias signal includes a voltage bias signal. The bias signal includes a current bias. The method includes providing an inductive-capacitive (LC) circuit; and providing cross-coupled transistors that communicate with the LC circuit. The method includes selecting the frequency of the output signal frequency as a function of an external passive component. The method includes providing a heater that adjusts the first temperature; and disabling the heater after the calibration parameters are stored. The method includes operating the heater in response to the first temperature. The method includes selecting the semiconductor oscillator from a group consisting of inductive-capacitive (LC) oscillators, resistive capacitive (RC) oscillators and ring oscillators.
The semiconductor oscillator may comprise an inductance that includes one of Gold or Copper.
FIG. 39 is a functional block diagram of a crystal oscillator emulator integrated circuit;
FIG. 40 is a flow chart illustrating steps performed during calibration of an integrated circuit including a crystal oscillator emulator;
FIG. 41 is a functional block diagram illustrating a crystal oscillator emulator having a calibration circuit that performs calibrations using one or more temperature test points;
FIG. 42 is a flow chart illustrating steps performed during calibration using a single temperature test point;
FIG. 43 is a graph illustrating frequency as a function of temperature and the location of a line or other curve using the single temperature test point;
FIG. 44 is a flow chart illustrating steps performed during calibration using two temperature test points;
FIG. 45 is a graph illustrating frequency as a function of temperature and the location and/or definition of a line or curve using the two temperature test points;
FIG. 46 is a flow chart illustrating steps performed during calibration using three or more temperature test points;
FIG. 47 is a graph illustrating frequency as a function of temperature and the location and/or definition of a curve using the three or more temperature test points;
FIG. 48A is a functional block diagram of a fractional phase locked loop including a microelectromechanical (MEMS) resonator circuit;
FIG. 48B is a functional block diagram of a Delta-Sigma phase locked loop including a MEMS resonator circuit;
FIG. 49 is a functional block diagram of an exemplary MEMS resonator circuit with temperature compensation;
FIG. 50A is a functional block diagram of a fractional phase locked loop including a film bulk acoustic resonator (FBAR) circuit;
FIG. 50B is a functional block diagram of a Delta-Sigma phase locked loop including a FBAR resonator circuit;
FIG. 50C illustrates an exemplary FBAR circuit and FBAR;
FIG. 51A is a functional block diagram of a semiconductor LC oscillator according to the prior art;
FIG. 51B illustrates amplitude drift as a function of time;
FIGS. 52, 53A and 53B are functional block diagrams of exemplary semiconductor oscillators according to the present disclosure;
FIG. 54-56 are electrical schematics of exemplary semiconductor LC oscillators according to the present disclosure; and
FIG. 57 is a functional block diagram of a semiconductor oscillator with temperature and amplitude compensation.
A measurement circuit 126 connected to the select pin 122 measures an electrical characteristic that is a function of the external impedance 124. For example, a current may be supplied to the external impedance and the voltage that is developed across the external impedance 124 then measured. Also, a voltage may be impressed across the external impedance 124 and then measure the current. Any measurement technique for measuring passive components may be used to measure the electrical characteristic including dynamic as well as static techniques. Exemplary measurement techniques include timing circuits, analog to digital converters (ADCs), and digital to analog converters (DACs). Preferably, the measurement circuit has a high dynamic range. The measurement circuit 126 may generate an output having a value corresponding to the value of the external impedance 124. The output may be either digital or analog. The same output value preferably represents a range of external impedance values to compensate for value variations such as tolerances in the external impedance value, interconnect losses, and measurement circuit tolerances due to factors including process, temperature, and power. For example, all measured external impedance values ranging from greater than 22 up to 32 ohms may correlate to a digital output value of “0100”. While measured external impedance values ranging from greater than 32 up to 54 ohms may correlate to a digital output value of “0101”. The actual external impedance values are a subset of the measured external impedance value to account for the value variations. For example, in the above cases the actual external impedance values might be from 24 to 30 ohms and from 36 to 50 ohms. In each case an inexpensive low precision resistor may be selected to have a value centered within the range, such as 27 ohms and 43 ohms. In this way, inexpensive low precision components may be used to select amongst a range of high precision outputs. The select value may be used directly as a variable value to control a device characteristic of the crystal oscillator emulator 120. The variable value may also be determined indirectly from the select value.
Referring now to FIG. 21, an integrated circuit 710 with an on-chip semiconductor oscillator 711 with temperature compensation is shown encapsulated in a packaging material 714 having a low dielectric loss according to the present invention. The packaging material 714 may be a plastic packaging material having low dielectric loss. As used herein, the term “low dielectric loss” refers to materials having a dielectric loss that is less than or equal to Teflon at a relevant operating frequency of the IC. The operating frequency of the IC may be above 1 GHz and/or 2.4 GHz. The packaging material 714 may also comprise Teflon�, Teflon� PolyChloroTriFluoroEthylene (PCTFE), Teflone� Teflon� fluorinated ethylene propylene copolymer (FEP), perfluoroalkoxy) (PFA), Tefzel� and Teflon� copolymer of ethylene and tetrafluoroethylene (ETFE), low dielectric loss plastic, high quality glass, air and/or other materials. Any other packaging materials having dielectric loss that is less than or equal to Teflon are contemplated. The packaging material also may have relatively low water absorption.
Referring now to FIG. 39, a crystal oscillator emulator integrated circuit (IC) 1550 is shown. The crystal oscillator emulator IC 1550 may be a stand alone integrated circuit in that it is not integrated with other circuit functions. In other words, the crystal oscillator emulator does not include other circuits that are unrelated to the operation of the crystal oscillator emulator. As used herein, the term “unrelated” means that the integrated circuit does not include circuits other than those circuits that power the crystal oscillator emulator, output circuits that condition an output of the crystal oscillator emulator, and/or other circuits that generally support the operation of the crystal oscillator emulator. By providing the crystal oscillator emulator as a stand alone circuit, the crystal oscillator emulator can provide a reference frequency for any other circuit without requiring integration. The crystal oscillator emulator IC 1550 generates a stable reference frequency, as described further above and below.
The crystal oscillator emulator IC 1550 includes nonvolatile memory 1552 that stores calibration data based on temperature as described herein. A semiconductor oscillator 1554 provides a temperature compensated reference frequency. A temperature sensor 1556 senses a temperature of the integrated circuit 1550 and outputs the sensed temperature to the NV memory 1552. A heater 1558 may be selectively used during calibration to heat the IC 1550 to a predetermined temperature. A disabling circuit 1560 may be provided to disable the heater 1558 after calibration. For example only, the disabling circuit 1560 may be a one-time use circuit such as a fuse or an anti-fuse.
During testing at the factory after manufacture, the heater 1558 may be used to increase a temperature of the crystal oscillator emulator IC 1550 to one or more desired temperatures such as typical ambient operating temperature(s) that will be encountered during use. After data is collected at the temperature, the heater 1558 may be used to adjust the temperature of the crystal oscillator emulator IC 1550 to one or more additional temperatures for further testing and calibration.
After testing has been completed, the disabling circuit 1560 may be used to disable the heater 1558. Disabling of the heater 1558 may be performed at the factory. End users of the crystal oscillator emulator IC 1550 are not likely to have a suitable high accuracy reference frequency and therefore will likely be unable to perform accurate testing and calibration. Furthermore, it is also unlikely that the heater 1558 will be used during operation since it tends to decrease the efficiency of the IC 1550. As can be appreciated, while the foregoing description relates to the crystal oscillator emulator IC 1550, a similar approach may be used for any other crystal oscillator emulator described herein.
Referring now to FIG. 40, steps 1600 performed during calibration of an integrated circuit including a crystal oscillator emulator are shown. The method begins in step 1602 and proceeds to step 1604. In step 1604, the integrated circuit is formed with a heater. In step 1606, the heater is used at the factory during calibration testing after manufacturing to heat the integrated circuit to one or more selected temperatures. After the testing has been completed as determined in step 1608, the heater may be disabled in step 1610. The method ends in step 1624.
Referring now to FIG. 41, a crystal oscillator emulator 1630 may include an adaptive calibration circuit 1638 that selectively calibrates the crystal oscillator emulator 1630 using C test points (where C is an integer greater than zero). The crystal oscillator emulator 1630 includes nonvolatile memory 1632, a semiconductor oscillator 1634, and a temperature sensor 1636 that operate as described above. The adaptive calibration circuit 1638 may selectively adapt the calibration approach based on the number of sample test points. The adaptive calibration circuit 1638 stores data relating to one or more temperature characteristic lines or curves that will be used during calibration. Alternatively, the calibration circuit may include an algorithm that generates slope and/or curvature data based on the temperature test points.
Referring now to FIGS. 42-43, calibration using a single temperature calibration point is shown in further detail. In FIG. 42, steps 1640 performed during calibration using the single temperature calibration point are shown. The steps begin with step 1642 and proceed to step 1644 where a typical linear and/or non-linear temperature relationship is stored in the integrated circuit. For example only, a slope of a line may be assumed and the test point may be used to determine unknown y intercept. Alternatively, the curvature may be stored and the y-intercept may be determined.
In step 1646, after manufacturing the integrated circuit is tested at one temperature (for example only, at room temperature and/or the expected ambient operating temperature). In step 1648, the calibration circuit locates a y-intercept of a predetermined line or other curve using the single test point. The method ends in step 1650.
The adaptive calibration circuit 1638 may allow the entry of one or more temperature values. The adaptive calibration circuit 1638 may selectively adapt the type of curve fitting that is performed based on the number of sample points entered. For example, when one value is entered, the y intercept of the line or curve can be determined. When two values are entered, the y intercept of the line or curve can be determined and/or slope, curvature or other characteristics of the curve can be determined. When three or more values are entered, the y intercept of the line or curve can be determined and slope, curvature or other characteristics of the curve can be determined with higher accuracy.
The adaptive calibration circuit 1638 may be particularly useful since the process of heating and stabilizing the temperature of the integrated circuit including the crystal oscillator emulator may take a relatively long time. In other words, the time required to change the temperature of the integrated circuit including the crystal oscillator emulator from one steady-state temperature to another steady-state temperature may take on the order of days.
The time required to repeatedly perform this calibration process may significantly impact the overall cost of the IC. In other words, the cost will increase as the number of sampling points increase. By allowing the adaptive calibration circuit 1638 to automatically vary the calibration process based upon the number of sample points, a manufacturer can provide varying levels of accuracy using the same ICs.
In FIG. 43, frequency is shown as a function of temperature. The calibration circuit locates a line (shown) or other curve (not shown) using a single test point that includes a test temperature 1652 and a test frequency 1654. The test temperature 1652 may be measured by the temperature sensor 1636 and/or monitored externally. The test frequency 1654 may be measured and input to the IC by an external circuit that provides a high-accuracy reference frequency. Since only one temperature test point is used in this example, the adaptive calibration circuit 1638 automatically locates a predetermined line or curve 1656 using the single temperature test point. As can be seen, for other temperature test results, the location of the line or curve will be adjusted higher 1657 or lower 1658.
Referring now to FIGS. 44-45, calibration using two temperature test points is shown in further detail. In FIG. 44, steps 1660 performed during calibration using two temperature test points are shown. Control begins with step 1662 and proceeds to step 1664 where typical temperature characteristic lines and/or curves may optionally be stored in the integrated circuit. In step 1666, the integrated circuit is tested after manufacturing at two temperature test points. The temperature may be stabilized either externally (for example using a test chuck) and/or using the heater. In step 1668, a location of the line or curve is adjusted based on the two test points. A slope of a line or other characteristic of a curve may also be adjusted.
In FIG. 45, a graph illustrates frequency as a function of temperature. The adaptive calibration circuit 1638 locates and/or defines a line or curve 1676 using the two test points (test temperatures 1672-1 and 1672-2 and test frequencies 1674-1 and 1674-2). The adaptive calibration circuit 1638 may also use information such as a third temperature point that is a known value. For example, the curve may be a second order curve that always intercepts at a known frequency/temperature.
Referring now to FIGS. 46-47, calibration using three or more points is shown. In FIG. 46, steps 1680 performed during calibration using three test points are shown. Control begins with step 1682 and proceeds to step 1684 where typical temperature lines and/or curves may optionally be stored in the integrated circuit. In step 1686, the integrated circuit is tested after manufacturing at three or more temperature test points. The temperatures may be stabilized either externally (for example using a chuck) and/or using the heater. In step 1688, a location and other characteristics of the line or curve is adjusted based on the three temperature test points. The method ends in step 1690.
As can be appreciated, as the number of test points increase, the calibration circuit can perform more accurate estimation of the location and curvature of the temperature profile. However, as the number of sample points increase, the cost of the IC tends to increase.
In FIG. 47, a graph illustrates frequency as a function of temperature. The adaptive calibration circuit 1638 locates and/or defines a line or curve 1696 using the three or more test points (test temperatures 1692-1, 1692-2, . . . 1692-T and test frequencies 1694-1, 1694-2, . . . 1694-T). In this example, the adaptive calibration circuit 1638 may either locate a known line or curve using the test points and/or define a line or a curve using the temperature test points.
Referring now to FIG. 48A, an integrated circuit 1730 includes a fractional phase locked loop 1731 with a temperature compensation input and reference frequency generated by a microelectromechanical (MEMS) resonator circuit 1732. The MEMS resonator circuit 1732 includes a MEMS resonator 1733 that is a mechanically resonating component formed in an integrated circuit.
The fractional phase locked loop 1731 includes a phase frequency detector 1736 that receives the reference frequency output of the MEMS resonator circuit 1732, which operates as described above and below. The phase frequency detector 1736 generates a differential signal based on a difference between the reference frequency generated by the MEMS resonator circuit 1732 and a VCO frequency.
The differential signal is output to a charge pump 1740. An output of the charge pump 1740 is input to an optional loop filter 1744. An output of the loop filter 1744 is input to a voltage controlled oscillator (VCO) 1746, which generates a VCO output having a frequency that is related to a voltage input thereto. An output of the VCO 1746 is fed back to a scaling circuit 1750. The scaling circuit 1750 selectively divides the VCO frequency by N or N+1. While N and N+1 divisors are employed, the divisors may have other values. An output of the scaling circuit 1750 is fed back to the phase frequency detector 1736.
A temperature sensor 1750 measures a temperature of the integrated circuit 1730 in the region near the IC oscillator 1732. The temperature sensor 1750 outputs a temperature signal that is used to address calibration information 1758 that is stored in memory 1756. The selected calibration information is used to adjust the scaling circuit 1750. The selected calibration information adjusts a ratio of the divisors N and N+1 that are used by the scaling circuit 1744.
Referring now to FIG. 48B, an integrated circuit 1830 includes a Delta-Sigma fractional phase locked loop 1831 with a temperature compensation input. The integrated circuit 1830 includes a microelectromechanical (MEMS) resonator circuit 1832 with a MEMS resonator 1833. The Delta-Sigma fractional phase locked loop 1831 includes a phase frequency detector 1836 that receives an output of the MEMS resonator circuit 1832, which generates a reference frequency. The phase frequency detector 1836 generates a differential signal based on a difference between the reference frequency and a VCO frequency.
The differential signal is output to a charge pump 1840. An output of the charge pump 1840 is input to an optional loop filter 1844. An output of the loop filter 1844 is input to a voltage controlled oscillator (VCO), which generates a VCO output having a frequency that is related to a voltage input thereto. An output of the VCO 1846 is fed back to a scaling circuit 1850. The scaling circuit 1850 selectively divides the VCO frequency by N or N+1. While N and N+1 divisors are employed, the divisors may have other values. An output of the scaling circuit 1850 is fed back to the phase frequency detector 1836.
A temperature sensor 1854 measures a temperature of the integrated circuit 1830. The temperature sensor 1854 outputs a temperature signal that is used to address calibration information 1858 that is stored in memory 1856. The selected calibration information is used to adjust the scaling circuit 1850. The selected calibration information adjusts modulation between the divisors N and N+1 that are used by the scaling circuit 1844.
The selected calibration information is used to adjust an output of a Sigma Delta modulator 1870. The selected calibration information may adjust modulation between the divisors N and N+1 that are used by the scaling circuit 1850.
Referring now to FIG. 49, an integrated circuit 1900 includes a MEMS resonator circuit 1902. The MEMS resonator circuit 1902 includes a MEMS resonator 1904. The MEMS resonator circuit 1902 may include an output circuit 1908. For example only, the output circuit may include a parallel matching resistance or other circuit. A semiconductor oscillator 1910 may be used to generate a resonator drive signal that drives the MEMS resonator 1904.
Non-volatile memory 1912 may be used to configure the semiconductor oscillator 1910 and may perform temperature compensation using calibration data as previously described above. A temperature sensor 1920 may be used to sense a temperature of the integrated circuit 1900. The calibration data stored by the NV memory 1912 may be accessed based on the temperature sensed by the temperature sensor 1920. A heater 1924 may be used to heat the integrated circuit 1900 after manufacturing. A disabling circuit 1928 may be used to disable the heater 1924 after using the heater 1924 for calibration. For example only, the NV memory 1912 may be one time programmable (OTP) memory and the disabling circuit 1928 may include a one time breakable circuit such as a fuse or an anti-fuse.
Referring now to FIG. 50A, a functional block diagram of an integrated circuit 1872 including a fractional phase locked loop 1874 with a film bulk acoustic resonator (FBAR) circuit 1876 is shown. Reference numbers from FIG. 48A are used where appropriate. The FBAR circuit 1876 includes an FBAR 1878. The FBAR 1878 may be a thin-film device that utilizes bulk acoustic waves that are transmitted inside a layer of piezoelectric material. The FBAR varies resonant frequency by changing the thickness of the piezoelectric material. The FBAR circuit 1976 may be used to generate a reference frequency. Compensation of the fractional phase-locked loop based on temperature is performed as described above in FIG. 48A.
Referring now to FIG. 50B, a functional block diagram of an integrated circuit 1880 including a Delta Sigma phase locked loop 1882 with a film bulk acoustic resonator (FBAR) circuit 1876 is shown. Reference numbers from FIG. 48A and 48B are used where appropriate. The FBAR circuit 1876 includes an FBAR 1878. The FBAR circuit 1876 may be used to generate a reference frequency. Compensation of the Delta Sigma phase-locked loop 1882 based on temperature is performed as described above in FIG. 48B.
Referring now to FIG. 50C, an exemplary FBAR circuit 1876 and FBAR 1878 are shown. The FBAR circuit 1876 may include an acoustic mirror 1892 arranged adjacent to the FBAR 1878 to provide acoustic isolation between the structure and a substrate 1898. The FBAR 1878 may include a piezoelectric material such as Aln, ZnO, PZT or any other piezoelectric material. The FBAR 1878 may further include electrodes 1888 and 1890. The acoustic mirror 1892 may include alternating high acoustic impedance layers 1894 and low acoustic impedance layers 1896 between the electrode 1890 and the substrate 1898. The resonance frequency of the FBAR 1878 may be determined by the thickness of the piezoelectric material. The substrate 1898 may include silicon, gallium arsenide, glass or suitable insulator material. While an exemplary FBAR structure is shown for example purposes only, other FBAR structures are contemplated.
Referring now to FIG. 51A, an integrated circuit including a semiconductor oscillator circuit 2010 according to the prior art is shown. The semiconductor oscillator circuit 2010 includes an LC tank circuit 2014 that communicates with cross-coupled transistors 2016. A current bias circuit 2018 biases the cross-coupled transistors 2016. The cross-coupled transistors 2016 and the LC tank circuit 2014 resonate to produce an oscillating output signal Vout. The current bias circuit 2018 provides a bias signal that drives the cross-coupled transistors 2016.
Referring now to FIG. 51B, amplitude drift is shown as a function of time. Over time, the semiconductor oscillator circuit 2010 including the LC tank circuit 2014 may tend to have an amplitude envelope that drifts, e.g. the amplitude envelope either increases (not shown) or decreases (as shown). This may pose problems for other circuits that receive Vout. Frequency drift may be handled using the approaches described above.
Referring now to FIG. 52, a semiconductor oscillator 2020 with amplitude compensation is shown. The semiconductor oscillator 2020 includes an amplitude adjustment module 2021 and a semiconductor oscillator 2022 with an amplitude adjustment input. The semiconductor oscillator 2020 may include any of the semiconductor oscillators described herein. The amplitude adjustment module 2021 monitors an amplitude of an output of the semiconductor oscillator 2022. Based on the monitored amplitude, the amplitude adjustment module 2021 adjusts a control signal that is output to the semiconductor oscillator output. For example, the amplitude adjustment module 2021 may compare the monitored amplitude with a predetermined threshold and adjust the control signal based on the comparison. The control signal may include a current bias signal, a voltage bias signal, an impedance value that is varied and/or any other control signal. As a result, amplitude drift can be reduced or prevented.
Referring now to FIG. 53A, an exemplary semiconductor oscillator 2020 is shown. The semiconductor oscillator 2020 includes a resonating circuit 2023 and an adjustable bias module 2024. The amplitude adjustment module 2021 monitors Vout or another parameter of the resonating circuit 2023 and generates a control signal that adjusts an output of the adjustable bias module 2024. The output of the adjustable bias module 2024 varies operation of the resonating circuit 2023 to adjust the amplitude of the semiconductor oscillator 2022.
Referring now to FIG. 53B, a semiconductor oscillator circuit 2020 according to the present disclosure is shown. The semiconductor oscillator circuit 2020 performs amplitude correction and includes an LC tank circuit 2025 and cross-coupled transistors 2026. The semiconductor oscillator circuit 2020 includes the amplitude adjustment module 2021. The semiconductor oscillator circuit 2020 includes an adjustable current source 2024-1 that provides a current bias signal to the cross-coupled transistors 2026. The amplitude adjustment module 2021 monitors Vout and selectively adjusts a control signal. The control signal adjusts the bias signal output by the adjustable current source 2024-1. This, in turn, adjusts the amplitude envelope of Vout.
The amplitude adjustment module 2034 may sense an amplitude envelope of Vout and compare the amplitude envelope to a threshold signal Vth. Based on a difference between the compared signals, the amplitude adjustment module may adjust the amplitude of Vout by adjusting the control signal to the adjustable current source 2024-1.
Referring now to FIG. 54-56, electrical schematics of exemplary semiconductor oscillator circuits according to the present disclosure are shown. In FIG. 54, the semiconductor oscillator circuit includes an inductance L, a capacitance C, first and second transistors T1 and T2, the adjustable amplitude module 2021, the adjustable current source 2024-1, and the cross-coupled transistors 2026, which are connected as shown.
In FIG. 55, an alternate arrangement for the LC tank circuit is shown. A voltage supply Vdd biases the inductance L. A capacitance C is connected in parallel across first terminals of the transistors T1 and T2. In FIG. 56, first and second inductances L1 and L2 are provided and communicate with first terminals of the transistors T1 and T2, respectively, and with a voltage supply Vdd. First and second capacitances C1 and C2 have ends that communicate with the first terminals of the transistors T1 and T2, respectively. Still other arrangements may be employed.
In use, the voltage supply Vdd supplies voltage to the LC circuit, which causes the LC circuit to resonate. The cross coupled transistors adjust the amplitude envelope of Vout based on the bias signal. The amplitude monitoring module monitors the output voltage and compares the envelope to a threshold envelope. The amplitude monitoring module may generate a difference signal. The amplitude monitoring module adjusts a control signal to an adjustable current source based on the difference signal. The control signal adjusts the bias signal.
Referring now to FIG. 57, a semiconductor oscillator with temperature and amplitude compensation is shown. In other words, temperature and amplitude compensation can be combined in a single crystal oscillator emulator. As a result, temperature compensation and amplitude compensation of the semiconductor oscillator is performed and the accuracy of the frequency and amplitude output is improved.
When the semiconductor oscillator implemented by the crystal oscillator emulators described above includes one or more inductors, the inductors preferably comprise a material having a low electron migration characteristic. For example only, the material may comprise Copper (Cu) or Gold (Au). Materials such as Aluminum (Al) tend to have electron migration that is too high. In other words, Cu and Au have lower relative electron migration as compared to Al. The reduced electron migration characteristic of Cu and Au tends to decrease frequency drift as a function of time.
In systems using an external crystal oscillator to generate a reference frequency, Al may also be used to implement inductors. The choice of material used in the inductors tends to be less important in these systems as compared to crystal oscillator emulator systems such as those described above that do not use an external crystal to generate the reference frequency. In other words, the external crystal oscillator in these systems corrects for frequency drift caused by electron migration.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3658678Nov 26, 1969Apr 25, 1972IbmGlass-annealing process for encapsulating and stabilizing fet devicesUS3767839Jun 4, 1971Oct 23, 1973Wells Plastics Of California IPlastic micro-electronic packagesUS4305041Oct 26, 1979Dec 8, 1981Rockwell International CorporationTime compensated clock oscillatorUS4604678Jul 18, 1983Aug 5, 1986Frederick ParkerCircuit board with high density electrical tracersUS4642716Oct 24, 1983Feb 10, 1987Sony CorporationMagnetic transducer head assembly with support system thereforUS4646035Jan 10, 1985Feb 24, 1987Thomson-CsfHigh precision tunable oscillator and radar equipped with sameUS4893097Sep 28, 1988Jan 9, 1990Siemens AktiengesellschaftMethod for temperature compensation of a voltage-controlled crystal oscillator in a phase control circuitUS5081431Jan 23, 1991Jan 14, 1992Nihon Dempa Kogyo Co., Ltd.Digital temperature-compensated oscillatorUS5154328Jul 24, 1990Oct 13, 1992L'orealUnit for dispensing at least one fluid product, in particular a cosmetic or pharmaceutical product, having a pressure actuated, self-sealing, closure outletUS5225771Oct 11, 1991Jul 6, 1993Dri Technology Corp.Making and testing an integrated circuit using high density probe pointsUS5309090Sep 6, 1990May 3, 1994Lipp Robert JApparatus for heating and controlling temperature in an integrated circuit chipUS5321738Dec 11, 1991Jun 14, 1994Samsung Electronics Co., Ltd.Switch apparatus of a portable cordless telephone using an antennaUS5485127Apr 7, 1995Jan 16, 1996Intel CorporationIntegrated dynamic power dissipation control system for very large scale integrated (VLSI) chipsUS5554884Jan 27, 1995Sep 10, 1996Hughes Aircraft CompanyMultilevel metallization process for use in fabricating microelectronic devicesUS5574408 *May 5, 1995Nov 12, 1996Siemens AktiengesellschaftOscillator circuit having a memory that stores the characteristic information of the individual oscillator crystalUS5604468Apr 22, 1996Feb 18, 1997Motorola, Inc.Frequency synthesizer with temperature compensation and frequency multiplication and method of providing the sameUS5655288Mar 24, 1995Aug 12, 1997Rohm Co., Ltd.Method of manufacturing a thermal headUS5659270May 16, 1996Aug 19, 1997Motorola, Inc.Apparatus and method for a temperature-controlled frequency source using a programmable ICUS5694740Mar 15, 1996Dec 9, 1997Analog Devices, Inc.Micromachined device packaged to reduce stictionUS5809336Jun 7, 1995Sep 15, 1998Patriot Scientific CorporationHigh performance microprocessor having variable speed system clockUS5822170Oct 9, 1997Oct 13, 1998Honeywell Inc.Hydrophobic coating for reducing humidity effect in electrostatic actuatorsUS5835256Jun 18, 1996Nov 10, 1998Reflectivity, Inc.Reflective spatial light modulator with encapsulated micro-mechanical elementsUS5856766Jun 30, 1997Jan 5, 1999Motorola Inc.Communication device with a frequency compensating synthesizer and method of providing sameUS5877042Aug 28, 1996Mar 2, 1999Motorola, Inc.Glass/Metal package and method for producing the sameUS5888851Jun 11, 1993Mar 30, 1999Mitsubishi Denki Kabushiki KaishaMethod of manufacturing a semiconductor device having a circuit portion and redundant circuit portion coupled through a meltable connectionUS5892408Feb 5, 1997Apr 6, 1999Binder; YehudaMethod and system for calibrating a crystal oscillatorUS5896650Jul 10, 1997Apr 27, 1999Murata Manufacturing Co., Ltd.Method of making ceramic multilayerUS5914168Aug 22, 1995Jun 22, 1999Fujitsu LimitedMagnetic recording medium and magnetic disc deviceUS5939785Apr 3, 1997Aug 17, 1999Texas Instruments IncorporatedMicromechanical device including time-release passivantUS5963289Oct 27, 1997Oct 5, 1999S VisionAsymmetrical scribe and separation method of manufacturing liquid crystal devices on silicon wafersUS6046840Sep 24, 1998Apr 4, 2000Reflectivity, Inc.Double substrate reflective spatial light modulator with self-limiting micro-mechanical elementsUS6093882Jul 13, 1999Jul 25, 2000Mitsubishi Denki Kabushiki KaishaMethod of producing a solar cell; a solar cell and a method of producing a semiconductor deviceUS6114005May 20, 1997Sep 5, 2000Hitachi, Ltd.Laminate and multilayer printed circuit boardUS6160458Jul 12, 1999Dec 12, 2000Dallas Semiconductor CorporationTemperature compensated crystal oscillatorUS6225871Feb 7, 2000May 1, 2001Prominenet Communications, Inc.Voltage controlled CMOS oscillatorUS6329749Feb 1, 1999Dec 11, 2001Sony CorporationPlanar type plasma discharge display deviceUS6455927Mar 12, 2001Sep 24, 2002Amkor Technology, Inc.Micromirror device packageUS6468584Oct 16, 2000Oct 22, 2002Futaba CorporationMethod for manufacturing conductive thin film patterned substrateUS6503780Jul 5, 2000Jan 7, 2003Amkor Technology, Inc.Wafer scale image sensor package fabrication methodUS6517399Sep 21, 1999Feb 11, 2003Canon Kabushiki KaishaMethod of manufacturing spacer, method of manufacturing image forming apparatus using spacer, and apparatus for manufacturing spacerUS6534341Aug 2, 2001Mar 18, 2003Micron Technology, Inc.Methods of wafer level fabrication and assembly of chip scale packagesUS6542044Sep 11, 2000Apr 1, 2003Rockwell Collins, Inc.Integrated frequency sourceUS6598148Jul 29, 1998Jul 22, 2003Patriot Scientific CorporationHigh performance microprocessor having variable speed system clockUS6624921Mar 12, 2001Sep 23, 2003Amkor Technology, Inc.Micromirror device package fabrication methodUS6661302Apr 30, 2002Dec 9, 2003Cts CorporationCompensation algorithm for crystal curve fittingUS6718816Mar 19, 2003Apr 13, 2004The United States Of America As Represented By The Secretary Of The NavyMonolithic I.C. implemented calibration circuitUS6753208Aug 19, 2002Jun 22, 2004Mcsp, LlcWafer scale method of packaging integrated circuit dieUS6803829Jun 17, 2002Oct 12, 2004Broadcom CorporationIntegrated VCO having an improved tuning range over process and temperature variationsUS6850125 *Aug 15, 2001Feb 1, 2005Gallitzin Allegheny LlcSystems and methods for self-calibrationUS6856014Dec 29, 2003Feb 15, 2005Texas Instruments IncorporatedMethod for fabricating a lid for a wafer level packaged optical MEMS deviceUS7064617Jun 28, 2004Jun 20, 2006Silicon Laboratories Inc.Method and apparatus for temperature compensationUS7145402Jun 20, 2005Dec 5, 2006Nokia CorporationMulti-mode frequency synthesizer with temperature compensationUS7148763Jul 16, 2004Dec 12, 2006Marvell World Trade Ltd.Integrated circuit including processor and crystal oscillator emulatorUS7187241Sep 30, 2003Mar 6, 2007Silicon Laboratories Inc.Calibration of oscillator devicesUS7253495Jul 14, 2006Aug 7, 2007Marvell World Trade Ltd.Integrated circuit package with air gapUS7301408Jul 14, 2006Nov 27, 2007Marvell World Trade Ltd.Integrated circuit with low dielectric loss packaging materialUS7307775Jun 11, 2002Dec 11, 2007Texas Instruments IncorporatedMethods for depositing, releasing and packaging micro-electromechanical devices on wafer substratesUS20010004979Dec 12, 2000Jun 28, 2001Lg Electronics Inc.Field emission display and method for fabricating the sameUS20020027296Aug 7, 2001Mar 7, 2002Badehi Avner PierreMethods for producing packaged integrated circuit devices & packaged integrated circuit devices produced therebyUS20020073533Dec 4, 2000Jun 20, 2002Kavlico CorporationVery high pressure miniature sensing and mounting techniqueUS20020086456Dec 19, 2001Jul 4, 2002Cunningham Shawn JayBulk micromachining process for fabricating an optical MEMS device with integrated optical apertureUS20020100967Jan 7, 2002Aug 1, 2002Morio GakuSemiconductor plastic package and process for the production thereofUS20030025566Aug 1, 2001Feb 6, 2003Ar CardAutomatic gain control for a voltage controlled oscillatorUS20030034851Aug 15, 2001Feb 20, 2003Norman Robert D.Systems and methods for self-calibrationUS20030057588Sep 3, 2002Mar 27, 2003Honda Giken Kogyo Kabushiki KaishaMethod and apparatus for stabilizing material physical properties of recyclable bumpersUS20040071029Oct 15, 2002Apr 15, 2004Sehat SutardjaCrystal oscillator emulatorUS20040104449Dec 26, 2001Jun 3, 2004Jun-Bo YoonThree- dimensional metal devices highly suspended above semiconductor substrate, their circuit model, and method for manufacturing the sameUS20040218292May 28, 2004Nov 4, 2004Huibers Andrew GMicromirror array for projection TVUS20040218293May 28, 2004Nov 4, 2004Huibers Andrew G.Packaged micromirror array for a projection displayUS20040223088May 28, 2004Nov 11, 2004Huibers Andrew G.Projection TV with improved micromirror arrayUS20040227578May 14, 2003Nov 18, 2004Miikka HamalainenAcoustic resonance-based frequency synthesizer using at least one bulk acoustic wave (BAW) or thin film bulk acoustic wave (FBAR) deviceUS20040233392May 28, 2004Nov 25, 2004Huibers Andrew G.Projection TV with improved micromirror arrayUS20050007557Aug 5, 2004Jan 13, 2005Huibers Andrew G.Rear projection TV with improved micromirror arrayUS20050030109Apr 21, 2004Feb 10, 2005Samsung Electronics Co., Ltd.Voltage controlled oscillator and method of generating an oscillating signalUS20050030490May 28, 2004Feb 10, 2005Huibers Andrew G.Projection displayUS20050074919Jun 11, 2002Apr 7, 2005Reflectivity, Inc.Methods for depositing, releasing and packaging micro-electromechanical devices on wafer substratesUS20050151592Jan 9, 2004Jul 14, 2005Aaron PartridgeFrequency and/or phase compensated microelectromechanical oscillatorUS20050164127Jan 24, 2005Jul 28, 2005Reid Jason S.Method for removing a sacrificial material with a compressed fluidUS20050218917Mar 28, 2005Oct 6, 2005Infineon Technologies AgSemiconductor component with internal heatingUS20060046350Aug 31, 2004Mar 2, 2006Tongbi JiangMethods for fabrication of thin semiconductor assemblies including redistribution layers and packages and assemblies formed therebyUS20060113639Jan 10, 2006Jun 1, 2006Sehat SutardjaIntegrated circuit including silicon wafer with annealed glass pasteUS20060124915May 19, 2004Jun 15, 2006Siegfried BuettnerProduction of an optoelectronic component that is enclosed in plastic, and corresponding methodsUS20060249840Jul 14, 2006Nov 9, 2006Sehat SutardjaIntegrated circuit with low dielectric loss packaging materialUS20060255457Jul 14, 2006Nov 16, 2006Sehat SutardjaIntegrated circuit package with glass layer and oscillatorUS20060262623Jul 14, 2006Nov 23, 2006Sehat SutardjaPhase locked loop with temperature compensationUS20060267170Jul 14, 2006Nov 30, 2006Sehat SutardjaIntegrated circuit package with air gapUS20060267194Jul 14, 2006Nov 30, 2006Sehat SutardjaIntegrated circuit package with air gapUS20070176690Jan 4, 2007Aug 2, 2007Sehat SutardjaCrystal oscillator emulatorUS20070176705Apr 3, 2007Aug 2, 2007Sehat SutardjaCrystal oscillator emulatorUS20070182500Apr 3, 2007Aug 9, 2007Sehat SutardjaCrystal oscillator emulatorUS20070188253Apr 3, 2007Aug 16, 2007Sehat SutardjaCrystal oscillator emulatorUS20070188254Apr 3, 2007Aug 16, 2007Sehat SutardjaCrystal oscillator emulatorUS20080029878Oct 29, 2004Feb 7, 2008X-Fab Semiconductor Foundries AgMethod and Device For Secure, Insulated and Electrically Conductive Assembling Of Treated Semiconductor WafersUS20080042767Apr 3, 2007Feb 21, 2008Sehat SutardjaCrystal oscillator emulatorUS20080096313Dec 11, 2007Apr 24, 2008Texas Instruments IncorporatedMethods for Depositing, Releasing and Packaging Micro-Electromechanical Devices on Wafer SubstratesUS20080315333Apr 14, 2008Dec 25, 2008Stmicroelectronics S.R.L.Substrate-level assembly for an integrated device, manufacturing process thereof and related integrated deviceUS20090014867Jul 10, 2007Jan 15, 2009Casey KrawiecSeal ring for glass wall microelectronics packageCN1497835ASep 4, 2003May 19, 2004马维尔世界贸易有限公司Emulator of transistor oscillatorDE4209843A1Mar 26, 1992Nov 18, 1993Telefunken MicroelectronTemp. compensated oscillator circuit - stores tuning element setting signal and corresponding temp. signal during calibration phase for subsequent provision of correction signalDE10322751B3May 19, 2003Sep 30, 2004Melexis GmbhProduction of an optoelectronic component encased in a plastic comprises connecting an optical window as optical window wafer to semiconductor chips in a semiconductor waferEP0766376A1Jun 28, 1995Apr 2, 1997Matsushita Electric Industrial Co., Ltd.Quartz oscillator device and its adjusting methodEP0878909A1Apr 24, 1998Nov 18, 1998Matsushita Electric Industrial Co., Ltd.Apparatus and method for adjusting temperature compensated quarz oscillatorEP01411630A1 Title not availableJP04205704A Title not availableJP5183072A Title not availableJP8102506A Title not availableJP2002201358A Title not availableJP2003123644A Title not availableJP2004023634A Title not availableWO2001099149A2Jun 15, 2001Dec 27, 2001E.I. Du Pont De Nemours And CompanyMethod for forming barrier structures on a substrate and the resulting articleWO2003073629A1Feb 20, 2003Sep 4, 2003Global Locate, Inc.Method and apparatus for compensating an oscillator in a location-enabled wireless device* Cited by examinerNon-Patent CitationsReference1Claim Recitation for U.S. Appl. No. 11/486,557 filed Aug. 4, 2009, 3 pages.2Clark T.C. Nguyen et al.; "Micromachined Devices for Wireless Communications;" Proceedings of the IEEE; Aug. 8, 1998; 14 pages.3Communication dated Aug. 18, 2005 for Application No. 04020779.7 - 2206; 3 pages.4Communication dated Aug. 18, 2005 for Application No. 04020779.7-2206; 3 pages.5Communication for Application No. 03 017 477.5-1233-dated Jun. 30, 2004; 5 pages.6Communication for Application No. 03 017 477.5-1233—dated Jun. 30, 2004; 5 pages.7Communication for Application No. 03 017 477.May 1233 - Dated Jun. 30, 2004; 5 pages.8Curtis Barrett; Fractional/integer-N PLL Basics; Technical Brief SWRA029; Aug. 1999; 55 pages.9Dielectric Constant, Strength, & Loss Tangent; RFCAFE.COM; 3 pages.10First Office Action for Chinese Patent Application No. 200610126947.2 dated Jun. 19, 2009; 3 pages.11First Office Action for Chinese Patent Application No. 200610126949.1 dated Oct. 23, 2009; 4 pages.12Manfred Huschka; The Use of PTFE/Woven Glass Base Material in the PCB Industry; Taconic Advanced Dielectric Division; 1998; 5 pages.13Notification of Transmittal of The Austrian Patent Office Service and Information Center (TRF) Search Report and The Written Opinion, or The Declaration dated May 9, 2008 in reference to Application No. 200605916-6 (8 pgs).14Notification of Transmittal of The Austrian Patent Office Service and Information Center (TRF) Search Report and The Written Opinion, or The Declaration dated Sep. 12, 2008 in reference to Application No. 200605918-2 (7 pgs).15Notification of Transmittal of The International Search Report and The Written Opinion of The International Searching Authority, or The Declaration dated Aug. 6, 2008 in reference to PCT/US2007/022117 (19 pgs).16Notification of Transmittal of The International Search Report and The Written Opinion of The International Searching Authority, or The Declaration dated Aug. 6, 2008 in reference to PCT/US2007/022168 (23 pgs).17Official Action including the Written Opinion and Search Report from the Intellectual Property Office of Singapore dated Sep. 21, 2007 for Application No. SG 200605915-8; 11 pages.18Official Communication from the European Patent Office dated Dec. 4, 2006 for Application No. 03 017 477.5 - 1233; 3 pages.19Official Communication from the European Patent Office dated Dec. 4, 2006 for Application No. 03 017 477.5-1233; 3 pages.20Official Communicaton from the European Patent Office dated Apr. 27, 2007 for Application No. 04 020 779.7 - 2206; 3 pages.21Official Communicaton from the European Patent Office dated Apr. 27, 2007 for Application No. 04 020 779.7-2206; 3 pages.22Organized Translation of Final Rejection from the Japanese Patent Office dated May 23, 2007; 9 pages.23Rizwan Murji et al.; "A Low-Power, 10 GHZ Back-Gated Tuned Voltage Controlled Oscillator with Automatic Amplitude and Temperature Compensation;" Circuits and Systems; May 23, 2004; 4 pages.24Roberto Gaddi et al.; "Reconfigurable MEMs-enabled LC-tank for Mult-Band CMOS Oscillator;" Microwave Symposium Digest; Jun. 12, 2005; 4 pages.25Second Office Action for Chinese Patent Application No. 200610126947.2 dated Oct. 30, 2009; 9 pages.26U.S. Appl. No. 11/732,418, filed Apr. 2007, Sutardja, Sehat.27U.S. Appl. No. 11/732,465, filed Apr. 2007, Sutardja, Sehat.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8004322 *Jun 26, 2006Aug 23, 2011St-Ericsson SaSynchronization scheme with adaptive reference frequency correctionUS8063711Sep 7, 2010Nov 22, 2011Marvell World Trade Ltd.Crystal oscillator emulatorUS8400195Mar 19, 2013St-Ericsson SaSynchronization scheme with adaptive reference frequency correctionUS9143083Nov 25, 2013Sep 22, 2015Marvell World Trade Ltd.Crystal oscillator emulator with externally selectable operating configurationsUS9350360Sep 14, 2015May 24, 2016Marvell World Trade Ltd.Systems and methods for configuring a semiconductor deviceUS20100156481 *Jun 26, 2006Jun 24, 2010Nxp B.V.Synchronization scheme with adaptive reference frequency correctionUS20110001571 *Sep 7, 2010Jan 6, 2011Sehat SutardjaCrystal oscillator emulatorUS20120256692 *Oct 11, 2012Seiko Epson CorporationOscillator* Cited by examinerClassifications U.S. Classification331/176, 331/107.00A, 331/116.00M, 331/154International ClassificationH03L1/00Cooperative ClassificationH01L2224/05553, G11C7/04, H01L2924/1461, H01L2224/48247, H01L2924/166, H01L2924/01046, H03L7/197, H03L1/027, H03L7/1974, B82Y10/00, H01L2924/19041, H03L7/0891, H01L23/34, H01L2224/49175, H03L7/08, H01L2924/3011, G11C7/22, H03L7/0802, H01L23/315, G11C7/222, G11C29/028, H03B5/04, G11C2207/2254, G11C2029/5002, H03L1/026, H03B5/30, H01L2924/16235, H03L7/1976, H01L2924/30107, H03L5/00European ClassificationB82Y10/00, H03L1/02B2, G11C29/02H, H03L5/00, H03L7/08, H03L7/08C, G11C7/22A, G11C7/04, H01L23/31H8, H03L7/197, G11C7/22, H03B5/04, H03L7/197D1, H03B5/30, H03L1/02B3, H03L7/197DLegal EventsDateCodeEventDescriptionFeb 28, 2014FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services