Source: http://www.google.com/patents/US7834392?dq=7,444,563
Timestamp: 2016-08-28 22:37:44
Document Index: 604720154

Matched Legal Cases: ['Application No. 02826596', 'Application No. 02826596', 'Application No. 02826596', 'Application No. 07', 'Application No. 07002287', 'Application No. 07002288', 'Application No. 07002289', 'Application No. 02', 'Application No. 07002287', 'Application No. 07002289', 'Application No. 07002288', 'Application No. 07002289', 'Application No. 200710135802', 'Application No. 204', 'Application No. 2004', 'Application No. 2003', 'Application No. 96151683', 'Application No. 02826596', 'Application No. 200710135802', 'Application No. 2009', 'Application No. 91132182', 'Application No. 96151684', 'Application No. 2004', 'Application No. 2003', 'Application No. 02826596', 'Application No. 02826596']

Patent US7834392 - Multi-state non-volatile integrated circuit memory systems that employ ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsNon-volatile memory cells store a level of charge corresponding to the data being stored in a dielectric material storage element that is sandwiched between a control gate and the semiconductor substrate surface over channel regions of the memory cells. More than two memory states are provided by one...http://www.google.com/patents/US7834392?utm_source=gb-gplus-sharePatent US7834392 - Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elementsAdvanced Patent SearchPublication numberUS7834392 B2Publication typeGrantApplication numberUS 12/510,077Publication dateNov 16, 2010Filing dateJul 27, 2009Priority dateOct 31, 2001Fee statusPaidAlso published asCN1610976A, CN100539195C, DE60219666D1, DE60219666T2, EP1446840A1, EP1446840A4, EP1446840B1, EP1777750A2, EP1777750A3, EP1777750B1, EP1777751A2, EP1777751A3, EP1777751B1, EP1777752A2, EP1777752A3, EP1777752B1, US6925007, US7341918, US7342279, US7479677, US7579247, US20030109093, US20050157551, US20050180210, US20080116509, US20080119026, US20090286370, WO2003038907A1Publication number12510077, 510077, US 7834392 B2, US 7834392B2, US-B2-7834392, US7834392 B2, US7834392B2InventorsEliyahou Harari, George Samachisa, Jack H. Yuan, Daniel C. GutermanOriginal AssigneeSandisk CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (136), Non-Patent Citations (63), Referenced by (8), Classifications (34), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetMulti-state non-volatile integrated circuit memory systems that employ dielectric storage elements
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3979582Sep 17, 1974Sep 7, 1976Westinghouse Electric CorporationDiscrete analog processing system including a matrix of memory elementsUS4057788Oct 6, 1975Nov 8, 1977Raytheon CompanySemiconductor memory structuresUS4112507Jan 30, 1976Sep 5, 1978Westinghouse Electric Corp.Addressable MNOS cell for non-volatile memoriesUS4173766Sep 16, 1977Nov 6, 1979Fairchild Camera And Instrument CorporationInsulated gate field-effect transistor read-only memory cellUS4398248Oct 20, 1980Aug 9, 1983Mcdonnell Douglas CorporationAdaptive WSI/MNOS solid state memory systemUS4527257Aug 25, 1982Jul 2, 1985Westinghouse Electric Corp.Common memory gate non-volatile transistor memoryUS4622656Dec 15, 1983Nov 11, 1986Seiko Instruments & Electronics Ltd.Non-volatile semiconductor memoryUS4870470Oct 16, 1987Sep 26, 1989International Business Machines CorporationNon-volatile memory cell having Si rich silicon nitride charge trapping layerUS5043940Jul 17, 1989Aug 27, 1991Eliyahou HarariFlash EEPROM memory systems having multistate storage cellsUS5070032Mar 15, 1989Dec 3, 1991Sundisk CorporationMethod of making dense flash eeprom semiconductor memory structuresUS5095344Jun 8, 1988Mar 10, 1992Eliyahou HarariHighly compact eprom and flash eeprom devicesUS5168334Jan 16, 1991Dec 1, 1992Texas Instruments, IncorporatedNon-volatile semiconductor memoryUS5172338Apr 11, 1990Dec 15, 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS5198996Apr 10, 1992Mar 30, 1993Matsushita Electronics CorporationSemiconductor non-volatile memory deviceUS5278439Aug 29, 1991Jan 11, 1994Ma Yueh YSelf-aligned dual-bit split gate (DSG) flash EEPROM cellUS5311049Oct 13, 1992May 10, 1994Rohm Co., Ltd.Non-volatile semiconductor memory with outer drain diffusion layerUS5313421Jan 14, 1992May 17, 1994Sundisk CorporationEEPROM with split gate source side injectionUS5315541Jul 24, 1992May 24, 1994Sundisk CorporationSegmented column memory arrayUS5343063Dec 18, 1990Aug 30, 1994Sundisk CorporationDense vertical programmable read only memory cell structure and processes for making themUS5424978Mar 14, 1994Jun 13, 1995Nippon Steel CorporationNon-volatile semiconductor memory cell capable of storing more than two different data and method of using the sameUS5426605Aug 18, 1993Jun 20, 1995U.S. Philips CorporationSemiconductor memory deviceUS5436481Jan 19, 1994Jul 25, 1995Nippon Steel CorporationMOS-type semiconductor device and method of making the sameUS5440505Jan 21, 1994Aug 8, 1995Intel CorporationMethod and circuitry for storing discrete amounts of charge in a single memory elementUS5539690Jun 2, 1994Jul 23, 1996Intel CorporationWrite verify schemes for flash memory with multilevel cellsUS5661053May 25, 1994Aug 26, 1997Sandisk CorporationMethod of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacersUS5705415Oct 4, 1994Jan 6, 1998Motorola, Inc.Process for forming an electrically programmable read-only memory cellUS5712180Feb 28, 1996Jan 27, 1998Sundisk CorporationEEPROM with split gate source side injectionUS5768192Jul 23, 1996Jun 16, 1998Saifun Semiconductors, Ltd.Non-volatile semiconductor memory cell utilizing asymmetrical charge trappingUS5824584Jun 16, 1997Oct 20, 1998Motorola, Inc.Method of making and accessing split gate memory deviceUS5851881Oct 6, 1997Dec 22, 1998Taiwan Semiconductor Manufacturing Company, Ltd.Method of making monos flash memory for multi-level logicUS5887145Jan 9, 1997Mar 23, 1999Sandisk CorporationRemovable mother/daughter peripheral cardUS5889303Apr 7, 1997Mar 30, 1999Motorola, Inc.Split-Control gate electrically erasable programmable read only memory (EEPROM) cellUS5912844Jan 28, 1998Jun 15, 1999Macronix International Co., Ltd.Method for flash EEPROM data writingUS5942787Nov 18, 1996Aug 24, 1999Advanced Micro Devices, Inc.Small gate electrode MOSFETUS5946231May 5, 1998Aug 31, 1999Kabushiki Kaisha ToshibaNon-volatile semiconductor memory deviceUS5969383Jun 16, 1997Oct 19, 1999Motorola, Inc.Split-gate memory device and method for accessing the sameUS6010934Mar 2, 1998Jan 4, 2000Texas Instruments - Acer IncorporatedMethod of making nanometer Si islands for single electron transistorsUS6011725Feb 4, 1999Jan 4, 2000Saifun Semiconductors, Ltd.Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingUS6030871May 5, 1998Feb 29, 2000Saifun Semiconductors Ltd.Process for producing two bit ROM cell utilizing angled implantUS6046935Jan 27, 1999Apr 4, 2000Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS6054734Nov 5, 1997Apr 25, 2000Sony CorporationNon-volatile memory cell having dual gate electrodesUS6091633Aug 9, 1999Jul 18, 2000Sandisk CorporationMemory array architecture utilizing global bit lines shared by multiple cellsUS6101125May 20, 1998Aug 8, 2000Motorola, Inc.Electrically programmable memory and method of programmingUS6103573Jun 30, 1999Aug 15, 2000Sandisk CorporationProcessing techniques for making a dual floating gate EEPROM cell arrayUS6104072Jul 13, 1995Aug 15, 2000Sony CorporationAnalogue MISFET with threshold voltage adjusterUS6137718Jul 8, 1997Oct 24, 2000Siemens AktiengesellschaftMethod for operating a non-volatile memory cell arrangementUS6151248Jun 30, 1999Nov 21, 2000Sandisk CorporationDual floating gate EEPROM cell array with steering gates shared by adjacent cellsUS6177318Oct 18, 1999Jan 23, 2001Halo Lsi Design & Device Technology, Inc.Integration method for sidewall split gate monos transistorUS6181597Feb 4, 1999Jan 30, 2001Tower Semiconductor Ltd.EEPROM array using 2-bit non-volatile memory cells with serial read operationsUS6201282Dec 23, 1999Mar 13, 2001Saifun Semiconductors Ltd.Two bit ROM cell and process for producing sameUS6215148May 20, 1998Apr 10, 2001Saifun Semiconductors Ltd.NROM cell with improved programming, erasing and cyclingUS6215702Feb 16, 2000Apr 10, 2001Advanced Micro Devices, Inc.Method of maintaining constant erasing speeds for non-volatile memory cellsUS6222762Aug 7, 1997Apr 24, 2001Sandisk CorporationMulti-state memoryUS6248633Oct 25, 1999Jun 19, 2001Halo Lsi Design & Device Technology, Inc.Process for making and programming and operating a dual-bit multi-level ballistic MONOS memoryUS6255166Dec 28, 1999Jul 3, 2001Aalo Lsi Design & Device Technology, Inc.Nonvolatile memory cell, method of programming the same and nonvolatile memory arrayUS6266281Feb 16, 2000Jul 24, 2001Advanced Micro Devices, Inc.Method of erasing non-volatile memory cellsUS6281075Jan 27, 1999Aug 28, 2001Sandisk CorporationMethod of controlling of floating gate oxide growth by use of an oxygen barrierUS6313503Jun 22, 2000Nov 6, 2001Samsung Electronics Co., Ltd.MNOS-type memory using single electron transistor and driving method thereofUS6331953Oct 26, 2000Dec 18, 2001Advanced Micro DevicesIntelligent ramped gate and ramped drain erasure for non-volatile memory cellsUS6346725May 22, 1998Feb 12, 2002Winbond Electronics CorporationContact-less array of fully self-aligned, triple polysilicon, source-side injection, nonvolatile memory cells with metal-overlaid wordlinesUS6349062Oct 11, 2000Feb 19, 2002Advanced Micro Devices, Inc.Selective erasure of a non-volatile memory cell of a flash memory deviceUS6366501Oct 11, 2000Apr 2, 2002Advanced Micro Devices, Inc.Selective erasure of a non-volatile memory cell of a flash memory deviceUS6388293Jun 16, 2000May 14, 2002Halo Lsi Design & Device Technology, Inc.Nonvolatile memory cell, operating method of the same and nonvolatile memory arrayUS6399441May 21, 2001Jun 4, 2002Halo Lsi Device & Design Technology, Inc.Nonvolatile memory cell, method of programming the same and nonvolatile memory arrayUS6406960Oct 25, 1999Jun 18, 2002Advanced Micro Devices, Inc.Process for fabricating an ONO structure having a silicon-rich silicon nitride layerUS6413821Sep 18, 2001Jul 2, 2002Seiko Epson CorporationMethod of fabricating semiconductor device including nonvolatile memory and peripheral circuitUS6418062Mar 1, 2001Jul 9, 2002Halo Lsi, Inc.Erasing methods by hot hole injection to carrier trap sites of a nonvolatile memoryUS6436768Jun 27, 2001Aug 20, 2002Advanced Micro Devices, Inc.Source drain implant during ONO formation for improved isolation of SONOS devicesUS6445030Jan 30, 2001Sep 3, 2002Advanced Micro Devices, Inc.Flash memory erase speed by fluorine implant or fluorinationUS6456528Sep 17, 2001Sep 24, 2002Sandisk CorporationSelective operation of a multi-state non-volatile memory system in a binary modeUS6459622Mar 15, 2002Oct 1, 2002Halo Lsi, Inc.Twin MONOS memory cell usage for wide programUS6472706Jul 11, 2001Oct 29, 2002Koninklijke Philips Electronics NvSemiconductor deviceUS6477088Dec 5, 2001Nov 5, 2002Halo Lsi Design & Device Technology, Inc.Usage of word voltage assistance in twin MONOS cell during program and eraseUS6487121Jul 5, 2001Nov 26, 2002Advanced Micro Devices, Inc.Method of programming a non-volatile memory cell using a vertical electric fieldUS6493266Apr 9, 2001Dec 10, 2002Advanced Micro Devices, Inc.Soft program and soft program verify of the core cells in flash memory arrayUS6531350Nov 21, 2001Mar 11, 2003Halo, Inc.Twin MONOS cell fabrication method and array organizationUS6531732Jul 3, 2001Mar 11, 2003Sharp Kabushiki KaishaNonvolatile semiconductor memory device, process of manufacturing the same and method of operating the sameUS6548861Jul 6, 2001Apr 15, 2003Infineon Technologies AgMemory cell, memory cell arrangement and fabrication methodUS6549463Dec 14, 2001Apr 15, 2003Halo Lsi, Inc.Fast program to program verify methodUS6552387Dec 14, 1998Apr 22, 2003Saifun Semiconductors Ltd.Non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingUS6555865Jul 10, 2001Apr 29, 2003Samsung Electronics Co. Ltd.Nonvolatile semiconductor memory device with a multi-layer sidewall spacer structure and method for manufacturing the sameUS6580120May 28, 2002Jun 17, 2003Interuniversitair Microelektronica Centrum (Imec Vzw)Two bit non-volatile electrically erasable and programmable memory structure, a process for producing said memory structure and methods for programming, reading and erasing said memory structureUS6583007Dec 20, 2001Jun 24, 2003Saifun Semiconductors Ltd.Reducing secondary injection effectsUS6636438Jul 8, 2002Oct 21, 2003Halo Lsi, Inc.Control gate decoder for twin MONOS memory with two bit erase capabilityUS6670240Aug 13, 2002Dec 30, 2003Halo Lsi, Inc.Twin NAND device structure, array operations and fabrication methodUS6670669Feb 28, 2000Dec 30, 2003Fujitsu LimitedMultiple-bit non-volatile memory utilizing non-conductive charge trapping gateUS6677200Jul 12, 2002Jan 13, 2004Samsung Electronics Co., Ltd.Method of forming non-volatile memory having floating trap type deviceUS6709922Jan 23, 2002Mar 23, 2004Seiko Epson CorporationMethod of manufacturing semiconductor integrated circuit device including nonvolatile semiconductor memory devicesUS6735118Jul 8, 2002May 11, 2004Halo Lsi, Inc.CG-WL voltage boosting scheme for twin MONOSUS6858906Jun 27, 2002Feb 22, 2005Samsung Electronics Co., Ltd.Floating trap non-volatile semiconductor memory devices including high dielectric constant blocking insulating layersUS6897522Oct 31, 2001May 24, 2005Sandisk CorporationMulti-state non-volatile integrated circuit memory systems that employ dielectric storage elementsUS6925007Oct 25, 2002Aug 2, 2005Sandisk CorporationMulti-state non-volatile integrated circuit memory systems that employ dielectric storage elementsUS7341918Mar 7, 2005Mar 11, 2008Sandisk CorporationMulti-state non-volatile integrated circuit memory systems that employ dielectric storage elementsUS7342279Mar 7, 2005Mar 11, 2008Sandisk CorporationMulti-state non-volatile integrated circuit memory systems that employ dielectric storage elementsUS7479677Jan 25, 2008Jan 20, 2009Sandisk CorporationMulti-state non-volatile integrated circuit memory systems that employ dielectric storage elementsUS7579247 *Jan 25, 2008Aug 25, 2009Sandisk CorporationMulti-state non-volatile integrated circuit memory systems that employ dielectric storage elementsUS20010021126May 10, 2001Sep 13, 2001Tower Semiconductor Ltd.EEPROM array using 2 bit non-volatile memory cells and method of implementing sameUS20010055838Aug 13, 2001Dec 27, 2001Matrix Semiconductor Inc.Nonvolatile memory on SOI and compound semiconductor substrates and method of fabricationUS20020005545Jul 11, 2001Jan 17, 2002Koninklijke Philips Electronics N.V.Semiconductor deviceUS20020064911Aug 28, 2001May 30, 2002Boaz EitanNon-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingUS20020105023May 18, 2001Aug 8, 2002Kuo Tung ChenNov-volatile semiconductor memory cell utilizing poly-edge dischargeUS20020118574Feb 26, 2001Aug 29, 2002Geoffrey GongwerNon-volatile memory with improved programming and method thereforUS20020130350Mar 15, 2002Sep 19, 2002Samsung Electronics Co., Ltd.Flash memory device and a method for fabricating the sameUS20020149060Mar 20, 2002Oct 17, 2002Halo Lsi, Inc.Nonvolatile memory cell, operating method of the same and nonvolatile memory arrayUS20020196665Apr 16, 2002Dec 26, 2002Samsung Electronics Co., Ltd.Non-volatile memory deviceUS20030016561May 31, 2002Jan 23, 2003Samsung Electronics Co., Ltd.Erasing method in non-volatile memory deviceUS20030030097Aug 9, 2002Feb 13, 2003Samsung Electronics Co., Ltd.Non-volatile memory device having floating trap type memory cell and method of forming the sameUS20030057435Sep 25, 2001Mar 27, 2003Matrix Semiconductor, Inc.Thin film transistors with vertically offset drain regionsUS20030080370May 31, 2002May 1, 2003Eliyahou HarariMulti-state non-volatile integrated circuit memory systems that employ dielectric storage elementsUS20030080372Oct 30, 2002May 1, 2003Thomas MikolajickSemiconductor memory cell, method for fabricating the memory cell, and semiconductor memory deviceUS20030081456Oct 30, 2002May 1, 2003Thomas MikolajickCharge trapping memory cell, method for fabricating it, and semiconductor memory deviceUS20030081460Apr 25, 2002May 1, 2003Samsung Electronics Co., Ltd.Operating a non-volatile memory deviceUS20030099144Apr 29, 2002May 29, 2003Samsung Electronics Co., Ltd.Semiconductor memory devices having dummy active regionsUS20030123307Dec 26, 2002Jul 3, 2003Samsung Electronics Co., Ltd.Non-volatile memory device and a method of fabricating the sameUS20030134476Jan 17, 2002Jul 17, 2003Yakov RoizinOxide-nitride-oxide structureUS20030193827Feb 4, 2003Oct 16, 2003Samsung Electronics Co., Ltd.Two-bit programmable nonvolatile memory device and methods of operating and fabricating the sameUS20030198104Mar 11, 2003Oct 23, 2003Samsung Electronics Co., Ltd.Nonvolatile memory devices and methods of fabricating the sameUS20030209754Apr 25, 2003Nov 13, 2003Interuniversitair Microelektronica Centrum (Imec)Two bit non-volatile electrically erasable and programmable memory structure, a process for producing said memory structure and methods for programming, reading and erasing said memory structureUS20030211689Apr 22, 2003Nov 13, 2003Samsung Electronics Co., Inc.Nonvolatile memory device with a non-planar gate-insulating layer and method of fabricating the sameUS20030219947Mar 7, 2003Nov 27, 2003Yoo-Cheol ShinMemory device and fabrication method thereofUS20030224564Jun 4, 2002Dec 4, 2003Samsung Electronics Co., LtdNon-volatile memory cell having a silicon-oxide nitride-oxide-silicon gate structure and fabrication method of such cellUS20040000688Aug 8, 2001Jan 1, 2004Sandisk CorporationNon-volatile memory cells utilizing substrate trenchesUS20040009642Jun 5, 2003Jan 15, 2004Samsung Electronics Co., Ltd.Method of fabricating non-volatile memory device having a structure of silicon-oxide-nitride-oxide-siliconUS20040009645May 28, 2003Jan 15, 2004Samsung Electronics Co., Ltd.Eeprom and method of fabricating the sameEP1073120A2Jul 13, 2000Jan 31, 2001Saifun Semiconductors LtdAn NROM fabrication methodEP1091418A2Oct 5, 2000Apr 11, 2001Saifun Semiconductors LtdNROM cell with self-aligned programming and erasure areasEP1096505A1Oct 23, 2000May 2, 2001Saifun Semiconductors Ltd.NROM cell with generally decoupled primary and secondary injectionEP1376676A2Jun 20, 2003Jan 2, 2004Infineon AGMultibit non-volatile memory device and methodJP2001148434A Title not availableKR20000005467A Title not availableSU960953A1 Title not availableWO1997015929A1Oct 24, 1996May 1, 1997Nvx CorporationSemiconductor non-volatile memory device having a nand cell structureWO1998003977A1Jun 24, 1997Jan 29, 1998Saifun Semiconductors Ltd.Non-volatile semiconductor memory cell utilizing asymmetrical charge trappingWO2001013378A1Feb 28, 2000Feb 22, 2001Fujitsu LimitedMultiple-bit nonvolatile memory using non-conductive charge trap gateWO2001065567A Title not availableWO2003015173A2Aug 7, 2002Feb 20, 2003Sandisk CorporationFloating gate memory array and methods of forming* Cited by examinerNon-Patent CitationsReference1"Basic Programming Mechanisms," Nonvolatile Semiconductor Memory Technology-A Comprehensive Guide to Understanding and Using NVSM Devices, IEEE Press series on microelectronic systems, 1998, pp. 9-25.2"Basic Programming Mechanisms," Nonvolatile Semiconductor Memory Technology—A Comprehensive Guide to Understanding and Using NVSM Devices, IEEE Press series on microelectronic systems, 1998, pp. 9-25.3"Notification of Transmittal of the International Search Report of the Declaration", corresponding PCT application No. PCT/US02/35132, International Searching Authority, United States Patent Office, Mar. 21, 2003, 4 pages.4"Notification of Transmittal of the International Search Report of the Declaration", corresponding PCT application No. PCT/US02/35132, International Searching Authority, United States Patent Office, Oct. 31, 2002, 3 pages.5Aritome, Seiichi, et al., "A Novel Side-Wall Transfer-Transistor Cell (Swatt Cell) for Multi-Level NAND EEProms", 1995 IEEE International Solid-State Circuits Conference, IEDM 95, pp. 275-278.6Boaz Eitan et al., "Can NROM, a 2 Bit, Trapping Storage NMV Cell, Give a Real Challenge to Floating Gate Cells?", Extended Abstracts, 1999 Conference on Solid State Devices and Materials, Tokyo, 1999, pp. 522-524.7Chan et al., "A true single-transistor oxide-nitride-oxide EEPROM device," IEEE Electron Device Letters, vol. EDL-8, No. 3, Mar. 1987, pp. 93-95.8Chen, Wei-Ming et al., "A Novel Flash Memory Device with SPlit Gate Source Side Injection and ONO Charge Storage Stack (SPIN)", 1997 Symposium on VLSI Technology Digest of Technical Papers, pp. 63-64.9China State Intellectual Property Office, "First Office Action," corresponding in PRC (China) Patent Application No. 02826596.3, mailed on Dec. 29, 2006, 12 pages. (including translation).10China State Intellectual Property Office, "Office Action," corresponding Chinese Patent Application No. 02826596.3, mailed on Jul. 4, 2008, 2 pages (translation.).11China State Intellectual Property Office, "Office Action," corresponding Chinese Patent Application No. 02826596.3, mailed on Oct. 10, 2008, 5 pages (including translation.).12Communication Pursuant to Article 94(3) for European Application No. 07 002 287.6, mailed May 13, 2010, 6 pages.13D. Frohman-Bentchkowsky, "FAMOS-A new semiconductor charge storage device," Solid-State Electron., 1974, vol. 17, pp. 517-529.14D. Frohman-Bentchkowsky, "FAMOS—A new semiconductor charge storage device," Solid-State Electron., 1974, vol. 17, pp. 517-529.15D. Frohman-Bentchkowsky, Applied Physics Letters, vol. 18, 1971, pp. 332-334.16D. J. DiMaria et al., "Electrically-alterable read-only-memory using Si-rich SiO2 injectors and a floating polycrystalline silicon storage layer," J. Appl. Phys., 52(7), Jul. 1981, pp. 4825-4842.17DiMaria, D.J., "Insulator Physics and Engineering: Electrically-Alterable Read-Only-Memory Applications", Oct. 1981, Journal De Physique, C4, No. 10, Tome 42, pp. C4-1115-21.18Eiichi Suzuki et al., "A Low-Voltage Alterable EEPROM With Metal-Oxide-Nitride-Oxide-Semiconductor (MONOS) Structures", IEEE Transactions on Electron Devices, vol. ED-30, No. 2, Feb. 1883, pp. 122-128.19Eitan et al., "Hot-Electron Injection into the Oxide in n-channel MOS Devices," IEEE Transactions on Electron Devices, vol. Ed-28, No. 3, Mar. 1981, pp. 328-340.20Eitan et al., "Multilevel flash cells and their trade-offs," IEDM Tech. Dig., 1996, pp. 169-172.21Eitan et al., "NROM: A novel localized trapping, 2-bit nonvolatile memory cell," IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.22EPO Communication and European Search Report in corresponding Application No. 07002287.6, Apr. 16, 2007, 7 pages.23EPO Communication and European Search Report in corresponding Application No. 07002288.4, Apr. 13, 2007, 4 pages.24EPO Communication and European Search Report in corresponding European Application No. 07002289.2, Apr. 16, 2007, 7 pages.25EPO, "Examiner's First Report," mailed in related European Application No. 02 784 379.6 on Jan. 26, 2006, 2 pages.26EPO, "Office Action," corresponding European Patent Application No. 07002287.6, mailed on Jun. 23, 2008, 4 pages.27EPO, "Office Action," corresponding European Patent Application No. 07002289.2, mailed on Jun. 23, 2008, 3 pages.28EPO, "Supplementary European Search Report", mailed in related European Application No. EP 02 78 4379 on Jul. 15, 2005, 1 page.29European Search Report for Application No. 07002288.4 for SanDisk Corporation, mailed Jul. 27, 2007, 4 pages.30European Search Report for Application No. 07002289.2 for SanDisk Corporation, mailed Jul. 27, 2007, 7 pages.31European Search Report, Application No. EP 07002287.6 for SanDisk Corporation, mailed Jul. 27, 2007. 6 pages.32F.I. Hampton et al., "Space Charge Distribution Limitation on Scale Down of MNOS Memory Devices", 1979, IEDM Technical Digest, pp. 374-377.33First Office Action of China State Intellectual Property Office, Chinese Application No. 200710135802.3, Dated Sep. 2, 2009, 9 pages.34Hayashi, Yutaka et al., "Twin MONOS Cell With Dual Control Gates", 2000 Symposium on VLSI Technology Digest of Technical Papers, pp. 122-123.35Hsia, Yukun, "Memory Applications of the MNOS", Wescon Technical Papers, vol. 16, 1972, pp. 3303-3308.36I. Fujiwara et al., "0.13 um MONOS single transistor memory cell with separated source lines," IDEM Tech. Dig., 1998, pp. 995-998.37Jan Van Houdt et al., "Multiple Bit Nonvolatile Memory Device and Method for Fabricating the Same", U.S. Appl. No. 60/391,565, filed Jun. 24, 2002, priority claimed by EP1376676.38K. T. Chang et al., "A new SONOS memory using source-side injection for programming," IEEE Electron Device Lett., vol. 19, 1998, pp. 253-255.39Kamiya, M., et al., "EPROM Cell With High Gate Injection Efficiency," International Electronic Devices Meeting of IEEE San Francisco, California, (Dec. 13-15, 1982) pp. 741-744.40Korean Patent Office, "Notice of Preliminary Rejection," corresponding Korean Patent Application No. 204-7006651, mailed on Nov. 3, 2008, 6 pages (including translation.).41Krick, P.J., "Dual-Level Sense Scheme for Composite Insulator Memory Arrays", IBM technical Disclosure Bulletin, vol. 17, No. 6, Nov. 1974, pp. 1811-1813.42Lai, S.K. et al., "Comparison and Trends in Today's Dominant E2 Technologies", IEEE, IEDM 86, 1986, pp. 580-583.43Luc Haspeslagh, "Two Bit Non-Volatile Electrically Erasable and Programmable Memory Structure, a Process for Producing Said Memory Structure and Methods for Programming and Erasing Said Memory Structure", U.S. Appl. No. 60/296,618, filed Jun. 7, 2001, priority claimed by US6,580,120.44Notice of Preliminary Rejection, Korean Patent Application No. 2004-7006651, Dated Feb. 26, 2010, 6 pages.45Notification of Reasons for Refusal for Patent Application No. 2003-541063 dated Jul. 14, 2009, 9 pages.46Nozaki, "A 1-Mb EEPROM with a MONOS memory cell for a semi-conductor disk application," IEEE Journal of Solid State Circuits, vol. 26, No. 4, Apr. 1991, p. 497-501.47Office Action and Search Report for Taiwanese Patent Application No. 96151683, Dated Mar. 29, 2010, 3 pages.48Office Action dated Apr. 5, 2004, United States Patent and Trademark Office, U.S. Appl. No. 10/161,235, 19 pages.49Office Action for Chinese Patent Application No. 02826596.3, Aug. 17, 2007, 6 pages. (including translation).50Office Action for Chinese Patent Application No. 200710135802.3 mailed Apr. 28, 2010, 9 pages.51Office Action for Korean Patent Application No. 2009-7025906 mailed Apr. 28, 2010, 6 pages.52Office Action, Taiwanese Application No. 91132182 for SanDisk Corporation, mailed May 30, 2007, 5 pages.53P.J. Krick, "Three-state MNOS FET memory array," IBM Technical Disclosure Bulletin, vol. 18, No. 12, May 1976, pp. 1492-1943.54Preliminary Examination for Taiwan Patent Application No. 96151684 dated Jul. 20, 2010, 11 pages.55Reasons for Final Rejection, Korean Patent Application No. 2004-7006651, , Dated Sep. 18, 2009, 5 pages.56Reasons for Refusal for Japanese Patent Application No. 2003-541063 dated Jul. 2, 2010, 7 pages.57Roizin, Yakov, et al., "Novel Techniques for Data Retention and Leff Measurements in Two Bit microFLASH� Memory Cells", AIP Conference Proceedings, vol. 550, Melville, New York, 2001, pp. 181-185.58S. Ogura et al., "Low Voltage, Low Current, High Speed Program Step Split Gate Cell With Ballistic Direct Injection for EEPROM/Flash", 1998, IEDM Technical Digest, 36.5, pp. 987-990.59Second Office Action, PRC Application No. 02826596.3 for SanDisk Corporation, mailed Sep. 11, 2007, 2 pages.60Takashi Hori et al., "A MOSFET with Si-implanted Gate-SiO2 Insulator for Nonvolatile Memory Applications," IEEE, 0-7803-0817-4/92, pp. 17.7.1-17.7.4.61Third Office Action for Chinese Application No. 02826596.3 mailed Feb. 22, 2008, 8 pages.62U.S. Office Action for U.S. Appl. No. 11/075,423 mailed Apr. 17, 2007, 24 pages.63Y. Tarui et al., "Electrically Reprogrammable Nonvolatile Semiconductor Memory", IEEE Journal of Solid State Circuits, vol. SC-7, No. 5, Oct. 1972, pp. 369-375.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8134203 *Nov 13, 2009Mar 13, 2012Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS8547743 *Jun 28, 2011Oct 1, 2013Seagate Technology LlcRead error recovery for solid-state memory based on cumulative background chargesUS8575684 *Feb 2, 2012Nov 5, 2013Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS8614477 *Feb 2, 2012Dec 24, 2013Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS20100123184 *Nov 13, 2009May 20, 2010Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS20120139031 *Feb 2, 2012Jun 7, 2012Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS20120146128 *Feb 2, 2012Jun 14, 2012Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS20130003459 *Jan 3, 2013Seagate Technology LlcRead Error Recovery for Solid-State Memory Based on Cumulative Background Charges* Cited by examinerClassifications U.S. Classification257/324, 257/E29.309, 257/326International ClassificationH01L29/792, H01L21/8247, G11C16/04, H01L29/788, H01L21/8246, H01L27/115, G11C11/56Cooperative ClassificationB82Y10/00, G11C16/0483, H01L29/4234, H01L29/7923, G11C16/0466, G11C16/0475, G11C11/5671, G11C2216/06, G11C16/0491, H01L27/11521, H01L27/11524, H01L27/115, H01L27/11568, Y10S438/947European ClassificationH01L29/423D2B3, H01L27/115, H01L29/792B, H01L27/115G4, G11C16/04N, H01L27/115F4N, B82Y10/00, G11C11/56M, H01L27/115F4, G11C16/04MLegal EventsDateCodeEventDescriptionMay 20, 2011ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026317/0687Effective date: 20110404Apr 16, 2014FPAYFee paymentYear of fee payment: 4May 25, 2016ASAssignmentOwner name: SANDISK TECHNOLOGIES LLC, TEXASFree format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038807/0850Effective date: 20160516RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services