Source: http://www.google.com/patents/US6919235?dq=5839108
Timestamp: 2014-12-27 02:56:39
Document Index: 440639552

Matched Legal Cases: ['art 608', 'art 2002', 'art 2002', 'art 2103', 'art 2106', 'art 2103', 'art 2202', 'art 2203', 'art 2303', 'art 2403']

Patent US6919235 - Semiconductor device having semiconductor circuit comprising semiconductor ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsThe invention is to provide a semiconductor device having a semiconductor circuit comprising a semiconductor element having improved TFT characteristics and uniform characteristics by improving an active layer, particularly an interface between a region forming a channel forming region and a gate insulating...http://www.google.com/patents/US6919235?utm_source=gb-gplus-sharePatent US6919235 - Semiconductor device having semiconductor circuit comprising semiconductor element, and method for manufacturing sameAdvanced Patent SearchPublication numberUS6919235 B1Publication typeGrantApplication numberUS 09/362,192Publication dateJul 19, 2005Filing dateJul 28, 1999Priority dateAug 5, 1998Fee statusPaidPublication number09362192, 362192, US 6919235 B1, US 6919235B1, US-B1-6919235, US6919235 B1, US6919235B1InventorsShunpei Yamazaki, Hiroki Adachi, Hideaki KuwabaraOriginal AssigneeSemiconductor Energy Laboratory Co., Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (84), Non-Patent Citations (5), Referenced by (15), Classifications (26), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetSemiconductor device having semiconductor circuit comprising semiconductor element, and method for manufacturing sameUS 6919235 B1Abstract The invention is to provide a semiconductor device having a semiconductor circuit comprising a semiconductor element having improved TFT characteristics and uniform characteristics by improving an active layer, particularly an interface between a region forming a channel forming region and a gate insulating film. In the invention in order to attain the object described above, an material for promoting crystallization is added to a substrate or an underlayer film, an initial semiconductor film and a first gate insulating film are continuously formed, crystallization of the initial semiconductor film is conducted by irradiation of an infrared ray or an ultraviolet ray (laser light) through the first gate insulating film, patterning is conducted to obtain an active layer and the first gate insulating film, which have desired shapes, and a second gate insulating film is formed.
1. A method for manufacturing a semiconductor device comprising steps of:
providing nickel to at least a part of a semiconductor film formed over a substrate; subjecting said semiconductor film to oxygen plasma; and crystallizing said semiconductor film after subjecting said semiconductor film to the oxygen plasma to obtain a crystalline semiconductor film. 2. A method according to claim 1, wherein said crystallizing is performed by crystallizing said semiconductor film by irradiating with one of an infrared ray and a laser light.
3. A method according to claim 1, wherein said semiconductor film is crystallized through one of a solid state and an intermediate state between the solid state and a liquid state.
4. A method according to claim 1, wherein said gate insulating film is continuously formed without exposing to the air after forming said semiconductor film.
providing nickel to at least a part of a semiconductor film formed over a substrate; subjecting said semiconductor film to plasma comprising oxygen and helium; and irradiating said semiconductor film after subjecting said semiconductor film to the plasma with one of an infrared ray and a laser light. 6. A method according to claim 5, wherein said semiconductor film is crystallized through one of a solid state and an intermediate state between the solid state and a liquid state.
7. A method for manufacturing a semiconductor device comprising steps of:
providing nickel to at least a part of a semiconductor film formed over a substrate; subjecting said semiconductor film to oxygen plasma; crystallizing said semiconductor film after subjecting said semiconductor film to the oxygen plasma using said material, to obtain a crystalline semiconductor film; patterning said crystalline semiconductor film and said gate insulating film; forming a second gate insulating film so as to cover said crystalline semiconductor film and said gate insulating film after patterning them. 8. A method according to claim 7, wherein said crystallizing is performed by crystallizing said semiconductor film by irradiating with one of an infrared ray and a laser light.
9. A method according to claim 7, wherein said semiconductor film is crystallized through one of a solid state and an intermediate state between the solid state and a liquid state.
providing nickel to at least a part of a semiconductor film formed over a substrate; subjecting said semiconductor film to oxygen plasma; irradiating said semiconductor film after subjecting said semiconductor film to the oxygen plasma with one of an infrared ray and a laser light; and patterning said crystalline semiconductor film. 11. A method according to claim 10, further comprising a step of forming a second gate insulating film on the patterned semiconductor film.
12. A method according to claim 10, wherein said semiconductor film is crystallized through one of a solid state and an intermediate state between the solid state and a liquid state.
13. A method for manufacturing a semiconductor device comprising steps of:
providing nickel to at least a part of a semiconductor film formed over a substrate; subjecting said semiconductor film to oxygen plasma; crystallizing said semiconductor film after subjecting said semiconductor film to the oxygen plasma to obtain a crystalline semiconductor film; and patterning said crystalline semiconductor film. 14. A method according to claim 13, wherein said crystallizing is performed by crystallizing said semiconductor film by irradiating with one of an infrared ray and a laser light.
15. A method according to claim 13, wherein said semiconductor film is crystallized through one of a solid state and an intermediate state between the solid state and a liquid state.
16. A method for manufacturing a semiconductor device comprising steps of:
providing nickel to at least a part of a semiconductor film formed over a substrate; subjecting said semiconductor film to oxygen plasma; and irradiating said semiconductor film after subjecting said semiconductor film to the oxygen plasma with one of an infrared ray and a laser light. 17. A method according to claim 16, wherein said semiconductor film is crystallized through one of a solid state and an intermediate state between the solid state and a liquid state.
FIELD OF THE INVENTION The present invention relates to a structure of a semiconductor device having a semiconductor circuit comprising a semiconductor element, such as an insulating gate type transistor, and a method for manufacturing the same. In particular, it relates to a semiconductor device having a semiconductor circuit comprising a semiconductor element having a wiring formed with a valve metallic film, and a method for manufacturing the same. The semiconductor device of the invention includes not only an element, such as a thin film transistor (TFT) and a MOS transistor, but also an electro-optical device, such as a display device and an image sensor, having a semiconductor circuit comprising the insulating gate type transistor. Furthermore, the semiconductor device of the invention includes an electronic equipment comprising the display device and the electro-optical device.
BACKGROUND OF THE INVENTION An active matrix type liquid crystal display having a pixel matrix circuit and a driver circuit comprising a thin film transistor (TFT) formed on a substrate having an insulating property is receiving attention. The liquid crystal display is utilized as a display device of a size of from 0.5 to 20 inches.
At the present time, in order to realize a liquid crystal display capable of conducting highly minute display, a TFT having a crystalline semiconductor film, such as polysilicon, as an active layer is receiving attention. The TFT having a crystalline semiconductor film as an active layer has a higher operation rate and a higher driving capability than a TFT having an amorphous semiconductor layer as an active layer, but involves a problem in that unevenness in electric characteristics of the respective TFT is large.
One of the policy of development of a liquid crystal display is to develop one having a large area. When a liquid crystal display has a large area, the pixel matrix circuit to be a pixel display part also has a large area, and thus a source wiring and a gate wiring arranged in a matrix form become long to increase a wiring resistance. Furthermore, in order to cope with the demand of high minuteness, the wiring must be thin to make the increase in wiring resistance conspicuous. The source wiring and the gate wiring are connected to a TFT for the respective pixels, and increase in number of pixels brings about a problem of increase in parasitic capacity. In the liquid crystal display, the gate wiring and the gate electrode are generally formed as unified, and the delay of the gate signal becomes conspicuous with the display panel having a large area.
Accordingly, the lower the resistivity of the material of the gate electrode wiring is, the thinner and longer the gate wiring can be, and thus a display panel of a large area can be produced. While Al, Ta and Ti have been used as the material of the gate electrode wiring, Al has been frequently used since Al has the lowest resistivity among them and is a metal capable of being subjected to anodic oxidation. The heat resistance of Al can be increased by forming an anodic oxidation film. However, even at a process temperature of from 300 to 400� C., whiskers and hillocks are formed, and the wiring suffers deformation and diffusion into an insulating film and an active layer, which become causes of operation failure of the TFT and deterioration of the TFT characteristics.
Furthermore, in order to conduct anodic oxidation, an electrode and a wiring to be subjected to anodic oxidation must be connected to a voltage supplying line, and after completing the anodic oxidation treatment, the voltage supplying line and the unnecessary connection part to the voltage supplying line must be removed by etching. Therefore, in order to produce a thin film transistor by using the anodic oxidation treatment, a space for forming the voltage supplying line and an etching margin are necessary, which prevent integration of the circuit.
In recent years, a high mobility is demanded for a TFT, and it is the major trend that a crystalline semiconductor film having a higher mobility than an amorphous semiconductor film is used as an active layer of the TFT. A conventional TFT is produced in the manner, which will be described below.
An amorphous silicon film is formed on an insulating substrate, and the amorphous silicon film is subjected to a crystallization treatment by heating or irradiation with laser light, to form a polysilicon film (polycrystalline silicon film). After patterning the polysilicon film in a desired shape, a gate insulating film and a layer of a material for forming a gate electrode are accumulated thereon, and a gate electrode is formed by patterning them. An impurity giving a conductivity is then selectively introduced into the polysilicon film to form an impurity region to be a source region and a drain region. After an interlayer insulating film is then accumulated, and a contact hole is formed to expose the source region and the drain region, a metallic film is formed and patterned to form a metallic wiring in contact with the source region and the drain region. Thus, the production process of the TFT is finished.
In the conventional method described above, after the semiconductor film having an amorphous substance is formed, the gate insulating film is formed after conducting some steps (such as the crystallization step and the patterning step).
Therefore, before forming the gate insulating film, the surface of the crystalline semiconductor film to be an active layer is contaminated or oxidized by an impurity in the air (oxygen and water) or an impurity formed in the steps before the formation of the gate insulating film. When the gate insulating film is formed on the crystalline semiconductor film having the contaminated or oxidized surface, the active layer, particularly the interface characteristics between a channel forming region and the gate insulating film, is deteriorated, to become a cause of unevenness and lowering of the electric characteristics of the TFT.
SUMMARY OF THE INVENTION An object of the invention is to provide a semiconductor device and a method for manufacturing the same, which has a semiconductor circuit comprising a semiconductor element having improved TFT characteristics and uniform characteristics by such a manner that an active layer, particularly an interface between a region forming a channel forming region and a gate insulating film, is improved.
Another object of the invention is to conduct anodic oxidation of a gate wiring without forming a voltage supplying line for anodic oxidation.
Further object of the invention is to produce a semiconductor element with a good yield by preventing diffusion of an aluminum atom and deformation of the wiring due to heating.
In the invention to attain the objects, an underlayer film is formed on an insulating surface; a catalytic element is added to a surface of the underlayer film; an initial semiconductor film and a first gate insulating film are continuously formed; crystallization is conducted by irradiation of an infrared ray or an ultraviolet ray (laser light) through the first gate insulating film; patterning is conducted to obtain an active layer and a gate insulating layer, which have desired shapes; and a second gate insulating film is formed. It is preferred that the irradiation with laser light is also continuously conducted without exposing to the air.
The term continuous forming used herein means that the films are formed continuously with maintaining high vacuum without exposing to the air. For example, it means that the formation of the films is continuously conducted by transporting among chambers without exposing to the air, or the formation of the films is continuously conducted in one chamber without exposing to the air by changing reaction gases.
In the invention, also, a gate electrode is made to have a multi-layer structure; a wiring layer of an upper layer is formed with a material having a low resistance, preferably aluminum or a material mainly comprising aluminum; and a wiring layer of a lower layer is formed with a valve metal having a melting point higher than the material of the wiring layer of the upper layer, preferably tantalum or a material mainly comprising tantalum (such as TaN) that can be subjected to anodic oxidation in the same electrolytic solution as the material mainly comprising aluminum.
The invention relates to, as a first aspect, a semiconductor device having a semiconductor circuit comprising a semiconductor element, the semiconductor element comprising
an active layer comprising a crystalline semiconductor film formed on a surface having an insulating property,
a first insulating film formed in contact with an upper surface of the active layer,
a second insulating film formed in contact with a side surface of the active layer and in contact with an upper surface and a side surface of the first insulating film, and
a gate wiring having a multi-layer structure formed in contact with an upper surface of the second insulating layer.
The invention also relates to, as a second aspect, a semiconductor device having a semiconductor circuit comprising a semiconductor element, the semiconductor element comprising
a gate wiring having a multi-layer structure formed in contact with an upper surface of the second insulating layer,
wherein the second insulating film has a film thickness thicker than the first insulating film.
In the aspects described above, it is preferred that the crystalline semiconductor film is formed by a method comprising
a step of adding a catalytic element promoting crystallization to an initial semiconductor film, and
a step of crystallizing the initial semiconductor film without melting, by irradiating an infrared ray or an ultraviolet ray through the first insulating film.
It is preferred that the catalytic element is at least one selected from the group consisting of Ni, Fe, Co, Pt, Cu, Au and Ge.
It is also preferred that the initial semiconductor film comprises a semiconductor film having an amorphous substance or a semiconductor film having a microcrystalline substance.
In the aspects described above, it is preferred that a concentration of an impurity at an interface between the first insulating film and the active layer is lower than a concentration of an impurity at an interface between the first insulating film and the second insulating film.
In the aspects described above, it is preferred that the gate wiring having a multi-layer structure comprises at least one layer mainly comprising an element selected from the group consisting of aluminum, tantalum, molybdenum, titanium, chromium and silicon.
In the aspects described above, it is preferred that the gate wiring has a multi-layer structure comprising a first conductive film having laminated thereon a second conductive film, the first conductive film comprises tantalum or a material mainly comprising tantalum, and
the second conductive film comprises aluminum or a material mainly comprising aluminum.
In the aspects described above, it is preferred that the first insulating film has a film thickness of from 1 to 50 nm, and it is preferred that the second insulating film has a film thickness of from 100 to 200 nm.
In the aspects described above, it is preferred that the active layer comprises a source region, a drain region and a channel forming region formed between the source region and the drain region.
In the aspects described above, it is preferred that at least a part of the source region and the drain region comprises a silicide.
In the aspects described above, it is preferred that an impurity giving an N-type conductivity is added to the source region and the drain region.
In the aspects described above, it is preferred that an impurity giving an N-type conductivity and an impurity giving a P-type conductivity are added to the source region and the drain region.
In the aspects described above, it is preferred that the channel forming region contains a catalytic element promoting crystallization, and
a concentration of the catalytic element in the source region and the drain region is higher than the channel forming region.
The invention relates to, as a third aspect, a method for manufacturing a semiconductor device having a semiconductor circuit comprising a semiconductor element, the method comprising
a step of contacting a catalytic element promoting crystallization to at least a part of an underlayer film having an insulating surface,
a step of continuously forming an initial semiconductor film and a first insulating film on the underlayer film,
a step of crystallizing the initial semiconductor film by irradiating an infrared ray or an ultraviolet ray through the first insulating film, to obtain a crystalline semiconductor film,
a step of patterning the crystalline semiconductor film and the first insulating film to match an end surface of the initial semiconductor film and an end surface of the first insulating film,
a step of forming a second insulating film to cover the crystalline semiconductor film and the first insulating film, and
a step of forming a gate wiring having a multi-layer structure on the insulating film.
The invention relates to, as a fourth aspect, a method for manufacturing a semiconductor device having a semiconductor circuit comprising a semiconductor element, the method comprising
a step of forming a second insulating film to cover the crystalline semiconductor film and the first insulating film, a step of forming a gate wiring having a multi-layer structure on the insulating film,
a step of conducting doping of a phosphorous element to a region to be a source region and a drain region, and
a step of gettering the catalytic element by conducting a heat treatment.
In the aspects of the method described above, it is preferred that the step of forming the gate wiring having a multi-layer structure comprises
a step of forming a first metallic film on an insulating film,
a step of forming a second metallic film in contact with the first metallic film,
a step of patterning the second metallic film to form a second wiring layer comprising the second metallic film on the first metallic film,
a step of applying a voltage to the first metallic film to conduct anodic oxidation of the second wiring layer and anodic oxidation of the first metallic film, and
a step of selectively removing an anodic oxidation film of the first metallic film to form a first wiring layer.
In the aspects of the method described above, it is preferred that the method further comprises a step of adding an impurity ion giving a conductive type to the crystalline semiconductor film through the first insulating film and the second insulating film.
In the aspects of the method described above, it is preferred that the step of obtaining the crystalline semiconductor film comprises a step of crystallizing the initial semiconductor film without melting the initial semiconductor film.
BRIEF DESCRIPTION OF THE DRAWINGS FIGS. 1A to 1E are cross sectional views showing an embodiment of the production method according to the invention.
FIGS. 2A to 2E are cross sectional views showing an embodiment of the production method according to the invention.
FIGS. 3A to 3E are cross sectional views showing an embodiment of the production method according to the invention.
FIGS. 4A to 4C are enlarged cross sectional views showing an embodiment of the production method according to the invention.
FIGS. 5A to 5C are a plan view and cross sectional views showing an example of the production method according to the invention.
FIGS. 6A to 6D are cross sectional views showing an example of the production method according to the invention.
FIGS. 7A to 7C are cross sectional views showing an example of the production method according to the invention.
FIGS. 8A to 8C are cross sectional views showing an example of the production method according to the invention.
FIG. 9 is a cross sectional view showing an example of the production method according to the invention.
FIGS. 10A and 10B are plan views showing a pixel matrix circuit and a CMOS circuit.
FIG. 11 is a perspective appearance view showing an active matrix substrate.
FIGS. 12A to 12F are perspective views of examples of an electric device.
FIGS. 13A to 13D are perspective views and cross sectional views of examples of an electric device.
DESCRIPTION OF PREFERRED EMBODIMENTS The semiconductor device according to the invention and the method for manufacturing the same will be briefly described with reference to FIGS. 1A to 1E, 2A to 2E, 3A to 3E, 4A to 4C, and 5A to 5C.
A substrate 100 having an insulating surface is prepared. Examples of the substrate 100 include an insulating substrate, such as a glass substrate, a quartz substrate, crystalline glass and a plastic substrate, a semiconductor substrate (such as a silicon substrate) having an underlayer film, and a metallic substrate (such as a stainless steel substrate) having an underlayer film.
An underlayer film 10 is then formed on the substrate 100 having an insulating surface. Examples of the underlayer film 10 include a silicon oxide film, a silicon nitride film, a silicon oxynitride film (SiOxNy) and a laminated film thereof. The underlayer film can be formed by known methods, such as a reduced pressure CVD method, a thermal CVD method, a plasma CVD method and a sputtering method.
A catalytic element promoting crystallization of a semiconductor material is added to the whole surface of the substrate or the underlayer film, or selectively added to them. The catalytic element can be added by a sputtering method, a CVD method, a plasma treatment method, an adsorption method, an ion implantation method or a method of coating a solution containing the catalytic element. (FIG. 1A) As the catalytic element promoting crystallization, one kind or plural kinds of elements selected from the group consisting of Fe, Co, Ni, Ru, Rh, Pd, Os, Ir, Pt, Cu and Au can be used. A catalytic element of a lattice substitution type (or a melting type), such as Ge and Pb, can also be used. By employing this technique, a crystalline semiconductor film can be produced by a low temperature process. An example using nickel (Ni) as the catalytic element will be specifically described herein.
An initial semiconductor film 101 and a first gate insulating film 102 a are then continuously formed. (FIG. 1B)
The term initial semiconductor film used herein is a general term of a semiconductor film, representative examples of which include a semiconductor film having an amorphous substance, such as an amorphous semiconductor film (e.g., amorphous silicon), an amorphous semiconductor film having a microcrystalline substance, and a microcrystalline semiconductor film. These semiconductor films are films comprising an Si film, a Ge film, and a compound semiconductor film (such as, an amorphous silicon germanium film represented by SixGe1−x (0<x<1)). The initial semiconductor film can be formed by known methods, such as a reduced pressure CVD method, a thermal CVD method and a plasma CVD method.
Examples of the first gate insulating film 102 a include a silicon oxide film, a silicon nitride film, a silicon oxynitride film (SiOxNy) and a laminated film thereof, in the thickness range of from 1 to 50 nm. The first gate insulating film 102 a can be formed by known methods, such as a reduced pressure CVD method, a thermal CVD method, a plasma CVD method and a sputtering method. Furthermore, an oxide film obtained by subjecting the initial semiconductor film 101 to plasma oxidation or thermal oxidation, and a nitride film obtained by subjecting the same to plasma nitriding can also be used as the first gate insulating film.
In the invention, excellent interface characteristics can be obtained by continuously forming the first gate insulating film without exposing to the air after the formation of the initial semiconductor film. It is preferred that the temperatures on the formation of the films arc made identical to relax the stress between the layers. Furthermore, in order to decrease the hydrogen concentration in the film of the initial semiconductor film, it is preferred to conduct a film forming step at a film forming temperature of from 400 to 500� C., or to conduct a heat treatment at a temperature of from 350 to 500� C. after conducting the continuous film formation.
The amorphous semiconductor film 101 is irradiated with an infrared ray or an ultraviolet ray through the first gate insulating film 102 a to conduct crystallization (hereinafter referred to as laser crystallization) of the same to form a crystalline semiconductor film 103. (FIG. 1C) It is preferred that the laser crystallization is continuously conducted without exposing to the air.
The term crystalline semiconductor film is a general term of a semiconductor film having regularity in the structure thereof, and includes a single crystal semiconductor film, a polycrystalline semiconductor film (such as, a polycrystalline silicon film), a microcrystalline semiconductor film, and a semiconductor film having a structure partly having regularity.
In the case where an ultraviolet ray is used as the crystallization technique, high-intensity light emitted from an excimer laser or an ultraviolet laser may be used, and in the case where an infrared ray is used, high-intensity light emitted from an infrared laser or an infrared lamp may be used. In this embodiment, crystal growth proceeds with progress of diffusion of the catalytic element (Ni) from the interface between the underlayer film and the semiconductor film having an amorphous substance. There are a case where the semiconductor film having an amorphous substance is crystallized through a molten state, and a case where the semiconductor film having an amorphous substance is crystallized without melting through a solid state or an intermediate state s between a solid state and a liquid state, depending on the conditions of the laser crystallization. The conditions of the laser crystallization (such as a wavelength of the laser light, an irradiation intensity, a pulse width, a repeating frequency and an irradiation time) are appropriately determined with considering the film thickness of the first gate insulating film, the film thickness of the semiconductor film having an amorphous substance, and the temperature of the substrate. After completing the laser crystallization, a hydrogenation treatment by a known method may be conducted.
The first gate insulating film and the crystalline semiconductor film are patterned into the desired forms to obtain an active layer 104 comprising a first gate insulating layer 102 b and the crystalline semiconductor film. (FIG. 1D)
A second gate insulating film 102 c are formed to cover the whole surface of the substrate. (FIG. 1E) Examples of the second gate insulating film include a silicon oxide film, a silicon nitride film, a silicon oxynitride film (SiOxNy) and a laminated film thereof, in the thickness range of from 100 to 200 nm.
A laminated film of a first conductive film 105 and a second conductive film 106 is then formed. (FIG. 2A) Examples of the material of the first conductive film 105 include a material mainly comprising a valve metal, such as a material mainly comprising tantalum (Ta), niobium (Nb), hafnium (Hf), zirconium (Zr), titanium (Ti) and chromium (Cr), in the thickness range of from 1 to 50 nm, preferably from 5 to 30 nm, and more preferably from 5 to 20 nm. In this embodiment, an example using tantalum (Ta) as the first conductive film is specifically described. Because tantalum has a working function close to that of silicon, tantalum is one of preferred materials that exhibit a small shift in threshold value of the TFT. Furthermore, because tantalum can be subjected to anodic oxidation in the same electrolytic solution as the material mainly comprising aluminum, tantalum is preferred in the invention.
The term valve metal used herein means a metal exhibiting a valve function in that a barrier type anodic oxidation film anodically formed is allowed to pass a cathode electric current but is not allowed to pass an anode electric current. (Denkikagaku Binran (Handbook of Electrochemistry) 4th Ed., edited by Society of Electrochemistry, p. 370, Maruzen (1985)).
Examples of the material of the second conductive film 106 include a conductive material having a low resistance for forming a second wiring layer to mainly become a path of an electric charge, such as aluminum and a material mainly comprising aluminum, in a thickness range of from 200 to 500 nm. In this embodiment, an example using an aluminum film as the second conductive film is specifically described.
A resist mask 108 is then formed, and the second conductive film 106 is patterned to form a second wiring layer 107 a comprising the second conductive film. (FIG. 2B) The second wiring layer 107 a constitutes an upper layer of the gate wiring.
First anodic oxidation is conducted by contacting a probe of an anodic oxidation device to the first conductive film 105 with the resist mask 108 remaining. (FIG. 2C) In the first anodic oxidation, an anodic oxide of a porous type (porous alumina) 109 is formed on the side surface of the second wiring layer.
After removing the resist mask 108, the probe of the anodic oxidation device is made in contact with the first conductive film to conduct second anodic oxidation. (FIG. 2D) In the second anodic oxidation, an anodic oxide of a barrier type (non-porous alumina) is formed on the surface of the second wiring layer 107 c. In the first conductive film, an exposed region and a region, at which the anodic oxide of a porous type 109 is present, are subjected to anodic oxidation, to form tantalum oxide (TaOx) 111. The first conductive film 112 that has not been subjected to anodic oxidation constitutes a wiring layer.
FIG. 4A is an enlarged cross sectional view of the area surrounded with dotted lines in FIG. 2D. On the region where the first conductive film is exposed and subjected to anodic oxidation, tantalum oxide layers 111 a and 111 c are laminated. On the region in contact with the anodic oxide of a porous type 109, a tantalum layer 112 and tantalum oxide layers 111 a and 111 b are laminated. The tantalum oxide layer 111 c is a region that is formed simultaneously with the production step of the anodic oxide of a porous type 109. The regions 111 a and 111 b are regions that are formed simultaneously with the production step of the anodic oxide of a barrier type 110. The region 111 a invades under the anodic oxide 109 by a length of from 5 to 20 nm. The region 111 b becomes tantalum oxide containing Al, or an oxide of an alloy of Ta and Al. The region 111 c has a lower denseness than the region 111 a. The tantalum oxide is removed using the anodic oxide film of a porous type as a mask. (FIG. 2E) While the surface of the second gate insulating film may be slightly etched depending on the etching conditions, it is not shown in the figure for simplicity. The etching may go around the anodic oxide 109 to slightly invade under the anodic oxide depending on the etching conditions, it is not shown in the figure for simplicity.
Maintaining the state in that the surface of the active layer 104 is covered with the gate insulating films 102 b and 102 c, an impurity ion giving a conductivity is added to the active layer to form impurity regions of P-type and N-type 113 and 114 to be a source region and a drain region. (FIG. 3A) The addition of the ion can be conducted by known method, such as an ion implantation method, a plasma doping method and a laser doping method. In this step, the doping conditions, the dose amount and the acceleration voltage are so adjusted that the impurity ion is added to the active layer passing through the first and second gate insulating films. In this embodiment, an example using boron as an impurity giving a P-type conductivity and phosphorous as an impurity giving an N-type conductivity is specifically described.
FIG. 4B is an enlarged cross sectional view of the area surrounded with dotted lines in FIG. 3A. In the case where this structure is maintained as it is, the TFT is liable to be deteriorated or broken because a voltage is applied as concentrated to an edge of the Ta layer 112 present under the anodic oxides 109 and 111 on the TFT in an on state. Therefore, it is preferred that the Ta layer 112 present under the anodic oxides 109 and 111 is selectively removed or oxidized.
Accordingly, in the invention, the anodic oxide 109 of a porous type is removed with the gate insulating films 102 b and 102 c maintained as covering the surface of the active layer, and then the tantalum oxide and the tantalum film present under the region 109 are removed by dry etching using CHF3. (FIG. 3B) In the constitution of the invention, because the second gate insulating film functions as an etching stopper to protect the active layer, plural etching treatments can be conducted. At this time, while the surface of the second gate insulating film may be slightly etched, it is not shown in the figure for simplicity. The etching may go around the anodic oxide 110 to slightly invade into the regions 111 and 112 depending on the etching conditions, it is not shown in the figure for simplicity.
An impurity ion giving a conductivity is again added to the active layer to form low concentration impurity regions of a P-type and an N-type 117 and 118. (FIG. 3C) The addition of the ion can be conducted by known method, such as an ion implantation method, a plasma doping method and a laser doping method. A first wiring layer 116 functions as a mask, a region of a lower part of the gate wiring becomes a channel forming region 119.
A heat treatment at a temperature of from 500 to 650� C. is conducted for from 0.1 to 12 hours. (FIG. 3D) The heat treatment provides an effect of activating the impurity in the source region and the drain region, an effect of recovering the crystalline structure damaged during the doping step, and an effect of lowering the concentration of the catalytic element in the channel forming region by utilizing the source region and the drain region added with phosphorous as a gettering sink. In this embodiment, nickel moves to be gettered from the channel forming region directly under the gate wiring to the source region and the drain region, in the direction shown by an arrow in FIG. 3D.
FIG. 4C is an enlarged cross sectional view of the area surrounded with dotted lines in FIG. 3C. An anodic oxide 111 d is a part of the anodic oxide 111 a. As shown in the figure, the surface of the active layer has a structure of covering with the first gate insulating film 102 b and the second gate insulating film 102 c. Finally, after forming an interlayer insulating film 120, contact holes for exposing the source region and the drain region are formed, and a metallic layer is formed. The metallic layer is then patterned to form metallic wirings 121 and 122 in contact with the source region and the drain region, respectively. (FIG. 3E) This, the production of the TFT in this embodiment according to the invention is accomplished.
FIGS. 5A to 5C are a plan view and cross sectional views in FIG. 3E. FIG. 3E is the same as FIG. 5B, and the cross sectional structural view along the line Z-Z′ in FIG. 5B corresponds to FIG. 5A. The plan shape shown in FIG. 5A is simplified to a rectangular shape. The cross sectional structural view along the line X-X′ in FIG. 5A corresponds to FIG. 5B, and the cross sectional structural view along the line Y-Y′ in FIG. 5A corresponds to FIG. 5C.
The invention will be described with reference to the following examples, but the invention is not construed as being limited thereto.
EXAMPLE 1 An example of a structure of a semiconductor device having a semiconductor circuit comprising a semiconductor element utilizing the invention will be described with reference to FIGS. 10A and 10B. The semiconductor device according to the invention comprises a peripheral driving circuit part and a pixel matrix circuit part formed on one substrate. In this example, for simplicity of the drawings, a CMOS circuit constituting a part of the peripheral driving circuit part and a pixel TFT (N-channel TFT) constituting a part of the pixel matrix circuit are shown on one substrate.
FIGS. 10A and 10B are upper plan views corresponding to FIGS. 6A to 6D, 7A to 7C, 8A to 8C and 9. A part cut along the dotted line A-A′ in FIG. 10A corresponds to the cross sectional structure of the pixel matrix circuit of FIGS. 6A to 6D, 7A to 7C, 8A to 8C and 9, and a part cut along the line B-B′ in FIG. 10B corresponds to the cross sectional structure of the CMOS circuit of FIGS. 6A to 6D, 7A to 7C, 8A to 8C and 9, respectively. FIG. 11 is a schematic perspective view of an active matrix substrate comprising a peripheral driving circuit part and a pixel matrix circuit part on one substrate. The active matrix substrate comprises a substrate 200 having thereon a pixel matrix circuit 701, a scanning line driving circuit 702 and a signal line driving circuit 703, and the scanning line driving circuit 702 and the signal line driving circuit 703 are connected to the pixel matrix circuit 701 by a scanning line 621 and a signal line 603, respectively. In the vicinity of a point of intersection of the scanning line and the signal line, a pixel TFT 704 connected to the lines is formed, to which a pixel electrode 613 and an auxiliary capacitance 705 are connected.
The both TFTs (thin film transistors) in FIG. 9 are formed on an underlayer film 201 provided on a substrate 200. In the case of a P-channel TFT of the CMOS circuit, P-type high concentration impurity regions (a source region and a drain region) 801 and 802, a channel forming region 803, and low concentration impurity regions 804 and 805 between the high concentration impurity regions and the channel forming region are formed as an active layer. On the channel forming region, a gate wiring is formed through a laminated film of a first gate insulating film 203 b and a second gate insulating film 203 c. The gate wiring has a laminated structure comprising a first wiring layer 212 and a second wiring layer 207 b, and the second wiring layer is protected by an anodic oxide of a barrier type 210. In a first interlayer insulating film 601 covering thereover, contact holes are formed to connect wirings 604 and 605 to the high concentration impurity region, and a second interlayer insulating film 607 is formed further thereon. A lead wiring 610 is connected to the wiring 605, and a third interlayer insulating film 612 is formed to cover the same.
In the N-channel TFT, N-type high concentration impurity regions (a source region and a drain region) 806 and 807, a channel forming region 809, and low concentration impurity regions 808 and 810 between the high concentration impurity regions and the channel forming region are formed as an active layer. Wirings 605 and 606 are connected to the high concentration impurity region, and a lead wiring 611 is connected to the wiring 606. The structure other than the active layer is the same as the P-channel TFT described above.
The N-channel TFT formed in the pixel matrix circuit has the same structure as the N-channel TFT of the CMOS circuit until the part where the first interlayer insulating film is formed. A wiring 603 is connected to a high concentration impurity region 811, and a wiring 602 is connected to a high concentration impurity region 813. A second interlayer insulating film is formed thereon, and a black mask 609 is then formed. The black mask covers the pixel TFT, and forms an auxiliary capacitance with the wiring 602. A third interlayer insulating film 612 is further formed thereon, and a pixel electrode 613 comprising a transparent conductive film, such as ITO, is connected. A ZnOx film, a InZnOx, or a film comprising alloy metals can be used as a pixel electrode. In this example, while the gate electrode of the pixel TFT of the pixel matrix circuit has a double gate structure, it may be a multi-gate structure, such as a triple gate structure, to suppress unevenness of an off electric current. It may be a single gate structure to increase an opening ratio.
In the structure of the invention, the concentration of the impurity (such as carbon, nitrogen, oxygen, Na, Fe, Cr, Al and Ta) at the interface between the channel forming region and the first gate insulating film is lower than the concentration of the impurity at the interface between the first gate insulating film and the second gate insulating film. In particular, the concentration of the impurity can be controlled in such a manner that the concentration of the impurity, such as carbon, nitrogen and oxygen, at the interface between the channel forming regions 803, 809, 814 and 815 of the respective TFTs and the first gate insulating film 203 b is from 1�1019 atoms/cm3 or less, and preferably 1�1016 atoms/cm3 or less. The concentration of an alkali metal impurity (such as Na) and a metal impurity (such as Fe and Cr) can be controlled to 1�1015 atoms/cm3 or less. The concentration of the catalytic element (Ni) used on crystallization can be 5�1017 atoms/cm3. The concentrations of the impurities herein can be defined by the lowest value of the SIMS data.
The method for manufacturing a semiconductor device according to the invention will be described in detail with references to FIGS. 6A to 6D, 7A to 7C, 8A to 8C and 9 below.
A substrate 200 having an insulating surface is prepared. In this example, a glass substrate (Corning 1737, distortion point: 667� C.) was used as the substrate 200. A silicon oxide film having a thickness of 200 nm was formed on the surface of the substrate as an underlayer film 201. A nickel acetate solution was coated by using a spinner and dried to form a Ni layer 21. (FIG. 6A) The Ni layer does not form a complete layer. The Ni concentration of the nickel acetate solution is from 1 to 1,000 ppm in weight conversion. In this example, it was 100 ppm. In this state, Ni is maintained on the surface of the underlayer film. While a coating method using a solution is used in this example, Ni can be maintained on the surface of the underlayer film by an ion implantation method or a sputtering method.
An amorphous silicon film 202 and a first gate insulating film 203 a are continuously formed. (FIG. 6B) In this example, a chamber for forming the amorphous silicon film and a chamber for forming the gate insulating film are provided, and they are continuously formed by transferring the substrate among the chambers with maintaining high vacuum. In this example, the amorphous silicon film having a thickness of 50 nm was formed by a reduced pressure thermal CVD method using disilane (Si2H6) as a film forming gas, and the first gate insulating film comprising an oxide film having a thickness of 20 nm was formed by a reduced pressure thermal CVD method. The concentration of the impurity, such as carbon, nitrogen and oxygen, in the amorphous silicon film 202 is controlled to 5�1018 atoms/cm3 or less.
While maintaining the first gate insulating film 203 a on the surface, the amorphous silicon film 202 is crystallized by irradiating with an ultraviolet ray or an infrared ray (laser crystallization) to obtain a crystalline silicon film 204. (FIG. 6C) The laser crystallization may be continuously conducted without exposing to the air. In this example, XeCl laser light (=308 nm) was used. In this example, pulse laser light was irradiated under the crystallization condition in that the semiconductor film having an amorphous substance was not melted to promote crystal growth from the catalytic element, so as to obtain a crystalline semiconductor film. In the crystallization step, nucleus formation from nickel silicide as a nucleus occurs, and the nucleus then grows to crystallize the whole of the film.
The crystalline silicon film and the first gate insulating film are patterned by a dry etching method to form an active layer 205 and a first gate insulating layer 203 b as shown in FIG. 6D.
A second gate insulating film 203 c having a thickness of 100 nm is formed to cover the whole surface of the substrate, and then a laminated film of a Ta film 206 having a thickness of 20 nm as a first conductive film and an Al film containing 2% by weight of scandium having a thickness of 40 nm as a second conductive film is formed. A resist mask 208 is formed, and the Al film is patterned, to form a second wiring layer 207 a. (FIG. 7A)
With the resist mask 208 remaining, a probe of an anodic oxidation device is made in contact with the Ta film to conduct the first anodic oxidation. The anodic oxidation conditions were a 3% oxalic acid aqueous solution (temperature: 10� C.) used as an electrolytic solution, a reached voltage of 8 V, a voltage application time of 40 minutes, and a supplied electric current of 20 mA per substrate. An anodic oxide of a porous type 209 was formed through this step. After removing the resist mask 208, the probe of the anodic oxidation device was again made in contact with the Ta film to conduct the second anodic oxidation. The anodic oxidation conditions were an ethylene glycol solution containing 3% of tartaric acid used as an electrolytic solution, a temperature of the electrolytic solution of 10C, a reached voltage of 80 V, a voltage application time of 30 minutes, and a supplied electric current of 30 mA per substrate. An anodic oxide of a barrier type 210 and a tantalum oxide 211 were formed through this step. (FIG. 7B) While the thickness of the region where tantalum oxide is formed is actually increased, it is not shown in the figure for simplicity.
After removing the tantalum oxide by etching using an oxygen series etchant gas, such as CF4O, phosphorous as an impurity ion giving an N-type conductivity was added to the active layer by passing through the gate insulating films 203 b and 203 c by an ion implantation method. The N-channel TFT was then covered with a resist film, and boron as an impurity giving a P-type conductivity was added to the active layers 217 and 218 by an ion implantation method. (FIG. 7C) The dose amount of boron is such an amount that the concentration of boron in the P-type impurity regions 217 and 218 is from 1.3 to 2 times the concentration of phosphorous added to the N-type impurity regions 213 to 215, 220 and 221. As the method for adding a phosphorous ion or a boron ion in this example, known method can be employed, such as an ion implantation method, a plasma doping method, a method where a solution containing a phosphorous ion or a boron ion is coated, followed by drying, and a method where a film containing a phosphorous ion or a boron ion is formed, followed by heating. When the tantalum oxide is removed by etching in the step described above, the second gate insulating film functions as an etching stopper.
The anodic oxide of a porous type 209 is removed by a known method. (FIG. 8A) After an etching treatment using a fluorine series etchant gas (such as CHF3) is conducted to remove a part shown by numeral 212 present under the anodic oxide 209, an impurity is added to a lower concentration than the impurity concentration in the step shown in FIG. 7C through the gate insulating film as in the same manner as the step of adding an impurity described above, so as to form low concentration impurity regions having an N-type conductivity 306 to 309, 404 and 405 and a low concentration impurity regions having an P-type conductivity 504 and 505. (FIG. 8B) On etching in the step described above, the second gate insulating film functions as an etching stopper.
The concentration of phosphorous is adjusted to the range of from 1�1020 to 8�1021 atoms/cm3 in the N-type high concentration impurity region, and the range of from 1�1015 to 1�1017 atoms/cm3 in the N-type low concentration impurity region. The region, to which neither a phosphorous ion nor a boron ion is added, becomes an intrinsic or substantially intrinsic channel forming region to be a migration path of a carrier.
The term, an intrinsic region, used herein means a region containing no impurity that is capable of changing the Fermi level of silicon, and the term, a substantially intrinsic region, used herein means a region, in which an electron and a hole are completely balanced to offset the conductive type, i.e., a region containing an impurity giving an N-type or a P-type in a concentration range (from 1�1015 to 1�1017 atoms/cm3) where the threshold value can be controlled, or a region where the conductive type is offset by intentionally adding an impurity of the reverse conductive type.
A heat treatment is then conducted in an inert atmosphere or a dry oxygen atmosphere at 450� C. or more for from 0.5 to 12 hours. In this example, the heat treatment was conducted at 550� C. for 2 hours. (FIG. 8C).
Through the heat treatment described above, Ni intentionally added to crystallize the amorphous silicon film is diffused from the channel forming region to the source region and the drain region, respectively, as shown by the arrows in FIG. 8C. This is because these regions contain a phosphorous element in a high concentration, and Ni reaching the source region and the drain region is caught at these regions (gettering). The gettering of Ni can be sufficiently conducted by a heat treatment at a temperature of from 400 to 600� C. for from 0.5 to 4 hours.
As a result, the Ni concentration in the channel forming region can be decreased. The Ni concentrations of the channel forming regions 304, 305, 403 and 503 can be lowered to a value lower than 5�1017 atoms/cm3, the lower detection limit of SIMS. The Ni concentration of the source region and the drain region used as a gettering sink is increased to a value higher than the channel forming region.
A first interlayer insulating film is formed with a silicon oxide film on the whole surface of the substrate. In this example, a first interlayer insulating film 601 having a thickness of 1 μm is formed by a CVD method. Examples of other materials of the interlayer insulating film include a silicon nitride film, a silicon oxinitride film and a transparent organic resin film, such as an acrylic resin, polyimide and BCB (benzocyclobutene).
Contact holes are then formed, and a metallic film for conducting silicidation is selectively formed. A heat treatment is conducted to make the regions 811 to 813, 802, 801, 806 and 807 into silicide, and only the metallic film is removed. By adding this step, the resistance of the contact can be lowered to realize an operation frequency on a level of several GHz. Examples of the metallic film to be subjected to silicidation include a film comprising a material mainly comprising cobalt, titanium, tantalum, tungsten and molybdenum. A metallic film not shown in the figure for forming a contact electrode is formed. In this example, a three-layer film of a titanium film, an aluminum film and a titanium film is formed as the metallic film by a sputtering method. Wirings 602 to 606 are formed by patterning the metallic film. While a step of silicidation is added in this example, it may be omitted.
An organic resin film having a thickness of 1 μm as a second interlayer insulating film 125 is formed by a spin coating method. In order to form an auxiliary capacitance, a prescribed part 608 is thinned by etching. A metallic film having a thickness of 300 nm comprising Ti is then formed. A black mask 609 and lead wirings 610 and 611 are formed by patterning the metallic film.
A third interlayer insulating film 612 is formed with an acrylic resin. In this example, a third interlayer insulating film 612 having a thickness of 1 μm is formed by spin coating method. In the case where a resin film is used, the surface thereof can be flattened as shown in the figure.
Contact holes are formed, and a pixel electrode 613 is formed. In this example, an ITO film having a thickness of 100 nm is formed by a sputtering method, and a pixel electrode 613 is formed by patterning the ITO film. A ZnOx film, a InZnOx, or a film comprising alloy metals can be used as a pixel electrode.
A heat treatment in a hydrogen atmosphere at 350� C. is conducted for 1 hour to decrease defects in the semiconductor layer. As a result, the state shown in FIG. 9 is obtained.
The TFT structure shown in this example is one example of a top gate type, and the invention is not construed as being limited to the structure of this example. It is easy to apply the invention to a bottom gate type. While a transmission type LCD is produced in this u example, it is a mere example of the semiconductor device. By forming the pixel electrode with a metallic film having a high reflective index instead of ITO, and appropriately changing the patterning of the pixel electrode by the practician, a reflection type LCD can be easily produced. In the case where a reflection type LCD is produced, when a structure comprising a heat resistant metallic film having laminated thereon an insulating film, or a structure comprising aluminum nitride having laminated thereon an insulating film is used as the underlayer film, it is effective since the metallic film under the insulating film functions as a radiation layer. The order of the steps described above can be appropriately changed by the practician.
EXAMPLE 2 In this example, a crystalline silicon film is obtained in a method different from Example 1. In the step of continuously forming an initial semiconductor film and a first gate insulating film in this example, the first gate insulating film is formed at a film forming temperature of from 400 to 500� C., and then a crystalline silicon film is obtained by a laser crystallization treatment. Since the basic constitution of this example is the same as Example 1, only the differences from Example 1 are described herein.
In this example, a catalytic element (Ni) is maintained by coating a solution containing the catalytic element on the surface of an underlayer film. The Ni concentration of the nickel acetate solution is from 50 to 500 ppm, and preferably from 100 to 200 ppm, in weight conversion. In this example, the concentration was 100 ppm. Under this state, Ni is maintained on the surface of the underlayer film. Thereafter, an initial semiconductor film (an amorphous silicon film having a thickness of 50 nm formed by RF-PCVD) and a first gate insulating film were continuously formed. The film formation temperatures for these films are from 400 to 500� C. In this example, they were controlled to the same temperature, 450� C. By employing such a film forming temperature, a heat treatment of the underlayer film and a treatment of reducing the hydrogen concentration in the semiconductor film having an amorphous substance were simultaneously conducted with the film formation. Furthermore, at the same time of the film formation of the first gate insulating film, nucleus growth in the semiconductor film having an amorphous substance was conducted. By employing the same film formation giving, a stress between the films laminated could be relaxed.
Thereafter, laser light was irradiated through the first gate insulating film, and thus crystallization of the whole film promptly proceeded to obtain a crystalline silicon film. Irradiation of high-intensity light, such as RTA and RTP, may be used instead of the irradiation of laser light. In this example, the crystalline silicon film was obtained by using excimer laser light having a wavelength of 308 nm. In Example 1, pulse laser light was irradiated under the conditions in that the semiconductor film having an amorphous substance was not melted to grow crystals, so that the crystalline semiconductor film was obtained.
The subsequent steps are the same as in Example 1, and therefore descriptions thereof are omitted. As a result, a TFT having excellent TFT characteristics was produced.
EXAMPLE 3 In this example, a crystalline silicon film is obtained in a method different from Example 1. In this example, the shape of a laser beam is formed into a rectangular shape or a square shape, and a uniform laser crystallization treatment is applied to an area of from several to several hundred cm2 per one time irradiation. Since the basic constitution of this example is the same as Example 1, only the differences from Example 1 are described herein.
In this example, after forming an underlayer film, a catalytic element (Ni) is maintained by coating a solution containing the catalytic element on the surface of the underlayer film. The Ni concentration of the nickel acetate solution is from 1 to 1,000 ppm in weight conversion. In this example, the concentration was 100 ppm. Under this state, Ni is maintained on the surface of the underlayer film. An initial semiconductor film and a first gate insulating film were then continuously formed. Thereafter, excimer laser light (wavelength: 248 to 308 nm) was irradiated in an inert or acidic atmosphere to obtain a crystalline silicon film. A heat treatment may be simultaneously conducted. Irradiation of high-intensity light, such as RTA and RTP, may be used instead of the irradiation of laser light.
In this example, the shape of a laser beam having a wavelength of 248 nm was shaped into a rectangular shape or a square shape, and a uniform laser device (SAELC produced by SOPRA) was applied to an area of from several to several hundred cm2 per one time irradiation, to obtain a crystalline silicon film. Since the laser device can conduct an annealing treatment on a large area by a single shot, and has a large output energy, nucleus growth and crystallization of the whole film can be conducted. In this example, pulse laser light was irradiated under the conditions in that the amorphous semiconductor film was melted to conduct crystal growth from the catalytic element, so that a crystalline semiconductor film was obtained.
This example and Example 2 may be combined.
EXAMPLE 4 In this example, a low concentration impurity region (LDD region) is formed in a method different from Example 1. In this example, in a step after removing the anodic oxide 109, heating is conducted at a heating temperature of from 450 to 650� C. for from 0.5 to 5 hours, so that the whole of the Ta film present under the anodic oxide 109 is subjected to thermal oxidation. Since the basic constitution of this example is the same as Example 1, only the differences from Example 1 are described herein.
The descriptions of the steps until that shown in FIG. 3A are omitted since they are the same as Example 1. After obtaining the state shown in FIG. 3A and removing the anodic oxide 109, heating was conducted at a heating temperature of 450� C. for 2 hours, so that the whole of the exposed Ta film after removing the anodic oxide 109 was subjected to thermal oxidation to be modified into tantalum oxide. Accordingly, a constitution in that the Ta film under 109C is protected by tantalum oxide is obtained.
Thereafter, an impurity giving a conductive type was added to the active layer through the tantalum oxide and the first and second gate insulating films. While addition of an impurity ion was conducted twice in this example, it is preferred that the high concentration impurity region and the low concentration impurity region are simultaneously formed by one time addition of an impurity ion since the process can be shortened.
This example and Examples 2 and 3 may be combined.
EXAMPLE 5 In this example, a first gate insulating film is formed in a method different from Example 1. Since the basic constitution of this example is the same as Example 1, only the differences from Example 1 are described herein.
In this example, a layer containing a catalytic element is formed on the underlayer film, and a semiconductor film having an amorphous substance is obtained, which is then oxidized without exposing to the air to continuously form a first gate insulating film comprising an oxide film.
In this example, a solution containing nickel was coated on the underlayer film, and immediately after forming an amorphous silicon film thereon, it was subjected to plasma oxidation by using an oxygen gas added with He without exposing to the air, to continuously form the first gate insulating film. In these steps, the film formation is preferably conducted at a temperature in a range of 450� C.�20� C. Furthermore, an insulating film may be laminated thereon by a PCVD method to constitute a first gate insulating film having a multi-layer structure. Since the first gate insulating film is obtained by oxidizing the amorphous silicon film, an Si�SiO2 interface in an extremely good condition can be obtained.
This example and Examples 2 to 4 may be combined.
EXAMPLE 6 In this example, a crystalline silicon film and a first gate insulating film are formed in a method different from Example 1. In this example, after forming a layer containing a catalytic element (Ni) on a substrate, a microcrystalline semiconductor film is formed as an initial semiconductor film, and a first gate, insulating film is continuously formed (plasma oxidation by using an oxygen gas added with He). In this step, the first gate insulating film is formed at a temperature of from 400 to 500� C., and then a crystalline silicon film is obtained by a laser crystallization treatment. Since the basic constitution of this example is the same as Example 1, only the differences from Example 1 are described herein.
In this example, a silicon film having an amorphous substance containing microcrystals and a first gate insulating film (a silicon is oxide film obtained by plasma oxidation by using an oxygen gas added with He) were continuously formed. A silicon oxinitride film obtained by plasma nitriding may be used as the first gate insulating film.
Thereafter, when laser light was irradiated through the first gate insulating film, crystallization of the whole film occurred from the microcrystals in the film, and thus a crystalline silicon film was obtained. Irradiation of high-intensity light, such as RTA and RTP, may be used instead of the irradiation of laser light. In this example, excimer laser light having a wavelength of 308 nm was used to obtain the crystalline silicon film. In Example 1, pulse laser light was irradiated under the conditions in that the semiconductor film having an amorphous substance was not melted to grow crystals, so that the crystalline semiconductor film was obtained.
This example and Examples 2 to 5 may be combined.
EXAMPLE 7 In this example, a first gate insulating film and a second gate insulating film are formed in a method different from Example 1. Since the basic constitution of this example is the same as Example 1, only the differences from Example 1 are described herein.
In this example, after adding a catalytic element (Ni) to an underlayer film, a semiconductor film having an amorphous substance and a first gate insulating film (silicon nitride film) are continuously formed. Thereafter, a crystalline silicon film is obtained by a laser crystallization treatment,. and then a second gate insulating film (silicon oxide film) is formed. In this example, a first gate insulating film comprising silicon nitride (SiNx) was formed from SiH4, NH3 and N2 as a reaction gas by a PCVD method, and after the irradiation of laser light, a second gate insulating film was formed from TEOS and oxygen as a reaction gas by a PCVD method. A silicon oxinitride film (SiOxNy) may be formed. A gate insulating film comprising a laminated body of three or more layers may be formed.
After forming the second gate insulating film, the second gate insulating film was removed but the first gate insulating film remained in a region of a circuit in that high speed operation took first preference. At this time, since the etching ratios are different between the first gate insulating film and the second gate insulating film, only the second gate insulating film can be easily removed by using the first gate insulating film as an etching stopper. In a region of a circuit in that high voltage resistance takes first preference, the first gate insulating film and the second gate insulating film are laminated.
When the gate insulating film is constituted with a laminated body comprising films having different properties, interface characteristics between the crystalline silicon film and the first gate insulating film can be good, and the voltage resistance of the gate insulating film of the TFT can be selectively increased.
The subsequent steps are the same as in Example 1, and therefore descriptions thereof are omitted. As a result, TFTs having gate insulating films having different thickness can be produced on one substrate.
This example and Examples 2 to 6 may be combined.
EXAMPLE 8 A CMOS circuit and a pixel matrix circuit produced by practicing the invention can be used in various electro-optical device (such as an active matrix type liquid crystal display, an active matrix type EL display and an active matrix type EC display). Therefore, the invention can be practiced in any electronic device having those electro-optical device as a display medium installed therein.
Examples of the electronic device include a video camera, a digital still camera, a projection display (a rear projection type and a front projection type), a head-mounted display (a goggle-like display), a car navigation system, a personal computer and a portable information terminal (such as a mobile computer, a cellular phone and an electronic book). Examples thereof are shown in FIGS. 12A to 12F and 13A to 13D.
FIG. 12A shows a personal computer, which comprises a main body 2001, an image receiving part 2002, a display device 2003 and a keyboard 2004. The invention can be applied to the image receiving part 2002, the display device 2003 and other signal processing circuits.
FIG. 12B shows a video camera, which comprises a main body 2101, a display device 2102, a voice receiving part 2103, an operation switch 2104, a battery 2105 and an image receiving part 2106. The invention can be applied to the display device 2102, the voice receiving part 2103 and other signal processing circuits.
FIG. 12C shows a mobile computer, which comprises a main body 2201, a camera part 2202, an image receiving part 2203, an operation switch 2204 and a display device 2205. The invention can be applied to the display device 2205 and other signal processing circuits.
FIG. 12D shows a goggle-like display, which comprises a main body 2301, a display device 2302 and an arm part 2303. The invention can be applied to the display device 2302 and other signal processing circuits.
FIG. 12E shows a player for a recording medium in which a program is recorded (hereinafter referred to as a recording medium), which comprises a main body 2401, a display device 2402, a speaker part 2403, a recording medium 2404 and an operation switch 2405. In this device, a DVD (digital versatile disk) and a CD are used as the recording medium to play music, movies and games, and to access the Internet. The invention can be applied to the display device 2402 and other signal processing circuits.
FIG. 12F shows a digital still camera, which comprises a main body 2501, a display device 2502, an eyepiece 2503, an operation switch 2504 and an image receiving part (not shown in the figure).
The invention can be applied to the display device 2502 and other signal processing circuits.
FIG. 13A shows a front projection display, which comprises a display device 2601 and a screen 2602. The invention can be applied to a display device and other signal processing circuits.
FIG. 13B shows a rear projection display, which comprises a main body 2701, a display device 2702, a mirror 2703 and a screen 2704. The invention can be applied to a display device and other signal processing circuits.
FIG. 13C shows an example of a structure of the display device 2601 and 2702 shown in FIGS. 13A and 13B. The display device 2601 and 2702 comprises a light source optical system 2801, mirrors 2802 and 2804 to 2806, a dichroic mirror 2803, a prism 2807, a liquid crystal display device 2808, a retardation plate 2809 and a projection optical system 2810. The projection optical system 2810 is constituted with an optical system comprising a projection lens. While a three-plate system is exemplified in this example, it is not limited thereto but a single plate system may be employed. Furthermore, on the light path shown by the arrow in FIG. 13C, an optical system, such as an optical lens, a film having a polarizing function, a film for adjusting phase difference and an IR film, may be provided by the practician.
FIG. 13D shows an example of a structure of the light source optical system 2801 shown in FIG. 13C. In this example, the light source optical system 2801 comprises a reflector 2811, light sources 2812, 2813 and 2814, a polarizing conversion element 2815 and a convergent lens 2816. The light source optical system shown in FIG. 13D is a mere example, but it is not limited thereto. For example, an optical system, such as an optical lens, a film having a polarizing function, a film for adjusting phase difference and an IR film, may be provided in the light source optical system by the practician.
As described in the foregoing, the field of application of the invention is extremely broad, and the invention can be applied to any electronic device of all the fields. Furthermore, an electronic device of this example can be realized by any combination obtained from Examples 1 to 7.
Because a semiconductor device according to the invention has an excellent active layer, particularly excellent interface characteristics between the channel forming region and the first gate insulating film, a semiconductor device having excellent electric characteristics can be obtained.
Only a heat treatment at about 450� C. can be applied to a conventional single layer gate wiring of aluminum due to a low heat resistance of the aluminum material. Furthermore, in the conventional constitution, it is highly likely that aluminum atoms diffuse into the gate insulating film and the active layer even by the heat treatment at about 450� C., so as to cause unevenness and lowering of the electric characteristics of the TFT.
However, because the invention has the structure in that the second wiring layer of the gate wiring is protected by the anodic oxide of a barrier type and the first wiring layer, deformation of the second wiring layer and diffusion of aluminum atoms can be prevented, and thus the upper limit of the. heating temperature after the formation of the gate wiring can be set at about from 500 to 650� C.
Accordingly, after the formation of the gate wiring, a heat treatment for activation of an impurity in the source region and the drain region, a heat treatment for recovering the crystalline structure of the active layer that has been damaged by the doping step, and a heat treatment for lowering the catalytic element concentration in the channel forming region by utilizing the source region and the drain region, to which phosphorous is added, as a gettering sink can be conducted.
Furthermore, because diffusion of a metallic element from the second wiring layer is blocked by the first wiring layer, the impurity concentration of the active layer, particularly the interface between the channel forming region and the first gate insulating film, can be the substantially same as the semiconductor film having an amorphous substance in the state immediately after the film formation.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5147826Aug 6, 1990Sep 15, 1992The Pennsylvania Research CorporationAnnealingUS5262350Jul 1, 1992Nov 16, 1993Semiconductor Energy Laboratory Co., Ltd.Causing layer to be semi-amorphous, improved photoelectric conversion efficiencyUS5275851Mar 3, 1993Jan 4, 1994The Penn State Research FoundationLow temperature crystallization and patterning of amorphous silicon films on electrically insulating substratesUS5278093Jul 29, 1992Jan 11, 1994Canon Kabushiki KaishaMethod for forming semiconductor thin filmUS5344796Dec 30, 1992Sep 6, 1994Samsung Electronics Co., Ltd.Forming microcrystalline silicon seed layer over glass substrate, chemical vapor deposition of hydrogen-containing amorphous silicon layer over seed layer, heat treating upper layer; polycrystalline silicon seed layer may also be usedUS5352291Aug 11, 1993Oct 4, 1994Semiconductor Energy Laboratory Co., Ltd.Method of annealing a semiconductorUS5387542Nov 16, 1992Feb 7, 1995Kanegafuchi Chemical Industry Co., Ltd.Polycrystalline silicon thin film and low temperature fabrication method thereofUS5403772Dec 3, 1993Apr 4, 1995Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor deviceUS5424230Jul 29, 1994Jun 13, 1995Casio Computer Co., Ltd.Method of manufacturing a polysilicon thin film transistorUS5486237Jun 22, 1994Jan 23, 1996Sanyo Electric Co., Ltd.Polysilicon thin film and method of preparing polysilicon thin film and photovoltaic element containing sameUS5488000Jun 14, 1994Jan 30, 1996Semiconductor Energy Laboratory Co., Ltd.Forming multilayer semiconductors with nickel films on silicon and forming patterns and insulators with crystallizationUS5501989Mar 21, 1994Mar 26, 1996Semiconductor Energy Laboratory Co., Ltd.Method of making semiconductor device/circuit having at least partially crystallized semiconductor layerUS5529937Jul 20, 1994Jun 25, 1996Semiconductor Energy Laboratory Co., Ltd.Process for fabricating thin film transistorUS5531182May 12, 1994Jul 2, 1996Canon Kabushiki KaishaSingle crystalsUS5550070Dec 16, 1994Aug 27, 1996Sharp Kabushiki KaishaMethod for producing crystalline semiconductor film having reduced concentration of catalyst elements for crystallization and semiconductor device having the sameUS5578520Jul 15, 1994Nov 26, 1996Semiconductor Energy Laboratory Co., Ltd.Method for annealing a semiconductorUS5582880Mar 24, 1993Dec 10, 1996Canon Kabushiki KaishaSupplying silicon containing gas into film forming space, applying high frequency power between electrodes at specified distance, discharging under specified pressure to form silicon-containing film by plasma chemical vapor depositionUS5605846Feb 21, 1995Feb 25, 1997Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor deviceUS5612250Jun 7, 1995Mar 18, 1997Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor device using a catalystUS5621224Oct 5, 1995Apr 15, 1997Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including a silicon film having an irregular surfaceUS5624873 *Mar 29, 1995Apr 29, 1997The Penn State Research FoundationDepositing amorphous film on substrate, exposing to particle flux to promote solid phase crystallization growth, annealing, passivatingUS5637512 *May 2, 1995Jun 10, 1997Seiko Epson CorporationForming silicon film on substrate, heating, cleaning by immersion in solution, forming silicon oxide film by electronic cyclotron resonance plasma vapor depositionUS5643826Oct 25, 1994Jul 1, 1997Semiconductor Energy Laboratory Co., Ltd.Disposing crystallization promoting solution containing specified element in contact with amorphous silicon film on substrate, crystallizing by heatingUS5654203Jun 7, 1995Aug 5, 1997Semiconductor Energy Laboratory, Co., Ltd.Method for manufacturing a thin film transistor using catalyst elements to promote crystallizationUS5712191Sep 8, 1995Jan 27, 1998Semiconductor Energy Laboratory Co., Ltd.Method for producing semiconductor deviceUS5744824May 27, 1997Apr 28, 1998Sharp Kabushiki KaishaSemiconductor device method for producing the same and liquid crystal display including the sameUS5756364Nov 22, 1995May 26, 1998Semiconductor Energy Laboratory Co., Ltd.Laser processing method of semiconductor device using a catalystUS5766360Mar 25, 1993Jun 16, 1998Kabushiki Kaisha ToshibaSubstrate processing apparatus and substrate processing methodUS5773327Oct 9, 1996Jun 30, 1998Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of fabricating the sameUS5783468Apr 10, 1996Jul 21, 1998Semiconductor Energy Laboratory Co. Ltd.Forming an amorphous silicon film on the substrate, introducing metal in contact with all the silicon film for promoting crystallization, selectively irridation first portion of the film, annealing to crystallize second portionUS5795795Jun 5, 1995Aug 18, 1998Semiconductor Energy Laboratory Co., Ltd.Method of processing semiconductor device with laserUS5811323 *Sep 27, 1996Sep 22, 1998Seiko Epson CorporationProcess for fabricating a thin film transistorUS5811327Mar 21, 1995Sep 22, 1998Sharp Kabushiki KaishaMethod and an apparatus for fabricating a semiconductor deviceUS5821138Feb 16, 1996Oct 13, 1998Semiconductor Energy Laboratory Co., Ltd.Forming multilayer of first and second insulating films, an amorophous silicon films, holding a metal element that enhance the crystallization of silicon, crystallization by heat treatment, forming thin film transistor and sealing filmUS5824573Jun 5, 1995Oct 20, 1998Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing a semiconductor deviceUS5824574Mar 18, 1996Oct 20, 1998Semiconductor Energy Laboratory Co., Ltd.Single crystal silicon, thin film transistorUS5830784Sep 19, 1996Nov 3, 1998Semiconductor Energy Laboratory Company, Ltd.Method for producing a semiconductor device including doping with a group IV elementUS5840118Dec 18, 1995Nov 24, 1998Semiconductor Energy Laboratory Co., Ltd.Preparing semiconductor film on substrate, directing pulsed laser beam toward substrate to selectively heat portions of filmUS5843225Jun 7, 1995Dec 1, 1998Semiconductor Energy Laboratory Co., Ltd.Process for fabricating semiconductor and process for fabricating semiconductor deviceUS5851860 *Jun 2, 1995Dec 22, 1998Sharp Kabushiki KaishaSemiconductor device and method for producing the sameUS5851862Apr 18, 1997Dec 22, 1998Semiconductor Energy Laboratory Co., Ltd.Method of crystallizing a silicon filmUS5854096Jun 1, 1995Dec 29, 1998Semiconductor Energy Laboratory Co., Ltd.Process for fabricating semiconductor deviceUS5858819 *Jun 15, 1995Jan 12, 1999Seiko Epson CorporationFabrication method for a thin film semiconductor device, the thin film semiconductor device itself, liquid crystal display, and electronic deviceUS5858823Dec 18, 1996Jan 12, 1999Semiconductor Energy Laboratory Co., Ltd.Selectively introducing a metal element into amorphous silicon film at different concentration to form metal silicide using laser as heat source to crystallize amorphous siliconUS5861337Jun 2, 1995Jan 19, 1999Semiconductor Energy Laboratory Co., Ltd.Forming a semiconductor film of silicon over the substrate, irradiating the film with laser light which exhibit raman shift in the vicinity of 515 cm-1 after irradiationUS5869362Oct 17, 1995Feb 9, 1999Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing semiconductor deviceUS5873942Aug 6, 1997Feb 23, 1999Samsung Electronics Co., Ltd.Apparatus and method for low pressure chemical vapor deposition using multiple chambers and vacuum pumpsUS5879977Apr 23, 1996Mar 9, 1999Semiconductor Energy Laboratory Co., Ltd.Deposition of metal catalyst promotes crystallization of amorphous silicon filmUS5882165Sep 10, 1997Mar 16, 1999Applied Materials, Inc.Multiple chamber integrated process systemUS5882960Aug 15, 1997Mar 16, 1999Semiconductor Energy Laboratory Co., LtdMethod of preparing a semiconductor having a controlled crystal orientationUS5897347Sep 24, 1996Apr 27, 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor, semiconductor device, and method for fabricating the sameUS5900105Jul 9, 1996May 4, 1999Gamma Precision Technology, Inc.Wafer transfer system and method of using the sameUS5904770Jul 29, 1996May 18, 1999Semiconductor Energy Laboratory Co., Ltd.Crystallization; catalysis with metal silicide; radiating with laser lightUS5923962Apr 28, 1995Jul 13, 1999Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor deviceUS5923968Sep 8, 1995Jul 13, 1999Semiconductor Energy Laboratory Co., Ltd.Method for producing semiconductor deviceUS5923997Jun 17, 1997Jul 13, 1999Semiconductor Energy Laboratory Co., Ltd.Doping an amorphous silicon film; crystallizing by heatingUS5937282Jul 11, 1997Aug 10, 1999Semiconductor Energy Laboratory Co., Ltd.Method for producing semiconductor deviceUS5953597Feb 21, 1996Sep 14, 1999Semicondutor Energy Laboratory Co., Ltd.Method for producing insulated gate thin film semiconductor deviceUS5956581Mar 15, 1996Sep 21, 1999Semiconductor Energy Laboratory Co., Ltd.Crystalline silicon film on a glass substrate or a substrate having an insulating surface at a relatively low temperatureUS5966594Dec 18, 1996Oct 12, 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the sameUS5976259Nov 9, 1995Nov 2, 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, manufacturing method, and systemUS5985704Dec 7, 1995Nov 16, 1999Semiconductor Energy Laboratory Co., Ltd.Patterning a silicon film with photoresist; interposingprotective film of silicon oxide between semiconductor andphotoresist films; oxide layer formed by thermal annealing silicon filmUS5985741Mar 20, 1997Nov 16, 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of fabricating the sameUS5986286Jan 23, 1996Nov 16, 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and a method of manufacturing the sameUS5994172Apr 7, 1998Nov 30, 1999Semiconductor Energy Laboratory., Ltd.Method for producing semiconductor deviceUS6008101Nov 12, 1997Dec 28, 1999Semiconductor Energy Laboratory Co., Ltd.Laser processing method of semiconductor deviceUS6048758Jan 24, 1997Apr 11, 2000Semiconductor Energy Laboratory Co., Ltd.Method for crystallizing an amorphous silicon thin filmUS6066516 *Jun 26, 1996May 23, 2000Seiko Epson CorporationMethod for forming crystalline semiconductor layers, a method for fabricating thin film transistors, and method for fabricating solar cells and active matrix liquid crystal devicesUS6077759Sep 12, 1997Jun 20, 2000Semiconductor Energy Laboratory Co.,Method of producing semiconductor deviceUS6140165Sep 6, 1996Oct 31, 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device forming methodUS6140667Feb 20, 1998Oct 31, 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor thin film in semiconductor device having grain boundariesUS6156627Jul 24, 1996Dec 5, 2000Semiconductor Energy Laboratory Co., Ltd.Method of promoting crystallization of an amorphous semiconductor film using organic metal CVDUS6160827Mar 2, 1998Dec 12, 2000Semiconductor Energy Laboratory, Co., Ltd.Laser irradiating device and laser irradiating methodUS6165876Jan 24, 1996Dec 26, 2000Yamazaki; ShunpeiMethod of doping crystalline silicon filmUS6197624Aug 27, 1998Mar 6, 2001Semiconductor Energy Laboratory Co., Ltd.Method of adjusting the threshold voltage in an SOI CMOSUS6285042Sep 12, 1997Sep 4, 2001Semiconductor Energy Laboratory Co., Ltd.Active Matry DisplayUS6294441Aug 17, 1999Sep 25, 2001Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing a semiconductor deviceUS6319761Jul 21, 1997Nov 20, 2001Semiconductor Energy Laboratory Co., Ltd.Method of fabricating a thin film transistorUS6337229Dec 14, 1995Jan 8, 2002Semiconductor Energy Laboratory Co., Ltd.Method of making crystal silicon semiconductor and thin film transistorUS20020155706Mar 6, 2002Oct 24, 2002Semiconductor Energy Laboratory Co. Ltd.Method of manufacturing a semiconductor deviceJPH0435021A Title not availableJPH04286336A Title not availableJPH07162004A Title not availableWO1993010555A1Nov 16, 1992May 27, 1993Kanegafuchi Chemical IndPolycristalline silicon thin film and process for forming it at low temperature* Cited by examinerNon-Patent CitationsReference1"Recent Progress of Low Temperature poly-Si Technology" Hiroshi TSUTSU, Proceedings of Electronic Display Forum, 99, pp. 4-31 to 4-38 (Full translation attached).2"Uniformity Improvement of Excimer Laser Crystallized Poly-Si Thin Film Transistors" Sera et al., AM-LCD '96/IDW '96, 1996, pp. 85-88.3Bonnel et al., "Polycrystalline Silicon Thin-Film Transistors with Two-Step Annealing Process", pp. 551-553, Dec. 1993, IEEE Electron Device Letters, vol. 14, No. 12.4Fuse et al., "Performance of Poly-Si Thin Film Transistors Fabricated by Excimer-Laser Annealing of SiH4- and SiH2H6- Source Low Pressure Vapor Deposited a-Si Films With or Without Solid-Phase Crystallization", pp. 565-570, 1994, Solid State Phenomena vols. 37-38.5Specifications for U.S. Appl. No. 09/259,211, "Method of Manufacturing a Semiconductor Device and Manufacturing System Thereof".Referenced byCiting PatentFiling datePublication dateApplicantTitleUS7052940 *Aug 27, 2003May 30, 2006Lg.Philips Lcd Co., Ltd.Method of fabricating top gate type thin film transistor having low temperature polysiliconUS7180095 *Feb 19, 2004Feb 20, 2007Hitachi Displays, Ltd.Display device and manufacturing method thereofUS7446417 *Aug 5, 2003Nov 4, 2008Ricoh Company, Ltd.Semiconductor integrated circuit device and fabrication method thereofUS7566904 *Jun 7, 2006Jul 28, 2009Casio Computer Co., Ltd.Thin film transistor having oxide semiconductor layer and manufacturing method thereofUS7585698Aug 12, 2008Sep 8, 2009Casio Computer Co., Ltd.Thin film transistor having oxide semiconductor layer and manufacturing method thereofUS7709309 *Oct 12, 2006May 4, 2010Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereofUS7910933 *May 20, 2009Mar 22, 2011Au Optronics Corp.Dual gate layout for thin film transistorUS7930658Sep 29, 2008Apr 19, 2011Ricoh Company, Ltd.Semiconductor integrated circuit device and fabrication method thereofUS7972943Feb 21, 2008Jul 5, 2011Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor deviceUS8058709Mar 17, 2010Nov 15, 2011Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereofUS8115209Feb 14, 2011Feb 14, 2012Au Optronics Corp.Dual gate layout for thin film transistorUS8288774Jan 12, 2012Oct 16, 2012Au Optronics Corp.Dual gate layout for thin film transistorUS8476665 *Oct 24, 2012Jul 2, 2013Semiconductor Energy Laboratory Co., Ltd.Display deviceUS8551796 *Oct 25, 2011Oct 8, 2013Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and its manufacturing methodUS20120107985 *Oct 25, 2011May 3, 2012Semiconductor Energy Laboratory Co., Ltd.Semiconductor Device and Its Manufacturing Method* Cited by examinerClassifications U.S. Classification438/149, 257/E27.111, 438/151, 257/E21.134, 257/E21.133, 438/487, 438/166International ClassificationH01L21/84, H01L27/12, H01L21/77, H01L21/00, H01L21/336, H01L29/786, H01L21/20Cooperative ClassificationH01L21/0237, H01L21/02532, H01L27/12, H01L21/02686, H01L27/1214, H01L21/02672European ClassificationH01L27/12T, H01L27/12, H01L21/02K4C1A3, H01L21/02K4T8C3, H01L21/02K4A1, H01L21/02K4T8C5PLegal EventsDateCodeEventDescriptionDec 19, 2012FPAYFee paymentYear of fee payment: 8Dec 18, 2008FPAYFee paymentYear of fee payment: 4Oct 22, 1999ASAssignmentOwner name: SEMICONDUCTOR ENERGY LABORATORY CO., LTD., JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMAZAKI, SHUNPEI;ADACHI, HIROKI;KUWABARA, HIDEAKI;REEL/FRAME:010328/0158;SIGNING DATES FROM 19990924 TO 19991007RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google