Source: http://www.google.ca/patents/US8683143
Timestamp: 2017-12-15 08:43:12
Document Index: 1440736

Matched Legal Cases: ['Application No. 200680045097', 'Application No. 200680045097', 'Application No. 200710126654', 'Application No. 200710126654', 'Application No. 0809450', 'Application No. 11', 'Application No. 10', 'Application No. 096111333']

Patent US8683143 - Unbounded transactional memory systems - Google Patents
Methods and apparatus to provide unbounded transactional memory systems are described. In one embodiment, an operation corresponding to a software transactional memory (STM) access may be executed if a preceding hardware transactional memory (HTM) access operation fails....http://www.google.ca/patents/US8683143?utm_source=gb-gplus-sharePatent US8683143 - Unbounded transactional memory systems
Publication number US8683143 B2
Also published as CN101322103A, CN101322103B, CN102968292A, CN102968292B, DE112006003597T5, DE112006004285A5, US20070156994, WO2007078883A1
Publication number 11323724, 323724, US 8683143 B2, US 8683143B2, US-B2-8683143, US8683143 B2, US8683143B2
Inventors Haitham H. Akkary, Ali-Reza Adl-Tabatabai, Bratin Saha, Ravi Rajwar
Patent Citations (39), Non-Patent Citations (53), Referenced by (1), Classifications (11), Legal Events (2)
US 8683143 B2
US5428761 12 Mar 1992 27 Jun 1995 Digital Equipment Corporation System for achieving atomic non-sequential multi-word operations in shared memory
US5652859 17 Aug 1995 29 Jul 1997 Institute For The Development Of Emerging Architectures, L.L.C. Method and apparatus for handling snoops in multiprocessor caches having internal buffer queues
US5765208 29 Sep 1995 9 Jun 1998 Motorola, Inc. Method of speculatively executing store instructions prior to performing snoop operations
US6877088 3 Jan 2002 5 Apr 2005 Sun Microsystems, Inc. Methods and apparatus for controlling speculative execution of instructions based on a multiaccess memory condition
US7263585 19 Sep 2003 28 Aug 2007 Ip-First, Llc Store-induced instruction coherency mechanism
US7395382 10 Aug 2004 1 Jul 2008 Sun Microsystems, Inc. Hybrid software/hardware transactional memory
US7502897 28 Jun 2006 10 Mar 2009 Intel Corporation Object based conflict detection in a software transactional memory
US7542977 29 Jun 2006 2 Jun 2009 Intel Corporation Transactional memory with automatic object versioning
US20020108025 21 Oct 1998 8 Aug 2002 Nicholas Shaylor Memory management unit for java environment computers
US20030033510 3 Jan 2002 13 Feb 2003 David Dice Methods and apparatus for controlling speculative execution of instructions based on a multiaccess memory condition
US20040015642 16 Jul 2003 22 Jan 2004 Sun Microsystems, Inc. Software transactional memory for dynamically sizable shared data structures
US20040034673 16 Jul 2003 19 Feb 2004 Sun Microsystems, Inc. Obstruction-free mechanism for atomic update of multiple non-contiguous locations in shared memory
US20050235067 20 Apr 2004 20 Oct 2005 Intel Corporation Write combining protocol between processors and chipsets
US20060184840 11 Feb 2005 17 Aug 2006 International Business Machines Corporation Using timebase register for system checkstop in clock running environment in a distributed nodal environment
US20060259589 20 Apr 2006 16 Nov 2006 Lerman David R Browser enabled video manipulation
US20070143287 15 Dec 2005 21 Jun 2007 Ali-Reza Adl-Tabatabai Coordinating access to memory locations for hardware transactional memory transactions and software transactional memory transactions
US20070156780 16 Dec 2005 5 Jul 2007 Intel Corporation Protecting shared variables in a software transactional memory system
US20070162520 30 Dec 2005 12 Jul 2007 Leaf Petersen Software assisted nested hardware transactions
US20070239797 28 Mar 2006 11 Oct 2007 Sun Microsystems, Inc. Systems and methods for synchronizing data in a cache and database
US20070239942 30 Mar 2006 11 Oct 2007 Ravi Rajwar Transactional memory virtualization
US20070260942 30 Mar 2006 8 Nov 2007 Ravi Rajwar Transactional memory in out-of-order processors
US20080270745 9 Apr 2007 30 Oct 2008 Bratin Saha Hardware acceleration of a write-buffering software transactional memory
WO2007078538A2 5 Dec 2006 12 Jul 2007 Intel Corporation Coordinating access to memory locations for hardware transactional memory transactions and software transactional memory transactions
WO2007078571A1 6 Dec 2006 12 Jul 2007 Intel Corporation Protecting shared variables in a software transactional memory system
WO2007078883A1 14 Dec 2006 12 Jul 2007 Intel Corporation Unbounded transactional memory systems
1 "PCT International Search Report and Written Opinion", International Application No. PCT/US2006/046499, (Jun. 12, 2007), 11 pp.
2 Ananian, C S., et al., "Unbounded Transactional Memory", MIT Computer Science and Artificial Intelligence Laboratory, 12 pages.
3 Ananian, C. S., et al., "Unbounded Transactional Memory In: High Performance Computer Architecture", 11th International Symposium, Edited by IEEE Computer Society, (2005), pp. 316-327.
4 * Andrew S. Tanenbaum (Structured computer organization, pub. by Prentice-Hall, Inc., 1984), pp. 10-12.
5 Chang, A. et al., "Architecture and Programming", ACM Transactions on Computer Systems, 6(1), (Feb. 1, 1988), pp. 28-52.
6 Company, Hewlett-Packard Development "Memory-Relevant Portions of the Processor", Retrieved from the Internet at ., [online] [Retrieved on Sep. 18, 2005], (Sep. 18, 2005).
7 Company, Hewlett-Packard Development "Memory-Relevant Portions of the Processor", Retrieved from the Internet at <URL: http://docs.hp.com/cgi-binipf-new.cgi?IN=/en/5965-4641/chOI—s05.html&printable=I>., [online] [Retrieved on Sep. 18, 2005], (Sep. 18, 2005).
8 Damron, Peter, et al., "Hybrid Transactional Memory", Sun Microsystems, ASPLOS'06, Oct. 21-25, 2006, San Jose, California.
9 Ennals, R "Software Transactional Memory Should Not be Obstruction-Free", http://www.cambridge.intel-research.net/-ennals/notlockfree.pdf, [online]. [Retrieved Sep. 14, 2005], (Sep. 14, 2005).
10 Final Office Action Received for U.S. Appl. No. 11/394,622, mailed on Dec. 29, 2008, 17 pages.
11 Final Office Action Received for U.S. Appl. No. 11/394,687, mailed on Jan. 16, 2009, 16 Pages.
12 Harris, T. et al., "Language Support for Lightweight Transactions", Proceedings of the 18th annual ACM SIGPLAN Conference on Object-oriented Programming, Systems, Languages, and Applications., (Oct. 2003), pp. 388-402.
13 Harris, Tim , et al., "Language Support for Lightweight Transactions", ACM, OOPSLA, (Oct. 2003), 15 pages.
14 Herlihy, M. et al., "Transactional Memory: Architectural Support for Lock-Free Data Structures", Proceedings of the 10th annual International Symposium on Computer Architecture., (1993), pp. 289-300.
15 Herlihy, Maurice , et al., "Transactional Memory: Architectural Support for Lock-Free Data Structures", 12 pages.
16 International Preliminary Report on Patentability Received for PCT Application No. PCT/US2006/046499, 7 pages.
17 International Preliminary Report on Patentability Received for PCT Application No. PCT/US2006/048041, mailed on Jul. 10, 2008, 8 pages.
18 International Search Report and Written Opinion for Application No. PCT/US2006/048041, (Jun. 12, 2007), 12 pages.
19 International Search Report and Written Opinion for application No. PCT/US2007/064450, 12 pages.
20 Lerman, D. R., et al., "Apparatus and Methods for Posting and Streaming Videos", U.S. Appl. No. 60/673,445, (Apr. 2005).
21 Lev, Y et al., "Towards a Safer Intercation with Transactional Memory by Tracking Object Visibility", Proceedings of Synchronization and Concurrency in Object-Oriented Languages (SCOOL), [XP-002432120], (Oct. 7, 2005), pp. 31-38.
22 Lev, Y. et al., "Towards a Safer Interaction with Transactional Memory By Tracking Object Visibility", Proceedings of synchronization and Concurrency in Object-Oriented Languages, (Oct. 7, 2005), pp. 31-38.
23 Lie, S. "An Integrated Hardware-Software Approach to Transactional Memory", 6.895 Theory of Parallel Systems, [Paper], pp. 1-18.
24 Lie, S. "An Integrated Hardware-Software Approach to Transactional Memory", 6.895 Theory of Parallel Systems, [Presentation], (Dec. 8, 2003).
25 Lie, S. "Hardware Support for Unbounded Transactional Memory", Master's Thesis, Masscchusetts Institute of Technology Department of Electrical Engineering and Computer Science., (May 7, 2004), pp. 85-102.
26 Lie, S. et al., "An Integrated Hardware-Software Approach to Transactional Memory", MIT Computer Science and Artificial Intelligence Laboratory., [Abstract], (Feb. 2004), pp. 1-2.
27 Moir, M "Hybrid Hardware/Software Transactional Memory", Sun Microsystems, [XP002407376], (Apr. 8, 2005), 21 pp.
28 Moir, M. "Hybrid Hardware/ Software Transactional Memory", Internet Citation, (2005), 23 pages.
29 Moir, M. "Hybrid Transactional Memory", Annoucement Sun Microsystems, (Jul. 2005), pp. 1-15.
30 Non-Final Office Action Received for U.S. Appl. No. 11/303,529, mailed on Feb. 9, 2009, 15 Pages.
31 Non-Final Office Action Received for U.S. Appl. No. 11/394,622, mailed on Aug. 14, 2009, 19 pages.
32 Non-Final Office Action Received for U.S. Appl. No. 11/394,622, mailed on May 28, 2008, 18 Pages.
33 Non-Final Office Action Received for U.S. Appl. No. 11/394,687, mailed on Aug. 12, 2009, 16 Pages.
34 Non-Final Office Action Received for U.S. Appl. No. 11/394,687, mailed on Jun. 25, 2008, 17 Pages.
35 Notice of Allowance Received for U.S. Appl. No. 11/303,529, mailed on Jun. 2, 2010, 8 pages.
36 Office Action Received for Chinese Patent Application No. 200680045097.1, mailed on Mar. 1, 2010, 7 pages of Office Action and 8 pages of English Translation.
37 Office Action Received for Chinese Patent Application No. 200680045097.1, mailed on Sep. 14, 2010, 11 pages of English Translation and 9 pages of Office Action.
38 Office Action Received for Chinese Patent Application No. 200710126654.9, mailed on Aug. 29, 2008, 5 pages of Office Action and 3 pages of English Translation.
39 Office Action Received for Chinese Patent Application No. 200710126654.9, mailed on May 12, 2010, 8 pages of English Translation.
40 Office Action Received for G.B. Patent Application No. 0809450.0, mailed on Nov. 11, 2008, 4 pages.
41 Office Action Received for German Patent Application No. 11 2006 003 597.5, mailed on Feb. 8, 2010, 3 pages of Office Action and 3 pages of English Translation.
42 Office Action Received for Korean Patent Application No. 10-2008-7015791, mailed on Jun. 24, 2009, 18 pages.
43 Office Action Received for Taiwanese Patent Application No. 096111333, mailed on Sep. 1, 2010, 1 page of English Translation and 9 pages of Office Action.
44 Office Action Received for U.S. Appl. No. 11/303,529, mailed on Aug. 19, 2008, 11 Pages.
45 Office Action Received for U.S. Appl. No. 11/303,529, mailed on Nov. 16, 2009, 17 pages.
46 Office Action Received for U.S. Appl. No. 11/394,622, mailed on Apr. 14, 2010, 17 pages.
47 Office Action Received for U.S. Appl. No. 11/394,622, mailed on Dec. 3, 2010, 16 pages.
48 Office Action Received for U.S. Appl. No. 11/394,687, mailed on May 10, 2010, 15 pages.
49 Rajwar, R et al., "Virtualizing Transactional Memory", ACM SIGARCH Computer Architecture News, vol. 33, Issue 2., (May 2005), pp. 494-505.
50 Rajwar, Ravi , et al., "Virtualizing Transactional Memory", 12 pages.
51 Stenstrom, P "A Survey of Cache Coherence Schemes for Multiprocessors", Computer, vol. 23, Issue 6, (Jun. 1990), pp. 12-24.
52 Stonebraker, M "Virtual Memory Transaction Managment", Operating Systems Review USA, vol. 18, No. 2., [XP-002434839], (Apr. 1984), pp. 8-16.
53 Sukha, J "Memory-Mapped Transactions", Master's Thesis, Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science., [XP-002434529], (Jun. 2005), 154 pp.
U.S. Classification 711/145, 711/141
Cooperative Classification G06F9/3857, G06F12/1027, G06F12/0831, G06F9/30087, G06F9/3834, G06F9/3842, G06F9/467, G06F9/3004