Source: http://www.google.com.hk/patents/US5977613?hl=zh-TW
Timestamp: 2013-06-19 08:24:30
Document Index: 427385597

Matched Legal Cases: ['art 11', 'art 11', 'art 11', 'art 11', 'art 11', 'art 11', 'art 12', 'art 12', 'art 13', 'art 13', 'arts 12', 'arts 12', 'arts 12', 'arts 12', 'arts 12', 'arts 12', 'art 18', 'arts 11', 'arts 11', 'arts 11', 'art 31', 'art 31', 'art 31', 'art 35', 'art 36', 'art 35', 'art 36', 'arts 35', 'arts 35', 'arts 11', 'arts 11', 'art 11', 'art 36', 'arts 12', 'art 36', 'art 11', 'art 11', 'arts 11', 'art 42', 'arts 11', 'art 35', 'art 36', 'art 18', 'art 35', 'art 35', 'art 35', 'art 36', 'art 36', 'art 36', 'art 35', 'art 36', 'arts 11', 'art 35', 'art 36', 'arts 35', 'arts 11', 'art 18', 'arts 11', 'art 18', 'arts 12']

�M�Q US5977613 - Electronic component, method for making the same, and lead frame and mold ... - Google �M�Q�j�M �Ϥ� �a�� Play YouTube �s�D Gmail ���ݵw�� ��h »�i���M�Q�j�M | �������� | �n�J�i���M�Q�j�M�M�QA lead has a thick part having a thickness of 0.2 mm and a thin part having a thickness of 0.1 mm. The thin part is formed having a greater width than the thick part for preventing the lead from slipping from a resin. A semiconductor chip is fixed on the thin part using a conductive adhesive. A lateral...http://www.google.com.hk/patents/US5977613?utm_source=gb-gplus-share�M�Q US5977613 - Electronic component, method for making the same, and lead frame and mold assembly for use therein���}��US5977613 A�X���������v�ӽЮѽs��08/811,606�o�G���1999�~11��2���ӽФ��1997�~3��4�� �u���v���1996�~3��7����L���}�M�Q��CN1155083C, CN1163478A, EP0794572A2, EP0794572A3, EP1517371A2, EP1517371A3, EP1517372A2, US6187614���}��08811606, 811606, US 5977613 A, US 5977613A, US-A-5977613, US5977613 A, US5977613A�o��HHirofumi Takata, Tadashi Tanida��M�Q�v�HMatsushita Electronics Corporation�M�Q�ޥ� (6), �Q�H�U�M�Q�ޥ� (99), ���� (41) �~���s��: ���M�Q�ӼЧ�, ���M�Q�ӼЧ��M�Q����T��, �ڬw�M�Q��Electronic component, method for making the same, and lead frame and mold assembly for use thereinUS 5977613 A�K�n A lead has a thick part having a thickness of 0.2 mm and a thin part having a thickness of 0.1 mm. The thin part is formed having a greater width than the thick part for preventing the lead from slipping from a resin. A semiconductor chip is fixed on the thin part using a conductive adhesive. A lateral surface of the thick part and a lateral surface of the resin are simultaneously formed by a single cut so that the thick part's lateral surface is located at a lower end area of the resin's lateral surface and these surfaces are exposed forming the same plane. A bottom surface of the thick part projects by from 0.03 mm to 0.05 mm from the resin bottom surface to meet lead stand-off specifications. Thick parts of other leads electrically connected with electrodes on the semiconductor chip with Au wires, are likewise exposed at the resin lateral surface and project from the resin bottom surface. Such arrangements realize high density mounting of electronic components onto a printed board.
The invention claimed is: 1. An electronic component of a resin molded package type, said electronic component comprising:(a) an electronic element; (b) a lead which is electrically connected with said electronic element, said lead having a thin part and having a thick part which is formed to provide a step on a bottom surface of said lead; and (c) a resin which encapsulates said electronic element and said lead; wherein a lateral surface of said thick part is exposed at a lower end area of a lateral surface of said resin. 2. The electronic component of claim 1, wherein said lead is formed of a soft material which cuts easily.
BACKGROUND OF THE INVENTION The present invention relates generally to electronic components of resin molded package type, and, more particularly, to electronic components suitable for surface mount technology.
Electronic components of the surface mount type are well known. FIG. 22 shows an external view of a conventional electronic component of the surface mount type which incorporates therein a semiconductor chip (an electronic element). Electronic component 70, shown in FIG. 22, has elongated, first to third leads 71-73. 74 is a resin having the form of a rectangular parallelepiped which encapsulates a semiconductor chip. Each lead 71-73 horizontally stretches out from opposite lateral surfaces of resin 74 and has an L-shaped bent. The bottom dimensions of resin 74 is 1.6 mm 0.4 mm to 0.6 mm. To prevent poor soldering (i.e., defective soldering in which, when mounting electronic component 70 onto a printed board, a good bond is not produced at a junction between the printed board and each lead 71-73), it is required by lead stand-off specifications that the bottom surface of resin 74 floats 0 mm to 0.1 mm on the printed board surface.
SUMMARY OF THE INVENTION Accordingly, it is an object of the present invention to provide an improved electronic component of a resin molded package type capable of realizing a higher mounting density on a printed board in comparison with conventional techniques and capable of suppressing lead deformation occurring at the mounting process.
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a plan view of an electronic component in accordance with the present invention.
DETAILED DESCRIPTION OF THE INVENTION Preferred embodiments of this invention are now described in detail with reference to the accompanying drawings.
FIGS. 1-4 show the appearance and internal structure of an electronic component of a surface mount type in accordance with the present invention. FIG. 1 is a plan view of an electronic component in accordance with the present invention. FIG. 2 is a front view of the electronic component of FIG. 1. FIG. 3 is a cross sectional view of the electronic component taken along the line III--III of FIG. 1. FIG. 4 is a cross sectional view of the electronic component taken along the line IV--IV of FIG. 1. 10 is an electronic component of this invention. This electronic component 10 has a first lead 11, a second lead 12, a third lead 13, a semiconductor chip (an electronic element) 15, and a resin 18. The bottom dimensions of resin 18 having the form of a rectangular parallelepiped are 1.6 mm
First lead 11 has a thick part 11a whose length, width, and thickness are 0.15 mm, 0.2 mm, and 0.2 mm and a thin part 11b whose length, width, and thickness are 0.5 mm, 0.5 mm, and 0.1 mm. A step of 0.1 mm is provided on the bottom surface side of first lead 11. First lead 11 has a flat top surface. To prevent first lead 11 from slipping from resin 18, thin part 11b has a top surface (0.5 mm thick part's 11a top surface and which is great in area than semiconductor chip 15. Semiconductor chip 15 is fixed on thin part 11b using a conductive adhesive 14. As a result of such arrangement, semiconductor chip 15 is electrically connected, at its bottom surface, with first lead 11. A lateral surface (0.2 mm lateral surface of resin 18 are formed at the same time by a single cut such that the lateral surface of thick part 11a is located at a lower end area of the lateral surface of resin 18 and the lateral surfaces of thick part 11a and resin 18 are exposed forming the same plane, in other words these lateral surfaces are flush with each other.
Second lead 12 has a thick part 12a (length: 0.15 mm; width: 0.2 mm, thickness: 0.2 mm) and a thin part 12b (length: 0.5 mm; width: 0.3 mm, thickness: 0.1 mm). Likewise, third lead 13 has a thick part 13a (length: 0.15 mm; width: 0.2 mm, thickness: 0.2 mm) and a thin part 13b (length: 0.5 mm; width: 0.3 mm, thickness: 0.1 mm). A step of 0.1 mm is provided on the bottom sides of second and third leads 12 and 13, and second and third leads 12 and 13 each have a flat top surface. To prevent second and third leads 12 and 13 from slipping from resin 18, thin parts 12b and 13b have top surfaces wider than those of thick parts 12a and 13a. Thin parts 12b and 13b are further provided with notches 12c and 13c which function as means for preventing the leads 12 and 13 from slipping from resin 18. Each notch 12c and 13c has a dimension of 0.08 mm as a depth. Lateral surfaces (0.2 mm surface of resin 18 are formed at the same time by a single cut such that the lateral surfaces of thick parts 12a and 13a are located at lower end areas of the lateral surface of resin 18 and the lateral surfaces of thick parts 12a and 13a and resin 18 are exposed forming the same plane, in other words these lateral surfaces are flush with each other. Two electrodes on semiconductor chip 15 are electrically connected with thin parts 12b and 13b of second and third leads 12 and 13 by Au wires 16 and 17. First to third leads 11-13 are formed of soft material that cuts easily such as FeNi alloy, Cu, and Al.
Resin 18 encapsulates most of first to third leads 11-13, semiconductor chip 15, Au wire 16, and Au wire 17. 18a is a peripheral part of the resin top surface. Peripheral part 18a is chamfered. Formed at one corner of the resin top surface is a recess part having a diameter of from 0.2 mm to 0.3 mm. This recess part serves as polarity mark 18b. Each of bottom surfaces (0.15 mm 11-13 is exposed at resin bottom surface 18c and projects by from 0.03 mm to 0.05 mm so as to meet lead stand-off specifications. Because such a projection length is less than the difference in thickness between thick parts 11a-13a and thin parts 11b-13b (i.e., 0.1 mm), the bottom surfaces of thin parts 11b-13b of first to third leads 11-13 are completely covered with resin 18. The exposed surfaces of first to third leads 11-13 are solderplated such that each of the exposed surfaces is covered with a film of solder the adequate thickness of which is 4-15 �gm.
FIGS. 5-8 respectively illustrate a lead frame for use in the fabrication of electronic component 10 in a plan view, in an enlarged view, in a cross sectional view taken along the line VII--VII, and in another cross sectional view taken along the line VIII--VIII. Lead frame 30 is formed by a metal plate having the form of a rectangular and is comprised of lead formation part 31 for exterior frame 32 for enclosing lead formation part 31. Exterior frame 32 is 20 mm to FIG. 5, exterior frame 32 has, at its corner parts, four portions defining respective holes 33 having a diameter of 1 mm for locating the lead frame 30. In addition to the provision of location holes 33, exterior frame 32 has seven portions along one of the long sides thereof, these seven portions defining seven feed holes 34 having a diameter of 2 mm.
As shown in detail in FIGS. 6-8, lead formation part 31 includes a vertical bridge part 35 and a lateral bridge part 36. Vertical bridge part 35 bridges opposite two long sides of exterior frame 32. Lateral bridge part 36 bridges the remaining opposite two short sides of exterior frame 32. Vertical and lateral bridge parts 35 and 36 each have a width of 0.2 mm and a thickness of 0.2 mm. These vertical and lateral bridge parts 35 and 36 define 220 lattice open spaces (11 columns pitch of the lattice spaces is 1.3 mm and the lateral pitch thereof is 2.1 mm. First to third lead parts 11-13 extend towards the lattice open spaces, in other words 220 sets of first to third lead parts 11-13 are two-dimensionally arranged at the foregoing pitches. These pitches are 1/2 to 1/3 of the conventional ones. First lead part 11 downwardly extends from exterior frame 32 and lateral bridge part 36 by 0.8 mm, while second and third lead parts 12 and 13 upwardly extend from exterior frame 32 and lateral bridge part 36 by 0.8 mm.
Each first lead part 11 has a base end 11a (length: 0.3 mm; width: 0.2 mm; thickness: 0.2 mm) and a leading end 11b (length: 0.5 mm; width: 0.5 mm; thickness: 0.1 mm). A step of 0.1 mm is provided on the bottom surface side of first lead part 11. Leading end 11b has a top surface (0.5 mm
It is possible to form the foregoing steps provided on the bottom surface sides of first to third lead parts 11-13 by coining, etching or pressing. The foregoing seven feed holes 34 are provided at positions corresponding to the second, fifth, eighth, eleventh, thirteenth, sixteenth and nineteenth columns from the left-hand side in the 11 FIG. 5).
FIGS. 9-12 are views of lead frame 30 after molding is completed. FIG. 9 is a plan view of the post-molding lead frame 30. FIG. 10 is an enlarged view of the post-molding lead frame 30. FIG. 11 is a cross sectional view of the post-molding lead frame 30 taken along the line XI--XI. FIG. 12 is another cross sectional view of the post-molding lead frame 30 taken along the line XII--XII. Referring first to FIG. 9, therein shown are ten common gates 41 for resin introduction, and a mold part 42 defined by an upper mold element and a lower mold element. These ten common gates 41 are provided at positions corresponding to the first, third, fifth, seventh, ninth, twelfth, fourteenth, sixteenth, eighteenth and twentieth columns from the left-hand side of the foregoing lattice structure of lead frame 30 (11 columns
As shown in detail in FIGS. 10-12, at the same time that a resin 18, which has encapsulated most of lead parts 11-13, semiconductor chips 15, and Au wires 16-17, is formed in each of the lattice open spaces, additional resins 43-45 are formed overlying vertical bridge part 35 and lateral bridge part 36. Additional resins 43-45 have the same height as resin 18. Each resin 18 is horizontally and perpendicularly coupled one another via additional resins 43-45. Peripheral part 18a is chamfered and polarity mark 18b is formed at one corner of the top surface, having a diameter of from 0.2 mm to 0.3 mm. Additional resin 43, which is formed as a ridge on vertical bridge part 35, is chamfered at its periphery, and the width of additional resin's 43 top surface is equal to the width of vertical bridge part 35 (i.e., 0.2 mm). In other words, two grooves, which are greater in width at top than at bottom, are formed between two adjacent molding resins 18 facing each other across additional resin 43, along vertical bridge part 35. Likewise, additional resin 44, which is formed as a ridge on lateral bridge part 36, is chamfered at its periphery, and the width of additional resin's 44 top surface is equal to the width of lateral bridge part 36 (0.2 mm). In other words, two grooves, which are greater in width at top than at bottom, are formed between two adjacent molding resins 18 facing each other across additional resin 44, along lateral bridge part 36. Additional resin 45, which is formed overlying a point where vertical bridge part 35 and lateral bridge part 36 cross, is chamfered at its periphery and has a top surface of 0.2 mm examples in which a series of additional resins 43-45 is formed also on exterior frame 32 of the lead frame.
FIGS. 11 and 12 show upper mold element 51 and lower mold element 52 for use in a molding process. Lead frame 30 having thereon 220 semiconductor chips 15 which are horizontally and perpendicularly, and two-dimensionally arranged, is placed on lower mold element 52. Lower mold element 52 has a forming surface that is provided with a great number of recess parts, thereby allowing the bottom surfaces (0.3 mm 11a-13a of first to third lead parts 11-13, exterior frame 32, vertical bridge part 35, and lateral bridge part 36 to project from resin bottom surface 18c by 0.03 mm to 0.05 mm. Defined between upper mold element 51 and lower mold element 52 are 220 cavities for the formation of molding resin 18 which are arranged horizontally and perpendicularly, and two-dimensionally, and open spaces for the formation of additional resins 43-45 which have the same height as the cavities. These 220 cavities are horizontally and perpendicularly coupled one another through the open spaces. Upper mold element 51 has a forming surface in which many recess parts having a depth capable of defining most of the cavities and most of the communication open spaces for the cavities are formed. The cavities and the communication open spaces of the cavities are easily filled with a resin that is injected from a common runner through the foregoing ten common gates 41. The angle and dimensions of each common gate 41 are 30 degrees and 0.4 mm lower mold elements 51 and 52 is provided with pins (not shown in the figure) which are inserted into location holes 33 formed in exterior frame 32 of the lead frame. Such an arrangement prevents lead frame 30 from making a displacement with respect to the mold assembly.
In the dicing process, lead frame 30 is cut together with resins 18, 43, 44, and 45 with a single cutting blade having a width of 0.5 mm in order that resin cut surfaces and lead cut surfaces are formed at the same time at package lateral surfaces of two electronic components 10 corresponding to two adjacent semiconductor chips 15. The cutting blade width is greater, by 0.3 mm, than the width of vertical and lateral bridge parts 35 and 36 of the lead frame (0.2 mm). W1 and W2 of FIGS. 10-12 each indicate a cutting width of 0.5 mm. Location hole 33, formed in exterior frame 32 of the lead frame, is used for identification of a cutting position. The top surfaces of additional resins 43-45 having a width of 0.2 mm are located at the centers of W1 and W2, and grooves, horizontally and perpendicularly formed by chamfer, guide a blade for dicing in a travelling direction. As a result, individual electronic components 10, each of which having a rectangular parallelepiped-like resin 18 whose bottom surface dimensions are 1.6 mm 11-13 having a length of 0.65 mm, are separated. At this time, in lead frame 30, base portions having a length of 0.15 mm of base ends 11a-13a of each lead part, are discarded. As a result, a cut surface of first lead 11, which has dimensions of 0.2 mm area of one lateral surface of resin 18, being flush with the lateral surface of resin 18. In addition, cut surfaces of second and third leads 12 and 13 (0.2 mm lateral surface of resin 18, being flush with the opposite lateral surface of resin 18. Further, formed on a package bottom surface are projecting surfaces (0.15 mm described above, use of a soft material which cuts easily for forming lead frame 30 including first to third lead parts 11-13 reduces wear of a cutting blade for dicing, as a result of which variations in cutting width and reductions in cutting rate are suppressed.
In the lead finishing process, the exposed surfaces of first to third leads 11-13 are solderplated such that the exposed surfaces are covered with a film of solder having a thickness of 4-15 �gm. As a result, solder in the form of film is applied onto each cut surface (0.2 mm first to third leads 11-13 formed on the package lateral surface and onto each projecting surface (0.15 mm 11-13 formed on the package bottom surface. Other plating may be employed instead of solderplating. In addition, solderplating may be eliminated depending on the material of lead frame 30.
FIGS. 13 and 14 illustrate the appearances of other surface mount type electronic components in accordance with the present invention. Referring to FIG. 13, an electronic component 20 is shown in which, instead of a chamfer, a step is provided at peripheral part 18a of the resin top surface. As in the above-described case, the appearance of resin 18 can be changed freely by replacement of upper mold element 51. Referring now to FIG. 14, an electronic component 21 is illustrated in which resin 18 has the form of a perfect rectangular parallelepiped and the bottom surfaces of thick parts 11a-13a and resin bottom surface 18c are exposed forming the same plane. In this case, lower mold element 52 may have a flat forming surface. Even with the FIG. 14 structure, lead stand-off specifications can be met by subjecting the exposed surfaces of first to third leads 11-13 to solderplating for formation of solder films thereon having a thickness of 4-15 �gm. In accordance with electronic component 10 of FIGS. 1-4 or in accordance with electronic component 20 of FIG. 13, a chamfer or a step is provided at peripheral part 18a of the resin top surface, which provides the advantage that, when cutting resin 18, the thickness of resin to be cut is thin in comparison with the case of electronic component 21 of FIG. 14.
FIGS. 20 and 21, which correspond to FIGS. 11 and 12, shows situations after molding for electronic component 24 is completed. In FIGS. 20 and 21, 51 is an upper mold element. 52 is a lower mold element. 41 is a common gate for resin injection. Defined between upper mold element 51 and lower mold element 52 are 220 cavities which are horizontally and perpendicularly, and two-dimensionally arranged for the formation of molding resins 18. Note that these cavities are communicated with one another through common gates 41 only in the column direction. Common gates 41 are located at positions corresponding to each column of the 11 and, accordingly, elastic sheet 53 is inserted between lower mold element 52 and the lead frame, to prevent the entering of injected resin and to protect the lead bottom surface. In such a case, base ends 12a and 13a of second and third lead parts 12 and 13 of each electronic component are pressed by upper mold element 51 at positions away from the common gate 41. It is possible to prevent the entering of injected resin without elastic sheet 53, depending on the resin pressure.
�M�Q�ޥ� �ޥΪ��M�Q�ӽФ���o�G��� �ӽЪ��M�Q�W��US5172214 *1992�~4��10��1992�~12��15��Motorola, Inc.Leadless semiconductor device and method for making the sameUS5521429 *1994�~11��23��1996�~5��28��Sanyo Electric Co., Ltd.Surface-mount flat package semiconductor deviceJP6132453A * �W�٤���JP58122457A * �W�٤���JP61128548A * �W�٤���JP62112333A * �W�٤���* �Ѽf�d�H��ޥ��Q�H�U�M�Q�ޥ� �ޥΥ��M�Q�ӽФ���o�G��� �ӽЪ��M�Q�W��US6166430 *1999�~2��4��2000�~12��26��Matsushita Electronics CorporationLead frame, method for manufacturing the frame, resin-molded semiconductor device and method for manufacturing the deviceUS6198171 *1999�~12��30��2001�~3��6��Siliconware Precision Industries Co., Ltd.Thermally enhanced quad flat non-lead package of semiconductorUS6201292 *1998�~4��1��2001�~3��13��Dai Nippon Insatsu Kabushiki KaishaResin-sealed semiconductor device, circuit member used thereforUS6247229 *1999�~8��25��2001�~6��19��Ankor Technology, Inc.Method of forming an integrated circuit device package using a plastic tape as a baseUS6252306 *1999�~1��21��2001�~6��26��Mitsubishi Denki Kabushiki KaishaMethod of producing semiconductor device and configuration thereof, and lead frame used in said methodUS6281568 *1998�~10��21��2001�~8��28��Amkor Technology, Inc.Plastic integrated circuit device package and leadframe having partially undercut leads and die padUS6372546 *2001�~4��9��2002�~4��16��Mitsubishi Denki Kabushiki KaishaMethod of producing semiconductor device and configuration thereof, and lead frame used in said methodUS6415505 *1999�~11��15��2002�~7��9��Amkor Technology, Inc.Micromachine package fabrication methodUS64202042001�~4��20��2002�~7��16��Amkor Technology, Inc.Method of making a plastic package for an optical integrated circuit deviceUS64240312000�~5��8��2002�~7��23��Amkor Technology, Inc.Stackable package with heat sinkUS6427976 *1999�~12��15��2002�~8��6��Siliconware Precision Industries Co., Ltd.Lead-frame-based chip-scale package and method of manufacturing the sameUS64332772000�~7��13��2002�~8��13��Amkor Technology, Inc.Plastic integrated circuit package and method and leadframe for making the packageUS64486331999�~11��19��2002�~9��10��Amkor Technology, Inc.Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulantUS64553561999�~9��14��2002�~9��24��Amkor TechnologyMethods for moding a leadframe in plastic integrated circuit devicesUS64693692000�~6��30��2002�~10��22��Amkor Technology, Inc.Leadframe having a mold inflow groove and method for makingUS6469398 *2002�~3��21��2002�~10��22��Kabushiki Kaisha ToshibaSemiconductor package and manufacturing method thereofUS64758272000�~10��13��2002�~11��5��Amkor Technology, Inc.Method for making a semiconductor package having improved defect testing and increased production yieldUS64764781999�~11��12��2002�~11��5��Amkor Technology, Inc.Cavity semiconductor package with exposed leads and die padUS65011612000�~10��13��2002�~12��31��Amkor Technology, Inc.Semiconductor package having increased solder joint strengthUS65186592000�~5��8��2003�~2��11��Amkor Technology, Inc.Stackable package having a cavity and a lid for an electronic deviceUS65219872000�~10��31��2003�~2��18��Amkor Technology, Inc.Plastic integrated circuit device package and method for making the packageUS65254062000�~10��13��2003�~2��25��Amkor Technology, Inc.Semiconductor device having increased moisture path and increased solder joint strengthUS65558992000�~10��13��2003�~4��29��Amkor Technology, Inc.Semiconductor package leadframe assembly and method of manufactureUS6580161 *2002�~1��23��2003�~6��17��Rohm Co., Ltd.Semiconductor device and method of making the sameUS65866772001�~5��22��2003�~7��1��Amkor Technology, Inc.Plastic integrated circuit device package having exposed lead surfaceUS66058652001�~10��19��2003�~8��12��Amkor Technology, Inc.Semiconductor package with optimized leadframe bonding strengthUS66058662000�~10��13��2003�~8��12��Amkor Technology, Inc.Stackable semiconductor package and method for manufacturing sameUS66083662002�~4��15��2003�~8��19��William M. AndersonLead frame with plated end leadsUS66110472001�~10��12��2003�~8��26��Amkor Technology, Inc.Semiconductor package with singulation creaseUS66141022001�~5��4��2003�~9��2��Amkor Technology, Inc.Shielded semiconductor leadframe packageUS66164362000�~10��13��2003�~9��9��Amkor Technology, Inc.Apparatus for manufacturing semiconductor packagesUS66279762000�~10��13��2003�~9��30��Amkor Technology, Inc.Leadframe for semiconductor package and mold for molding the sameUS66279772002�~5��9��2003�~9��30��Amkor Technology, Inc.Semiconductor package including isolated ring structureUS66307262001�~11��7��2003�~10��7��Amkor Technology, Inc.Power semiconductor package with strapUS66307282002�~6��14��2003�~10��7��Amkor Technology, Inc.Plastic integrated circuit package and leadframe for making the packageUS66463392000�~10��13��2003�~11��11��Amkor Technology, Inc.Thin and heat radiant semiconductor package and method for manufacturingUS6664647 *2002�~4��17��2003�~12��16��Takahiro KasugaSemiconductor device and a method of manufacturing the sameUS66675442000�~6��30��2003�~12��23��Amkor Technology, Inc.Stackable package having clips for fastening package and tool for opening clipsUS66776622000�~10��13��2004�~1��13��Amkor Technology, Inc.Clamp and heat block assembly for wire bonding a semiconductor package assemblyUS66776632000�~10��13��2004�~1��13��Amkor Technology, Inc.End grid array semiconductor packageUS66844962001�~10��22��2004�~2��3��Amkor Technology, Inc.Method of making an integrated circuit packageUS66967472000�~10��13��2004�~2��24��Amkor Technology, Inc.Semiconductor package having reduced thicknessUS67001872002�~3��21��2004�~3��2��Amkor Technology, Inc.Semiconductor package and method for manufacturing the sameUS67133222001�~12��10��2004�~3��30��Amkor Technology, Inc.Lead frame for semiconductor packageUS67305442000�~10��13��2004�~5��4��Amkor Technology, Inc.Stackable semiconductor package and method for manufacturing sameUS67409502002�~1��14��2004�~5��25��Amkor Technology, Inc.Optical device packages having improved conductor efficiency, optical coupling and thermal transferUS67535972000�~10��13��2004�~6��22��Amkor Technology, Inc.Encapsulated semiconductor package including chip paddle and leadsUS67566582001�~4��6��2004�~6��29��Amkor Technology, Inc.Making two lead surface mounting high power microleadframe semiconductor packagesUS67597372001�~3��23��2004�~7��6��Amkor Technology, Inc.Semiconductor package including stacked chips with aligned input/output padsUS6794762 *2003�~2��20��2004�~9��21��Nec Electronics CorporationElectronic component and fabrication method thereofUS67980462002�~1��22��2004�~9��28��Amkor Technology, Inc.Semiconductor package including ring structure connected to leads with vertically downset inner endsUS68005072002�~12��23��2004�~10��5��Renesas Technology Corp.Semiconductor device and a method of manufacturing the sameUS68036452001�~12��26��2004�~10��12��Amkor Technology, Inc.Semiconductor package including flip chipUS6806565 *2002�~8��2��2004�~10��19��Siliconware Precision Industries Co., Ltd.Lead-frame-based semiconductor package and fabrication method thereofUS68250622002�~5��22��2004�~11��30��Amkor Technology, Inc.Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulantUS68414142002�~6��19��2005�~1��11��Amkor Technology, Inc.Saw and etch singulation method for a chip packageUS68471031999�~11��9��2005�~1��25��Amkor Technology, Inc.Semiconductor package with exposed die pad and body-locking leadframeUS68530592000�~10��13��2005�~2��8��Amkor Technology, Inc.Semiconductor package having improved adhesiveness and ground bondingUS68589192001�~3��23��2005�~2��22��Amkor Technology, Inc.Semiconductor packageUS68670712002�~7��12��2005�~3��15��Amkor Technology, Inc.Leadframe including corner leads and semiconductor package using sameUS68850862002�~3��5��2005�~4��26��Amkor Technology, Inc.Reduced copper lead frame for saw-singulated chip packageUS6888228 *2000�~7��25��2005�~5��3��National Semiconductor CorporationLead frame chip scale packageUS6888231 *2001�~5��14��2005�~5��3��Rohm Co., Ltd.Surface mounting semiconductor deviceUS68970932003�~7��25��2005�~5��24��Renesas Technology Corp.Method of manufacturing a resin molded or encapsulation for small outline non-leaded (SON) or quad flat non-leaded (QFN) packageUS6897550 *2003�~6��11��2005�~5��24��Amkor Technology, Inc.Fully-molded leadframe stand-off featureUS69106352002�~10��8��2005�~6��28��Amkor Technology, Inc.Die down multi-media card and method of making sameUS69117182003�~7��3��2005�~6��28��Amkor Technology, Inc.Double downset double dambar suspended leadframeUS6921682 *2003�~7��2��2005�~7��26����3P�� Licensing B. V.Method for manufacturing encapsulated electronic components, particularly integrated circuitsUS69274782002�~1��11��2005�~8��9��Amkor Technology, Inc.Reduced size semiconductor package with stacked diesUS69774312003�~11��5��2005�~12��20��Amkor Technology, Inc.Stackable semiconductor package and manufacturing method thereofUS7008826 *2004�~9��10��2006�~3��7��Siliconware Precision Industries, Co., Ltd.Lead-frame-based semiconductor package and fabrication method thereofUS70112512005�~4��19��2006�~3��14��Amkor Technology, Inc.Die down multi-media card and method of making sameUS7038315 *2001�~4��12��2006�~5��2��Micron Technology, Inc.Semiconductor chip packageUS70420682001�~4��27��2006�~5��9��Amkor Technology, Inc.Leadframe and semiconductor package made using the leadframeUS70746542004�~4��21��2006�~7��11��Amkor Technology, Inc.Tape supported memory card leadframe structureUS71022142004�~8��20��2006�~9��5��Amkor Technology, Inc.Pre-molded leadframeUS71128752005�~2��17��2006�~9��26��Amkor Technology, Inc.Secure digital memory card using land grid array structureUS71836302003�~6��11��2007�~2��27��Amkor Technology, Inc.Lead frame with plated end leadsUS71933052004�~11��3��2007�~3��20��Amkor Technology, Inc.Memory card ESC substrate insertUS72013272004�~10��18��2007�~4��10��Amkor Technology, Inc.Memory card and its manufacturing methodUS72209152005�~2��17��2007�~5��22��Amkor Technology, Inc.Memory card and its manufacturing methodUS72937162005�~5��2��2007�~11��13��Amkor Technology, Inc.Secure digital memory card using land grid array structureUS73586002004�~11��16��2008�~4��15��Amkor Technology, Inc.Interposer for interconnecting components in a memory cardUS73592042006�~2��15��2008�~4��15��Amkor Technology, Inc.Multiple cover memory cardUS74564942005�~5��12��2008�~11��25��Rohm Co., Ltd.Surface mount electronic component and process for manufacturing sameUS74854912006�~6��29��2009�~2��3��Amkor Technology, Inc.Secure digital memory card using land grid array structureUS75569862006�~6��21��2009�~7��7��Amkor Technology, Inc.Tape supported memory card leadframe structureUS76337632004�~1��28��2009�~12��15��Amkor Technology, Inc.Double mold memory card and its manufacturing methodUS7655506 *2007�~1��5��2010�~2��2��Nec Electronics CorporationLeadless type semiconductor package, and production process for manufacturing such leadless type semiconductor packageUS77144182007�~7��23��2010�~5��11��National Semiconductor CorporationLeadframe panelUS77198452006�~4��20��2010�~5��18��Amkor Technology, Inc.Chamfered memory card module and method of making sameUS7763958 *2007�~5��25��2010�~7��27��National Semiconductor CorporationLeadframe panel for power packagesUS78371202005�~11��29��2010�~11��23��Amkor Technology, Inc.Modular memory card and method of making sameUS79279232006�~9��25��2011�~4��19��Micron Technology, Inc.Method and apparatus for directing molding compound flow and resulting semiconductor device packagesUS82075992011�~3��15��2012�~6��26��Micron Technology, Inc.Method and apparatus for directing molding compound flow and resulting semiconductor device packagesUS83999662012�~5��31��2013�~3��19��Micron Technology, Inc.Inserts for directing molding compound flow and semiconductor die assembliesUS20100163920 *2008�~6��11��2010�~7��1��Rohm Co., Ltd.Semiconductor light emitting deviceUSRE398542002�~9��27��2007�~9��25��National Semiconductor CorporationLead frame chip scale packageCN100514614C2005�~5��12��2009�~7��15��罗�i�ѥ��������qSurface mount electronic component and process for manufacturing the same* �Ѽf�d�H��ޥ����� ���M�Q������257/666, 257/787, 257/676, 257/E23.44, 257/E23.46, 257/E21.504, 257/E23.124��ڱM�Q������H01L23/495, H01L21/56, H05K3/34, H01L23/31 �X�@����H01L2224/48091, H01L2224/45144, H01L2924/01029, H01L2924/01079, H01L23/49562, H05K3/3426, H01L2224/48247, H01L24/97, H01L21/565, H01L2224/73265, H01L2924/01082, H01L23/3107, H01L2224/49175, H01L23/49548, H01L2224/97, H01L2924/01013, H01L2224/32245, H01L2924/01033, H01L2224/48465, H01L2924/01078, H01L2924/01005, H01L2924/01006, H01L24/45, H01L24/48, H01L24/49 �ڬw������H01L24/97, H01L23/495G4, H01L23/495G8, H01L23/31H, H01L21/56M������l�Ϥ�Google ���� - Sitemap - USPTO �j�q�U�� - ���p�v�F�� - �A�ȱ�� - ���� Google �M�Q - �N���^�X��ƬO�Ѭ��ӷ~�M�Q��Ʈw (IFI CLAIMS Patent Services) ����©2012 Google