Source: http://www.google.com/patents/US8139411?dq=7,812,828
Timestamp: 2016-06-28 03:54:58
Document Index: 363264301

Matched Legal Cases: ['Application No. 61', 'Application No. 61', 'Application No. 03820492', 'Application No. 03763311', 'Application No. 03763311', 'Application No. 03763311', 'Application No. 2004', 'Application No. 092118353']

Patent US8139411 - pFET nonvolatile memory - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA non-volatile memory integrated circuit includes multiple memory cells, each memory cell including a first MOS transistor, a first control capacitor, and a first floating gate coupled to the first MOS transistor and the first control capacitor. A first read/write control signal is provided having at...http://www.google.com/patents/US8139411?utm_source=gb-gplus-sharePatent US8139411 - pFET nonvolatile memoryAdvanced Patent SearchPublication numberUS8139411 B1Publication typeGrantApplication numberUS 13/008,349Publication dateMar 20, 2012Filing dateJan 18, 2011Priority dateMay 22, 2008Fee statusPaidAlso published asUS7894261Publication number008349, 13008349, US 8139411 B1, US 8139411B1, US-B1-8139411, US8139411 B1, US8139411B1InventorsAlberto PesaventoOriginal AssigneeSynopsys, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (210), Non-Patent Citations (77), Classifications (5), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetpFET nonvolatile memory
This application is a continuation of, and claims priority to, U.S. patent application Ser. No. 12/239,696 now U.S. Pat. No. 7,894,261) entitled “PFET Nonvolatile memory,” filed on Sep. 26, 2008, which claims priority under 35 U.S.C. �119(e) to U.S. Provisional Patent Application No. 61/055,368 entitled “Cell for Non-Volatile Memory,” filed on May 22, 2008 and U.S. Provisional Patent Application No. 61/061,004 entitled “Cell for Non-Volatile Memory,” filed on Jun. 12, 2008, which are incorporated by reference herein in their entirety.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4090258Dec 29, 1976May 16, 1978Westinghouse Electric Corp.MNOS non-volatile memory with write cycle suppressionUS4132904Jul 28, 1977Jan 2, 1979Hughes Aircraft CompanyVolatile/non-volatile logic latch circuitUS4158239Dec 20, 1977Jun 12, 1979International Business Machines CorporationResistive gate FET flip-flop storage cellUS4384288Dec 31, 1980May 17, 1983Walton Charles APortable radio frequency emitting identifierUS4388524Sep 16, 1981Jun 14, 1983Walton Charles AElectronic identification and recognition system with code changeable reactanceUS4541073Sep 28, 1982Sep 10, 1985Societe Pour L'etude Et La Fabrication De Circuits Integres SpeciauxNon-volatile flip-flop with a static resettingUS4546241Dec 10, 1982Oct 8, 1985Walton Charles AElectronic proximity identification systemUS4571704Feb 17, 1984Feb 18, 1986Hughes Aircraft CompanyNonvolatile latchUS4575823Aug 17, 1982Mar 11, 1986Westinghouse Electric Corp.Electrically alterable non-volatile memoryUS4580041Dec 9, 1983Apr 1, 1986Walton Charles AElectronic proximity identification system with simplified low power identifierUS4758869Aug 29, 1986Jul 19, 1988Waferscale Integration, Inc.Nonvolatile floating gate transistor structureUS4935702Dec 9, 1988Jun 19, 1990Synaptics, Inc.Subthreshold CMOS amplifier with offset adaptationUS4953928Jun 9, 1989Sep 4, 1990Synaptics Inc.MOS device for long-term learningUS5018102Dec 20, 1988May 21, 1991Texas Instruments, IncorporatedMemory having selected state on power-upUS5068622Feb 28, 1990Nov 26, 1991Synaptics, IncorporatedCMOS amplifier with offset adaptationUS5086331Jan 18, 1991Feb 4, 1992U.S. Philips Corp.Integrated circuit comprising a programmable cellUS5124568Feb 14, 1991Jun 23, 1992Advanced Micro Devices, Inc.Edge-triggered flip-flopUS5146106Feb 5, 1991Sep 8, 1992Synaptics, IncorporatedCMOS winner-take all circuit with offset adaptationUS5168464Nov 29, 1989Dec 1, 1992Ncr CorporationNonvolatile differential memory device and methodUS5272368May 10, 1991Dec 21, 1993Altera CorporationComplementary low power non-volatile reconfigurable EEcellUS5301150Jun 22, 1992Apr 5, 1994Intel CorporationFlash erasable single poly EPROM deviceUS5323066Jun 1, 1992Jun 21, 1994Motorola, Inc.Method and apparatus for performing power on reset initialization in a data processing systemUS5361001Dec 3, 1993Nov 1, 1994Motorola, Inc.Circuit and method of previewing analog trimmingUS5384727Nov 8, 1993Jan 24, 1995Advanced Micro Devices, Inc.Fuse trimming in plastic package devicesUS5394367Mar 18, 1994Feb 28, 1995Ramtron International CorporationSystem and method for write-protecting predetermined portions of a memory arrayUS5412594Aug 8, 1994May 2, 1995Advanced Micro Devices, Inc.Fuse trimming in plastic package devicesUS5430670Nov 8, 1993Jul 4, 1995Elantec, Inc.Differential analog memory cell and method for adjusting sameUS5438542Oct 31, 1994Aug 1, 1995Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS5463348Jul 27, 1994Oct 31, 1995California Institute Of TechnologyCMOS low-power, wide-linear-range, well-input differential and transconductance amplifiersUS5504707Sep 16, 1994Apr 2, 1996Fujitsu LimitedSemiconductor deviceUS5517044Dec 20, 1994May 14, 1996Nec CorporationNon-volatile semiconductor memory device having thin film transistors equipped with floating gatesUS5541878Jun 27, 1994Jul 30, 1996Synaptics, IncorporatedWritable analog reference voltage storage deviceUS5596524Apr 21, 1995Jan 21, 1997Advanced Micro Devices, Inc.CMOS memory cell with gate oxide of both NMOS and PMOS transistors as tunneling window for program and eraseUS5616942Mar 27, 1996Apr 1, 1997Hyundai Electronics Industries Co., Ltd.Flash EEPROM cell and manufacturing methods thereofUS5617358Mar 10, 1995Apr 1, 1997Nec CorporationNonvolatile semiconductor memory device capable of converging threshold voltage with low power supply voltageUS5623442Jun 8, 1994Apr 22, 1997Nkk CorporationMemory cells and memory devices with a storage capacitor of parasitic capacitance and information storing method using the sameUS5627392Mar 7, 1995May 6, 1997California Institute Of TechnologySemiconductor structure for long term learningUS5633518Jul 28, 1995May 27, 1997Zycad CorporationNonvolatile reprogrammable interconnect cell with FN tunneling and programming method thereofUS5650966Nov 1, 1995Jul 22, 1997Advanced Micro Devices, Inc.Temperature compensated reference for overerase correction circuitry in a flash memoryUS5659498Jul 19, 1996Aug 19, 1997Sgs-Thomson Microelectronics S.R.L.Unbalanced latch and fuse circuit including the sameUS5666307Nov 14, 1995Sep 9, 1997Programmable Microelectronics CorporationPMOS flash memory cell capable of multi-level threshold voltage storageUS5677917Apr 29, 1996Oct 14, 1997Motorola, Inc.Integrated circuit memory using fusible links in a scan chainUS5687118Nov 14, 1995Nov 11, 1997Programmable Microelectronics CorporationPMOS memory cell with hot electron injection programming and tunnelling erasingUS5691939Dec 7, 1995Nov 25, 1997Programmable Microelectronics CorporationTriple poly PMOS flash memory cellUS5706227Dec 7, 1995Jan 6, 1998Programmable Microelectronics CorporationDouble poly split gate PMOS flash memory cellUS5717636May 3, 1996Feb 10, 1998Sgs-Thomson Microelectronics S.R.L.EEPROM memory with contactless memory cellsUS5729155Sep 21, 1995Mar 17, 1998Nec CorporationHigh voltage CMOS circuit which protects the gate oxides from excessive voltagesUS5731716Jan 26, 1996Mar 24, 1998Sgs-Thomson Microelectronics, S.R.L.Programmable multibit register for coincidence and jump operations and coincidence fuse cellUS5736764Nov 21, 1995Apr 7, 1998Programmable Microelectronics CorporationPMOS flash EEPROM cell with single polyUS5754471Jun 6, 1995May 19, 1998Advanced Micro Devices, Inc.Low power CMOS array for a PLD with program and erase using controlled avalanche injectionUS5761121Oct 31, 1996Jun 2, 1998Programmable Microelectronics CorporationPMOS single-poly non-volatile memory structureUS5763912Sep 25, 1995Jun 9, 1998Intel CorporationDepletion and enhancement MOSFETs with electrically trimmable threshold voltagesUS5777361Jun 3, 1996Jul 7, 1998Motorola, Inc.Single gate nonvolatile memory cell and method for accessing the sameUS5777926Oct 24, 1996Jul 7, 1998Programmable Microelectronics CorporationRow decoder circuit for PMOS non-volatile memory cell which uses channel hot electrons for programmingUS5786617Oct 5, 1995Jul 28, 1998National Semiconductor CorporationHigh voltage charge pump using low voltage type transistorsUS5790060Sep 11, 1996Aug 4, 1998Harris CorporationDigital-to-analog converter having enhanced current steering and associated methodUS5796656Feb 22, 1997Aug 18, 1998Programmable Microelectronics CorporationRow decoder circuit for PMOS non-volatile memory cell which uses electron tunneling for programming and erasingUS5798967Feb 22, 1997Aug 25, 1998Programmable Microelectronics CorporationSensing scheme for non-volatile memoriesUS5801994Aug 15, 1997Sep 1, 1998Programmable Microelectronics CorporationNon-volatile memory array architectureUS5822714Mar 5, 1997Oct 13, 1998International Business Machines CorporationData processing system and method for accessing a plurality of radio frequency identification tagsUS5825063Jul 26, 1996Oct 20, 1998California Institute Of TechnologyThree-terminal silicon synaptic deviceUS5835402Mar 27, 1997Nov 10, 1998Xilinx, Inc.Non-volatile storage for standard CMOS integrated circuitsUS5841165Dec 22, 1995Nov 24, 1998Programmable Microelectronics CorporationPMOS flash EEPROM cell with single polyUS5844300Sep 19, 1996Dec 1, 1998Intel CorporationSingle poly devices for monitoring the level and polarity of process induced charging in a MOS processUS5854762Oct 30, 1997Dec 29, 1998Sgs-Thomson Microelectronics, S.R.L.Protection circuit for redundancy register set-up cells of electrically programmable non-volatile memory devicesUS5875126Sep 26, 1996Feb 23, 1999California Institute Of TechnologyAutozeroing floating gate amplifierUS5886566Aug 21, 1997Mar 23, 1999Integrated Silicon Solution, Inc.High voltage charge transfer stageUS5890199Oct 21, 1996Mar 30, 1999Ramtron International CorporationData processor incorporating a ferroelectric memory array selectably configurable as read/write and read only memoryUS5892709May 9, 1997Apr 6, 1999Motorola, Inc.Single level gate nonvolatile memory device and method for accessing the sameUS5892712Apr 29, 1997Apr 6, 1999Nvx CorporationSemiconductor non-volatile latch device including embedded non-volatile elementsUS5898613Jun 25, 1997Apr 27, 1999California Institute Of TechnologypMOS analog EEPROM cellUS5901084Sep 23, 1997May 4, 1999Mitsubishi Denki Kabushiki KaishaNonvolatile semiconductor memory device having floating gate electrodeUS5912841Dec 23, 1997Jun 15, 1999Hyundai Electronics Industries Co., Ltd.Repair fuse circuit performing complete latch operation using flash memory cellUS5912842Oct 9, 1997Jun 15, 1999Programmable Microelectronics Corp.Nonvolatile PMOS two transistor memory cell and arrayUS5912937Mar 14, 1997Jun 15, 1999Xilinx, Inc.CMOS flip-flop having non-volatile storageUS5914894Jun 1, 1998Jun 22, 1999California Institute Of TechnologyMethod for implementing a learning functionUS5914895Sep 10, 1997Jun 22, 1999Cypress Semiconductor Corp.Non-volatile random access memory and methods for making and configuring sameUS5939945Jul 25, 1997Aug 17, 1999Siemens AktiengesellschaftAmplifier with neuron MOS transistorsUS5966329Oct 9, 1997Oct 12, 1999Programmable Microelectronics CorporationApparatus and method for programming PMOS memory cellsUS5969987Feb 3, 1999Oct 19, 1999Information Storage Devices, Inc.Non-volatile electrically alterable semiconductor memory for analog and digital storageUS5972804Nov 3, 1997Oct 26, 1999Motorola, Inc.Process for forming a semiconductor deviceUS5982669Nov 4, 1998Nov 9, 1999National Semiconductor CorporationEPROM and flash memory cells with source-side injectionUS5986927Nov 10, 1998Nov 16, 1999California Institute Of TechnologyAutozeroing floating-gate amplifierUS5990512Apr 22, 1997Nov 23, 1999California Institute Of TechnologyHole impact ionization mechanism of hot electron injection and four-terminal ρFET semiconductor structure for long-term learningUS6011425Jul 11, 1997Jan 4, 2000Electronics And Telecommunications Research InstituteCMOS offset trimming circuit and offset generation circuitUS6028789Jun 15, 1999Feb 22, 2000Vantis CorporationZero-power CMOS non-volatile memory cell having an avalanche injection elementUS6049229Jul 6, 1999Apr 11, 2000Pericom Semiconductor Corp.Self-biasing CMOS PECL receiver with wide common-mode range and multi-level-transmit to binary decoderUS6055185Apr 1, 1998Apr 25, 2000National Semiconductor CorporationSingle-poly EPROM cell with CMOS compatible programming voltagesUS6060919Dec 4, 1998May 9, 2000Ramtron International CorporationCMOS preferred state power-up latchUS6081451May 20, 1998Jun 27, 2000National Semiconductor CorporationMemory device that utilizes single-poly EPROM cells with CMOS compatible programming voltagesUS6097634 *Jun 16, 1999Aug 1, 2000Sony CorporationLatch-type sensing circuit and program-verify circuitUS6111785Aug 23, 1999Aug 29, 2000Sharp Kabushiki KaishaNonvolatile semiconductor memory device capable of decreasing layout area for writing defective addressUS6125053Nov 30, 1998Sep 26, 2000California Institute Of TechnologySemiconductor structure for long-term learningUS6137721Apr 28, 1999Oct 24, 2000National Semiconductor CorporationMemory device having erasable frohmann-bentchkowsky EPROM cells that use a plate-to-floating gate coupled voltage during erasureUS6137722Apr 28, 1999Oct 24, 2000National Semiconductor CorporationMemory array having Frohmann-Bentchkowsky EPROM cells with a reduced number of access transistorsUS6137723Apr 28, 1999Oct 24, 2000National Semiconductor CorporationMemory device having erasable Frohmann-Bentchkowsky EPROM cells that use a well-to-floating gate coupled voltage during erasureUS6137724Oct 26, 1999Oct 24, 2000National Semiconductor CorporationMemory device that utilizes single-poly EPROM cells with CMOS compatible programming voltagesUS6141247Dec 21, 1998Oct 31, 2000Micron Technology, Inc.Non-volatile data storage unit and method of controlling sameUS6144581Nov 30, 1998Nov 7, 2000California Institute Of TechnologypMOS EEPROM non-volatile data storageUS6151238Feb 23, 1999Nov 21, 2000Microchip Technology, Inc.Calibrating functions of an integrated circuit and storing calibration parameters thereof in a programmable fuse arrayUS6166954Jul 14, 1999Dec 26, 2000Programmable Microelectronics CorporationSingle poly non-volatile memory having a PMOS write path and an NMOS read pathUS6166978Mar 2, 1998Dec 26, 2000Nippon Steel CorporationSemiconductor differential amplifier having a gain controlled by a memory transistorUS6190968Nov 4, 1998Feb 20, 2001National Semiconductor CorporationMethod for forming EPROM and flash memory cells with source-side injectionUS6208557May 21, 1999Mar 27, 2001National Semiconductor CorporationEPROM and flash memory cells with source-side injection and a gate dielectric that traps hot electrons during programmingUS6214666Dec 18, 1998Apr 10, 2001Vantis CorporationMethod of forming a non-volatile memory deviceUS6222765Feb 18, 2000Apr 24, 2001Silicon Storage Technology, Inc.Non-volatile flip-flop circuitUS6222771Jan 31, 2000Apr 24, 2001Eon Silicon Devices, Inc.Unified program method and circuitry in flash EEPROMUS6236223Feb 10, 1999May 22, 2001Intermec Ip Corp.Method and apparatus for wireless radio frequency testing of RFID integrated circuitsUS6252802Aug 9, 2000Jun 26, 2001Stmicroelectronics S.R.L.Floating gate MOS transistor charge injection circuit and computation devices incorporating itUS6294427May 2, 2000Sep 25, 2001Seiko Epson CorporationNon-volatile semiconductor memory device and fabrication method thereofUS6294810Dec 22, 1998Sep 25, 2001Vantis CorporationEEPROM cell with tunneling at separate edge and channel regionsUS6294997Oct 4, 1999Sep 25, 2001Intermec Ip Corp.RFID tag having timing and environment modulesUS6320788Sep 11, 2000Nov 20, 2001Sandisk CorporationProgrammable impedance deviceUS6331949Dec 26, 2000Dec 18, 2001Sharp Kabushiki KaishaCircuit for storing and latching defective address data for a nonvolatile semiconductor memory device having redundant functionUS6363006Mar 19, 2001Mar 26, 2002Hewlett-Packard CompanyAsymmetric RAM cellUS6363011Jul 25, 2000Mar 26, 2002Cypress Semiconductor CorporationSemiconductor non-volatile latch device including non-volatile elementsUS6384451Mar 9, 2000May 7, 2002John CaywoodMethod and apparatus for injecting charge onto the floating gate of a nonvolatile memory cellUS6385000Aug 21, 1998May 7, 2002International Business Machines CorporationSystem and method for extending the operating life of a magnetoresistive transducer provided in a disk drive systemUS6385090Jun 19, 2001May 7, 2002Fujitsu LimitedSemiconductor nonvolatile memory using floating gateUS6400622Oct 23, 2001Jun 4, 2002Matsushita Electric Industrial Co., Ltd.Semiconductor memory deviceUS6411545 *Nov 14, 2000Jun 25, 2002John Millard And Pamela Ann Caywood 1989 Revokable Living TrustNon-volatile latchUS6452835Oct 27, 2000Sep 17, 2002California Institute Of TechnologypMos analog EEPROM cellUS6456992Mar 25, 1996Sep 24, 2002Tadashi ShibataSemiconductor arithmetic circuitUS6469930Oct 30, 2000Oct 22, 2002Cypress Semiconductor CorporationCompact nonvolatile circuit having margin testing capabilityUS6469937Jan 9, 2002Oct 22, 2002Matsushita Electric Industrial Co., Ltd.Current sense amplifier circuitUS6477103Sep 21, 2001Nov 5, 2002Silicon Storage Technology, Inc.Reprogrammable fuse and method of operatingUS6479863Dec 6, 2000Nov 12, 2002John M. CaywoodMethod and apparatus for injecting charge onto the floating gate of a nonvolatile memory cellUS6515919Aug 10, 1998Feb 4, 2003Applied Wireless Identifications Group, Inc.Radio frequency powered voltage pump for programming EEPROMUS6529407Jun 14, 2001Mar 4, 2003Hitachi, Ltd.Semiconductor device with improved latch arrangementUS6534816Mar 1, 2000Mar 18, 2003John M. CaywoodMethod and apparatus for injecting charge onto the floating gate of a nonvolatile memory cellUS6538468Jul 31, 2000Mar 25, 2003Cypress Semiconductor CorporationMethod and apparatus for multiple boot-up functionalities for a programmable logic device (PLD)US6563731Jun 21, 2000May 13, 2003National Semiconductor CorporationEEPROM memory cell array embedded on core CMOSUS6573765Nov 30, 2001Jun 3, 2003Micron Technology, Inc.Input-output buffer circuit and method for avoiding inadvertent conduction of a pull-up transistorUS6590825Nov 1, 2001Jul 8, 2003Silicon Storage Technology, Inc.Non-volatile flash fuse elementUS6611463Nov 14, 2001Aug 26, 2003Lattice Semiconductor CorporationZero-power programmable memory cellUS6633188Feb 12, 1999Oct 14, 2003Texas Instruments IncorporatedSense amplifier-based flip-flop with asynchronous set and resetUS6641050Nov 6, 2001Nov 4, 2003International Business Machines CorporationSecure credit cardUS6646919Jun 4, 2001Nov 11, 2003Altera CorporationApparatus and method for margin testing single polysilicon EEPROM cellsUS6654272Aug 30, 2001Nov 25, 2003Micron Technology, Inc.Flash cell fuse circuitUS6661278Jul 8, 2002Dec 9, 2003Impinj, Inc.High voltage charge pump circuitUS6664909Aug 13, 2001Dec 16, 2003Impinj, Inc.Method and apparatus for trimming high-resolution digital-to-analog converterUS6678190Jan 25, 2002Jan 13, 2004Ememory Technology Inc.Single poly embedded epromUS6693819Jan 8, 2002Feb 17, 2004Broadcom CorporationHigh voltage switch circuitryUS6724657Nov 8, 2002Apr 20, 2004Renesas Technology Corp.Semiconductor device with improved latch arrangementUS6741500Oct 4, 2002May 25, 2004Hpl Technologies, Inc.One-time-programmable bit cell with latch circuit having selectively programmable floating gate transistorsUS6822894Mar 25, 2003Nov 23, 2004Xilinx, Inc.Single event upset in SRAM cells in FPGAs with leaky gate transistorsUS6845029Aug 18, 2003Jan 18, 2005Micron Technology, Inc.Flash cell fuse circuitUS6853583Sep 16, 2002Feb 8, 2005Impinj, Inc.Method and apparatus for preventing overtunneling in pFET-based nonvolatile memory cellsUS6898123Jan 7, 2003May 24, 2005Intersil Americas Inc.Differential dual floating gate circuit and method for programmingUS6903436Apr 27, 2004Jun 7, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Multiple-time programmable electrical fuse utilizing MOS oxide breakdownUS6909389Oct 24, 2002Jun 21, 2005Impinj, Inc.Method and apparatus for calibration of an array of scaled electronic circuit elementsUS6946892Jan 2, 2004Sep 20, 2005Oki Electric Industry Co., Ltd.Level transforming circuitUS6950342May 12, 2003Sep 27, 2005Impinj, Inc.Differential floating gate nonvolatile memoriesUS6954383Dec 2, 2004Oct 11, 2005Elan Microelectronics CorporationOn-system programmable and off-system programmable chipUS7046549Dec 31, 2003May 16, 2006Solid State System Co., Ltd.Nonvolatile memory structureUS7106642Mar 9, 2005Sep 12, 2006Kabushiki Kaisha ToshibaSemiconductor integrated circuit device in which a measure to counter soft errors is takenUS7177182Mar 30, 2004Feb 13, 2007Impinj, Inc.Rewriteable electronic fusesUS7212446Apr 21, 2004May 1, 2007Impinj, Inc.Counteracting overtunneling in nonvolatile memory cells using charge extraction controlUS7221596May 5, 2004May 22, 2007Impinj, Inc.pFET nonvolatile memoryUS7283390Sep 28, 2005Oct 16, 2007Impinj, Inc.Hybrid non-volatile memoryUS7307534Sep 28, 2005Dec 11, 2007Impinj, Inc.RFID tag using hybrid non-volatile memoryUS7388420 *Mar 30, 2004Jun 17, 2008Impinj, Inc.Rewriteable electronic fusesUS7471570 *Sep 19, 2005Dec 30, 2008Texas Instruments IncorporatedEmbedded EEPROM array techniques for higher densityUS7483310Nov 2, 2006Jan 27, 2009National Semiconductor CorporationSystem and method for providing high endurance low cost CMOS compatible EEPROM devicesUS7573749Mar 29, 2007Aug 11, 2009Virage Logic CorporationCounteracting overtunneling in nonvolatile memory cellsUS7679957Mar 16, 2010Virage Logic CorporationRedundant non-volatile memory cellUS20010035216Apr 26, 2001Nov 1, 2001Kyle Charles E.Valved couplings for RV sewer hoseUS20010035816Apr 12, 2001Nov 1, 2001Beigel Michael L.Universal electronic identification tagUS20020008271Sep 6, 2001Jan 24, 2002Monolithic System Technology, Inc.Non-volatile memory systemUS20020020871Aug 30, 2001Feb 21, 2002Micron Technology, Inc.Static NVRAM with ultra thin tunnel oxidesUS20020122331Aug 30, 2001Sep 5, 2002Giovanni SantinFlash cell fuse circuitUS20030123276Oct 15, 2002Jul 3, 2003Fujitsu LimitedSemiconductor integrated circuit and semiconductor memoryUS20030183871Mar 24, 2003Oct 2, 2003Dugger Jeffery DonFloating-gate analog circuitUS20030206437Jul 9, 2002Nov 6, 2003California Institute Of Technology, A California Non-Profit CorporationFloating-gate semiconductor structuresUS20030218925Apr 10, 2003Nov 27, 2003Torjussen Lars SundellMethods for storing data in non-volatile memoriesUS20030222309Jun 4, 2002Dec 4, 2003Anirban RoyProgrammable logic device circuit and method of fabricating sameUS20040004861Jul 5, 2002Jan 8, 2004Impinj, Inc. A Delware CorporationDifferential EEPROM using pFET floating gate transistorsUS20040017295Jul 16, 2003Jan 29, 2004Dishongh Terrance J.Electrically modifiable product labelingUS20040021166Jan 31, 2003Feb 5, 2004Impinj, Inc., A Delaware CorporationPseudo-nonvolatile direct-tunneling floating-gate deviceUS20040021170Aug 28, 2001Feb 5, 2004Caywood John M.Method and apparatus for injecting charge onto the floating gate of a nonvolatile memory cellUS20040037127May 12, 2003Feb 26, 2004Impinj, Inc., A Delaware CorporationDifferential floating gate nonvolatile memoriesUS20040052113Sep 16, 2002Mar 18, 2004Impinj, Inc., A Delaware CorporationMethod and apparatus for preventing overtunneling in pFET-based nonvolatile memory cellsUS20040080982Oct 28, 2002Apr 29, 2004Tower Semiconductor Ltd.Complementary non-volatile memory cellUS20040136245Oct 29, 2003Jul 15, 2004Hiroshi MakamuraSemiconductor memoryUS20040195593Apr 21, 2004Oct 7, 2004Impinj, Inc., A Delaware CorporationCounteracting overtunneling in nonvolatile memory cellsUS20040206999May 9, 2002Oct 21, 2004Impinj, Inc., A Delaware CorporationMetal dielectric semiconductor floating gate variable capacitorUS20040240278May 27, 2003Dec 2, 2004Brady Philomena CleophaFloating-gate reference circuitUS20040263319Jun 30, 2003Dec 30, 2004Nokia CorporationSystem and method for supporting multiple reader-tag configurations using multi-mode radio frequency tagUS20050030827Sep 7, 2004Feb 10, 2005Impinj, Inc., A Delaware CorporationPMOS memory cellUS20050063235 *May 5, 2004Mar 24, 2005Impinj, Inc., A Delaware CorporationPFET nonvolatile memoryUS20050149896Jan 5, 2004Jul 7, 2005Madurawe Raminda U.Integrated circuits with RAM and ROM fabrication optionsUS20050219931Mar 30, 2004Oct 6, 2005Impinj, Inc., A Delaware CorporationRewriteable electronic fusesUS20050251617May 7, 2004Nov 10, 2005Sinclair Alan WHybrid non-volatile memory systemUS20060123186Dec 6, 2005Jun 8, 2006Hewlett-Packard Development Company, L.P.Central processor for memory tagUS20060133140Dec 17, 2004Jun 22, 2006Vadim GutnikRFID tags storing component configuration data in non-volatile memory and methodsUS20060133175Dec 17, 2004Jun 22, 2006Vadim GutnikRFID tags with electronic fuses for storing component configuration dataUS20060221715Apr 15, 2005Oct 5, 2006Impinj, Inc.Redundant non-volatile memory cellUS20070252701Apr 27, 2007Nov 1, 2007Berry Curtis LRadio frequency identification (rfid) portal antenna mounting frameUS20070263456May 15, 2007Nov 15, 2007Impinj, Inc.Inverter non-volatile memory cell and array systemUS20080112238Dec 20, 2006May 15, 2008Seon-Taek KimHybrid flash memory device and method for assigning reserved blocks thereofEP0298618A2Jun 16, 1988Jan 11, 1989Tektronix Inc.Interleaved digitizer array with calibrated sample timingEP0326883A2Jan 21, 1989Aug 9, 1989National Semiconductor CorporationZero power, electrically alterable, nonvolatile latchEP0336500A1Mar 30, 1989Oct 11, 1989Philips Electronics N.V.Integrated circuit comprising a programmable cellEP0756379A1Jul 28, 1995Jan 29, 1997SGS-THOMSON MICROELECTRONICS S.r.l.Unbalanced latch and fuse circuit including the sameEP0776049A1Nov 19, 1996May 28, 1997Programmable Microelectronics CorporationPMOS single-poly non-volatile memory structureEP0778623A2Oct 9, 1996Jun 11, 1997Programmable Microelectronics CorporationPMOS memory cell with hot electron injection programming and tunnelling erasingJPH09181204A Title not availableJPH11510315A Title not availableWO2001026113A1Sep 27, 2000Apr 12, 2001Koninklijke Philips Electronics N.V.Integrated circuit with a non-volatile mos ram cellWO2005106893A1Apr 20, 2005Nov 10, 2005Impinj, Inc.Counteracting overtunneling in nonvolatile memory cells* Cited by examinerNon-Patent CitationsReference1Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journal of Solid-State Circuits, vol. 24, No. 6, pp. 1569-1575, Dec. 1989.2Chang, et al., "A CMOS-Compatible Single-Poly Cell for Use as Non-Volatile Memory", International Semiconductor Device Date Research Symposium, Dec. 1-3, 1999, pp. 50-57.3Chang, L. et al., "Non-Volatile Memory Device with True CMOS Compatibility," Electronics Letters, Aug. 19, 1999, pp. 1443-1445, vol. 35, No. 17.4Chinese First Office Action, Chinese Application No. 03820492.4, Jun. 21, 2008, 5 pages.5Chung, S.S. et al., "N-Channel Versus P-Channel Flash EEPROM-Which One Has Better Reliabilities," 39th Annual IEEE International Reliability Physics Symposium, 2001, pp. 67-72.6Chung, S.S. et al., "N-Channel Versus P-Channel Flash EEPROM—Which One Has Better Reliabilities," 39th Annual IEEE International Reliability Physics Symposium, 2001, pp. 67-72.7Declaration of Non-Establishment of International Search Report for International Application No. PCT/US03/21239, Nov. 5, 2003, 2 pages.8Declercq et al., "Design and Optimization of High-Voltage CMOS Devices Compatible With a Standard 5 V CMOS Technology", IEEE Custom Integrated Circuits Conference, 1993, pp. 24.6.1-24.6.4.9Dickson, "On-Chip High-Voltage Generation in MNOS Integrated Circuits Using an Improved Voltage Multiplier Technique", IEEE Journal of Solid-State Circuits, vol. SC-11, No. 3, Jun. 1976, pp. 374-378.10Diorio, C. "A p-Channel MOS Synapse Transistor with Self-Convergent Memory Writes", IEEE Transactions on Electron Devices, vol. 47, No. 2, pp. 464-472, Feb. 2000.11Diorio, C. et al., "A Floating-Gate MOS Learning Array with Locally Computed Weight Updates," IEEE Transactions on Electron Devices, Dec. 1997, pp. 1-10, vol. 44, No. 12.12Diorio, C. et al., "A High-Resolution Non-Volatile Analog Memory Cell," IEEE International Symposium on Circuits and Systems, 1995, pp. 2233-2236, vol. 3.13European Examination Report, European Application No. 03763311.2, Feb. 7, 2006, 3 pages.14European Examination Report, European Application No. 03763311.2, Jun. 26, 2006, 4 pages.15European Examination Report, European Application No. 03763311.2, May 18, 2005, 4 pages.16Herdt, C. et al., "Analysis, Measurement, and Simulation of Dynamic Write Inhibit in an nvSRAM Cell," IEEE Transactions on Electron Devices, May 1992, pp. 1191-1196, vol. 39, No. 5.17IBM Technical Disclosure Bulletin, "Fuse Circuit With Zero DC Current," Jul. 1987, IBM Corporation, vol. 30 No. 2.18International Preliminary Examination Report for International Application No. PCT/US2005/010431, Aug. 3, 2006.19International Preliminary Report on Patentability for International Application No. PCT/US05/10434, Mar. 9, 2006.20International Preliminary Report on Patentability for International Application No. PCT/US2005/013644, Oct. 25, 2006.21International Report on Patentability for International Application No. PCT/US03/21239, May 24, 2010.22International Search Report and Written Opinion for International Application No. PCT/US2005/015606, date of mailing Feb. 24, 2006.23International Search Report dated Jan. 20, 2004, for Application No. PCT/US03/23724, 7 pages.24International Search Report for International Application No. PCT/US05/10434, date of mailing Sep. 13, 2005.25International Search Report for International Application No. PCT/US2005/010431, date of mailing Sep. 27, 2005.26International Search Report for International Application No. PCT/US2005/010432, date of mailing Sep. 27, 2005.27International Search Report, for International Application No. PCT/US2005/013644, date mailed Aug. 3, 2005.28International Search Report, International Application No. PCT/US 03/31792, date of mailing Aug. 12, 2004.29Invitation to Pay Additional Fees (Partial International Search), Application No. PCT/US 03/31792, date of mailing Apr. 22, 2004.30Invitation to Pay Additional Fees for Application No. PCT/US2005/015606, date of mailing Nov. 18, 2005.31Japanese Office Action, Japanese Application No. 2004-519985, Sep. 8, 2008, 9 pages.32Lanzoni et al., "A Novel Approach to Controlled Programming of Tunnel-Based Floating-Gate MOSFETs", 1994, IEEE Journal of Solid-State Circuits, vol. 29, pp. 147-150.33Notification of Transmittal of International Preliminary Examination Report on Patentability, International Application No. PCT/US05/10432, date mailed Jun. 19, 2006.34Ohsaki, et al., "A Single Poly EEPROM Cell Structure for Use in Standard CMOS Processes", IEEE Journal of Solid-State Circuits, vol. 29, No. 3, Mar. 1994, pp. 311-316.35Partial International Search for International Application No. PCT/US03/31792, date mailed Apr. 2, 2004.36Raszka, J., et al., "Embedded Flash Memory for Security Applications in a 0.13 mum CMOS Logic Process", IEEE 2004 International Solid-State Circuits Conference, Feb. 16, 2004, pp. 46-47.37Raszka, J., et al., "Embedded Flash Memory for Security Applications in a 0.13 μm CMOS Logic Process", IEEE 2004 International Solid-State Circuits Conference, Feb. 16, 2004, pp. 46-47.38Shi, Y. et al., "Polarity Dependent Gate Tunneling Currents in Dual-Gate CMOSFET's," IEEE Transactions on Electron Devices, Nov. 1998, pp. 2355-2360, vol. 45, No. 11.39Taiwan Office Action, Taiwan Application No. 092118353, Jul. 30, 2008, 6 pages.40United States Office Action, U.S. Appl. No. 10/190,337, Jun. 17, 2003, 8 pages.41United States Office Action, U.S. Appl. No. 10/437,262, Jan. 11, 2005, 8 pages.42United States Office Action, U.S. Appl. No. 10/813,907, Aug. 22, 2006, 8 pages.43United States Office Action, U.S. Appl. No. 10/813,907, Dec. 21, 2005, 12 pages.44United States Office Action, U.S. Appl. No. 10/813,907, Nov. 15, 2006,3 pages.45United States Office Action, U.S. Appl. No. 10/814,866, Dec. 26, 2007, 12 pages.46United States Office Action, U.S. Appl. No. 10/814,866, Feb. 3, 2006, 26 pages.47United States Office Action, U.S. Appl. No. 10/814,866, Jul. 16, 2007, 18 pages.48United States Office Action, U.S. Appl. No. 10/814,866, Mar. 5, 2007, 19 pages.49United States Office Action, U.S. Appl. No. 10/814,866, Sep. 20, 2006, 19 pages.50United States Office Action, U.S. Appl. No. 10/814,868, May 3, 2006, 8 pages.51United States Office Action, U.S. Appl. No. 10/839,985, Aug. 25, 2006, 8 pages.52United States Office Action, U.S. Appl. No. 10/839,985, Nov. 29, 2005, 13 pages.53United States Office Action, U.S. Appl. No. 10/936,283, May 3, 2007, 18 pages.54United States Office Action, U.S. Appl. No. 10/936,283, Nov. 8, 2006, 20 pages.55United States Office Action, U.S. Appl. No. 11/015,293, Apr. 4, 2007.56United States Office Action, U.S. Appl. No. 11/016,546, Aug. 6, 2007, 14 pages.57United States Office Action, U.S. Appl. No. 11/016,546, Mar. 12, 2007, 15 pages.58United States Office Action, U.S. Appl. No. 11/237,012, Jun. 28, 2007, 20 pages.59United States Office Action, U.S. Appl. No. 11/237,099, Mar. 9, 2007, 15 pages.60United States Office Action, U.S. Appl. No. 11/237,099, Oct. 2, 2006, 14 pages.61United States Office Action, U.S. Appl. No. 11/731,228, Dec. 11, 2008, 8 pages.62United States Office Action, U.S. Appl. No. 11/731,228, Jul. 14, 2008, 7 pages.63United States Office Action, U.S. Appl. No. 11/829,370, Apr. 1, 2010, 15 pages.64United States Office Action, U.S. Appl. No. 11/829,370, Feb. 10, 2009, 12 pages.65United States Office Action, U.S. Appl. No. 11/829,370, Sep. 2, 2010, 12 pages.66United States Office Action, U.S. Appl. No. 11/829,370, Sep. 25, 2009, 22 pages.67United States Office Action, U.S. Appl. No. 11/865,777, Aug. 3, 2010, 9 pages.68United States Office Action, U.S. Appl. No. 11/865,777, Jan. 14, 2010, 9 pages.69United States Office Action, U.S. Appl. No. 11/865,777, Jun. 24, 2009, 9 pages.70United States Office Action, U.S. Appl. No. 11/865,777, Mar. 31, 2011, 11 pages.71Usuki, T. et al., "Direct Tunneling Memory: Trade-Off Between Nonvolatility and High-Endurance with Low Voltage Operations," Nonvolatile Semiconductor Workshop Symposium, Aug. 12, 2001, pp. 80-81.72Vittoz, E. "Dynamic Analog Techniques," Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Second Edition, Chapter 4, 1994, pp. 97-124.73Witters, et al., "Analysis and Modeling of On-Chip High-Voltage Generator Circuits for Use in EEPROM Circuits", IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1372-1380.74Written Opinion for International Application No. PCT/US05/10434, date of mailing Sep. 2005.75Written Opinion for International Application No. PCT/US2005/010431, date of mailing Sep. 2005.76Written Opinion for International Application No. PCT/US2005/010432, date of mailing Sep. 2005.77Written Opinion for International Application No. PCT/US2005/013644, Aug. 2005.Classifications U.S. Classification365/185.05, 365/185.24International ClassificationG11C11/34Cooperative ClassificationH01L27/11558, G11C16/0441Legal EventsDateCodeEventDescriptionSep 2, 2015FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services