Source: http://www.google.es/patents/US7818490?dq=flatulence
Timestamp: 2013-05-21 08:45:27
Document Index: 334377752

Matched Legal Cases: ['application No. 02703078', 'Application No. 2002', 'Application No. 2002', 'Application No. 2008', 'Application No. 2003', 'Application No. 2008', 'Application No. 2008', 'Application No. 02703078', 'Application No. 2002', 'Application No. 200610142358', 'Application No. 200610142359', 'Application No. 02803882']

Patente US7818490 - Partial block data programming and reading operations in a non-volatile memory - Google PatentesB�squeda Im�genes Maps Play YouTube Noticias Gmail Drive M�s » B�squeda avanzada de patentes | Historial web | Iniciar sesi�n B�squeda avanzada de patentesPatentesData in less than all of the pages of a non-volatile memory block are updated by programming the new data in unused pages of either the same or another block. In order to prevent having to copy unchanged pages of data into the new block, or to program flags into superceded pages of data, the pages of...http://www.google.es/patents/US7818490?utm_source=gb-gplus-sharePatente US7818490 - Partial block data programming and reading operations in a non-volatile memory N�mero de publicaci�nUS7818490 B2Tipo de publicaci�nConcesi�n N�mero de solicitud11/250,238 Fecha de publicaci�n19 Oct 2010 Fecha de presentaci�n13 Oct 2005 Fecha de prioridad19 Ene 2001Tambi�n publicado comoCN1290021CCN1514971ACN1924830ACN1924831ACN100485641CCN100485642CEP1352394A2EP1352394B1EP1645964A2EP1645964A3EP1653323A2EP1653323A3US6763424US6968421US7657702US8316177US20020099904US20040210708US20060031627US20090150601WO2002058074A2WO2002058074A3WO2002058074A9 InventoresKevin M. Conley Cesionario originalSandisk Corporation Clasificaci�n de EE.UU.711/103711/115711/113 Clasificaci�n internacionalG11C16/10G11C16/06G06F12/00G11C16/02G06F12/02G06F9/24 Clasificaci�n cooperativaG11C2216/16G06F2212/7208G11C16/105G06F2212/7209G06F12/0246G11C16/102 Clasificaci�n europeaG11C16/10E2G11C16/10EG06F12/02D2E2ReferenciasCitas de patentes (89)Otras citas (63)Enlaces externosUSPTO Cesi�n de USPTO EspacenetPartial block data programming and reading operations in a non-volatile memoryUS 7818490 B2 Resumen Data in less than all of the pages of a non-volatile memory block are updated by programming the new data in unused pages of either the same or another block. In order to prevent having to copy unchanged pages of data into the new block, or to program flags into superceded pages of data, the pages of new data are identified by the same logical address as the pages of data which they superceded and a time stamp is added to note when each page was written. When reading the data, the most recent pages of data are used and the older superceded pages of data are ignored. This technique is also applied to metablocks that include one block from each of several different units of a memory array, by directing all page updates to a single unused block in one of the units.
Citas de patentes Patente citada Fecha de presentaci�n Fecha de publicaci�n Solicitante T�tuloUS50121325 Oct 198930 Abr 1991Xicor, Inc.Dual mode high voltage couplerUS504394017 Jul 198927 Ago 1991Harari; EliyahouFlash EEPROM memory systems having multistate storage cellsUS517233811 Abr 199015 Dic 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS53413301 Nov 199323 Ago 1994Intel CorporationMethod for writing to a flash memory array during erase suspend intervalsUS538808326 Mar 19937 Feb 1995Cirrus Logic, Inc.Flash memory mass storage architectureUS538824816 Feb 19947 Feb 1995Intel CorporationFlash memory card including plural flash memories and circuitry for selectively outputting ready/busy signals in different operating modesUS54044858 Mar 19934 Abr 1995M-Systems Flash Disk Pioneers Ltd.Flash file systemUS545765823 Feb 199410 Oct 1995International Business Machines CorporationNonvolatile memory with cluster-erase flash capability and solid state file apparatus using the sameUS547963826 Mar 199326 Dic 1995Cirrus Logic, Inc.Flash memory mass storage architecture incorporation wear leveling techniqueUS548169126 Oct 19932 Ene 1996International Business Machines CorporationCache page replacement using sequential LIFO and non-sequential LRU cast outUS54855954 Oct 199316 Ene 1996Cirrus Logic, Inc.Flash memory mass storage architecture incorporating wear leveling technique without using cam cellsUS55443563 Mar 19956 Ago 1996Intel CorporationBlock-erasable non-volatile semiconductor memory which tracks and stores the total number of write/erase cycles for each blockUS55684396 Jun 199522 Oct 1996Sandisk Technologies Inc.Flash EEPROM system which maintains individual memory block cycle countsUS559837026 Abr 199528 Ene 1997International Business Machines CorporationNonvolatile memory with cluster-erase flash capability and solid state file apparatus using the sameUS562778328 Dic 19956 May 1997Mitsubishi Denki Kabushiki KaishaSemiconductor disk deviceUS564892921 Jul 199515 Jul 1997Mitsubishi Denki Kabushiki KaishaFlash memory cardUS56492002 Dic 199615 Jul 1997Atria Software, Inc.Dynamic rule-based version control systemUS56824996 Jun 199528 Oct 1997International Business Machines CorporationDirectory rebuild method and apparatus for maintaining and rebuilding directory information for compressed data on direct access storage device (DASD)US57403968 Feb 199614 Abr 1998Mitsubishi Denki Kabushiki KaishaSolid state disk device having a flash memory accessed by utilizing an address conversion table to convert sector address information to a physical block numberUS582278130 Oct 199213 Oct 1998Intel CorporationSector-based storage device emulator having variable-sized sectorUS583593513 Sep 199510 Nov 1998Lexar Media, Inc.Method of and architecture for controlling system data with automatic wear leveling in a semiconductor non-volatile mass storage memoryUS583861419 May 199717 Nov 1998Lexar Microsystems, Inc.Identification and verification of a sector within a block of mass storage flash memoryUS584531331 Jul 19951 Dic 1998LexarDirect logical block addressing flash memory mass storage architectureUS586009020 Oct 199512 Ene 1999Informix Software, Inc.Append-only storage in a disk array using striping and parity cachingUS586012430 Sep 199612 Ene 1999Intel CorporationMethod for performing a continuous over-write of a file in nonvolatile memoryUS58674176 Ago 19972 Feb 1999Sandisk CorporationComputer memory cards using flash EEPROM integrated circuit chips and memory-controller systemsUS58901925 Nov 199630 Mar 1999Sandisk CorporationConcurrent write of multiple chunks of data into multiple subarrays of flash EEPROMUS589639323 May 199620 Abr 1999Advanced Micro Devices, Inc.Simplified file management scheme for flash memoryUS590785631 Mar 199725 May 1999Lexar Media, Inc.Moving sectors within a block of information in a flash memory mass storage architectureUS59240927 Feb 199713 Jul 1999International Business Machines CorporationComputer system and method which sort array elements to optimize array modificationsUS592411329 May 199813 Jul 1999Lexar Media, Inc.Direct logical block addressing flash memory mass storage architectureUS593742516 Oct 199710 Ago 1999M-Systems Flash Disk Pioneers Ltd.Flash file system optimized for page-mode flash technologiesUS598693321 Nov 199716 Nov 1999Kabushiki Kaisha ToshibaSemiconductor memory device having variable number of selected cell pages and subcell arraysUS598756310 Dic 199816 Nov 1999Fujitsu LimitedFlash memory accessed using only the logical addressUS599994727 May 19977 Dic 1999Arkona, LlcDistributing database differences corresponding to database change events made to a database table located on a server computerUS602342323 Dic 19978 Feb 2000Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS60348971 Abr 19997 Mar 2000Lexar Media, Inc.Space management for managing high capacity nonvolatile memoryUS604099725 Mar 199821 Mar 2000Lexar Media, Inc.Flash memory leveling architecture having no external latchUS611578513 May 19995 Sep 2000Lexar Media, Inc.Direct logical block addressing flash memory mass storage architectureUS612219511 Jun 199919 Sep 2000Lexar Media, Inc.Method and apparatus for decreasing block write operation times performed on nonvolatile memoryUS612543524 Nov 199726 Sep 2000Lexar Media, Inc.Alignment of cluster address to block addresses within a semiconductor non-volatile mass storage memoryUS61341516 Mar 200017 Oct 2000Lexar Media, Inc.Space management for managing high capacity nonvolatile memoryUS61512477 Mar 200021 Nov 2000Lexar Media, Inc.Method and apparatus for decreasing block write operation times performed on nonvolatile memoryUS616116330 Ago 199912 Dic 2000Fujitsu LimitedMethod of writing, erasing, and controlling memory for memory deviceUS620213820 Ene 200013 Mar 2001Lexar Media, IncIncreasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devicesUS62197524 Ago 199817 Abr 2001Kabushiki Kaisha ToshibaDisk storage data updating method and disk storage controllerUS621976828 Sep 199817 Abr 2001Sony CorporationEmploying stored management data for supervision of data storageUS62233087 Mar 200024 Abr 2001Lexar Media, Inc.Identification and verification of a sector within a block of mass STO rage flash memoryUS626291830 Jun 200017 Jul 2001Lexar Media, Inc.Space management for managing high capacity nonvolatile memoryUS628886230 Jul 199911 Sep 2001Storage Technology CorporationMethod and mechanism to distinguish valid from outdated recording blocks in a tape driveUS63306338 Jul 199811 Dic 2001Sony CorporationData processing method and apparatusUS633063428 Sep 199811 Dic 2001Sony CorporationExternal storage apparatus having redundant boot blocks, and data processing method thereforUS642689317 Feb 200030 Jul 2002Sandisk CorporationFlash eeprom system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocksUS644962520 Abr 199910 Sep 2002Lucent Technologies Inc.Use of a two-way stack approach to optimize flash memory management for embedded database systemsUS656730728 Feb 200220 May 2003Lexar Media, Inc.Block management for mass storageUS658457917 Oct 200024 Jun 2003Fujitsu LimitedMethod of writing, erasing, and controlling memory for memory deviceUS668428922 Nov 200027 Ene 2004Sandisk CorporationTechniques for operating non-volatile memory systems with data sectors having different sizes than the sizes of the pages and/or blocks of the memoryUS671506831 Mar 200030 Mar 2004Fuji Photo Optical Co., Ltd.Multi-microcomputer systemUS672532117 Feb 200020 Abr 2004Lexar Media, Inc.Memory systemUS676342419 Ene 200113 Jul 2004Sandisk CorporationPartial block data programming and reading operations in a non-volatile memoryUS683928514 Dic 20004 Ene 2005Stmicroelectronics S.A.Page by page programmable flash memoryUS68454387 Ago 199818 Ene 2005Kabushiki Kaisha ToshibaMethod for controlling non-volatile semiconductor memory system by using look up tableUS694733228 Jul 200320 Sep 2005Sandisk CorporationComputer memory cards using flash EEPROM integrated circuit chips and memory-controller systemsUS69684217 May 200422 Nov 2005Sandisk CorporationPartial block data programming and reading operations in a non-volatile memoryUS71679444 Jun 200323 Ene 2007Lexar Media, Inc.Block management for mass storageUS765770213 Feb 20092 Feb 2010Sandisk CorporationPartial block data programming and reading operations in a non-volatile memoryEP0250876A227 May 19877 Ene 1988Bull HN Information Systems Inc.Apparatus and method for page replacement in a data-processing system having a virtual memoryEP0896280A210 Ago 199810 Feb 1999Kabushiki Kaisha ToshibaMethod for controlling nonvolatile semiconductor memory systemEP0977121A226 Jul 19992 Feb 2000Sony CorporationNon-volatile memory, recording apparatus and recording methodEP1352394B17 Ene 200224 May 2006SanDisk CorporationPartial block data programming and reading operations in a non-volatile memoryFR2742893A1 T�tulo no disponibleJP3070539B2 T�tulo no disponibleJP6250798A T�tulo no disponibleJP8212019A T�tulo no disponibleJP8221223A T�tulo no disponibleJP10091490A T�tulo no disponibleJP10105661A T�tulo no disponibleJP11110300A T�tulo no disponibleJP2000163302A T�tulo no disponibleWO1994020906A128 Feb 199415 Sep 1994M-Systems Inc.Flash file systemWO1994022075A110 Mar 199429 Sep 1994M-Systems Inc.A flash memory system providing both bios and user storage capabilityWO1997043764A18 May 199720 Nov 1997Memory Corporation PlcMemory deviceWO1998044420A131 Mar 19988 Oct 1998Estakhri, PetroMoving sectors within a block in a flash memoryWO1999007000A22 Ago 199811 Feb 1999Eitan, BoazTwo bit eeprom using asymmetrical charge trappingWO1999021093A15 Oct 199829 Abr 1999Ban, AmirImproved flash file systemWO2000049488A117 Feb 200024 Ago 2000Gorobets, Sergey, AnatolievichMemory systemWO2002049039A213 Nov 200120 Jun 2002Sandisk CorporationTechniques for operating non-volatile memory systems with data sectors having different sizes than the sizes of the pages and/or blocks of the memoryWO2002049309A210 Dic 200120 Jun 2002Renier, FredericoMethod of certifying transmission, reception and authenticity of electronic documents and related network unitWO2002058074A27 Ene 200225 Jul 2002Sandisk CorporationPartial block data programming and reading operations in a non-volatile memoryOtras citasReferencia1"FTL Updates, PCMCIA Document No. 0165", Personal Computer Memory Card International Association, Version 002, Release 003, Mar. 4, 1996, pp. 1-26.2"International Preliminary Examination Report", European Patent Office, Corresponding Application PCT/US02/00366, Jul. 4, 2003, 7 pages.3Barre, "Flash Memory Magnetic Disk Replacement," IEEE Transactions on Magnetics, vol. 29, No. 6, Nov. 1993, 4 pages.4Chan, "World's Smallest Solid State Storage Device Sets New Industry Standard," IEEE, Nov. 4-6, 1997, pp. 484-487.5Deposition of John Mangan dated Jul. 10, 2008, vol. 1, 61 pages.6Deposition of John Mangan dated Jul. 11, 2008, vol. 2, 37 pages.7Deposition of Kevin M. Conley dated Jul. 24, 2008, vol. I, 49 pages.8Deposition of Kevin M. Conley dated Jul. 25, 2008, vol. II, 35 pages.9Deposition of Kevin M. Conley dated Sep. 11, 2008, vol. III, 35 pages.10European Patent Office, "Communication Pursuant to Article 96(2) EPC" mailed in related European patent application No. 02703078.2-2210 on Dec. 2, 2004, 3 pages.11Exhibits No. 1 through No. 10 to the Deposition of John Mangan, total 540 pages. Sep. 12,1989.12Exhibits No. 1 through No. 12, No. 15 through No. 22, No. 24 through No. 26 No. 28 through No. 32, to Deposition of Kevin M. Conley, total 573 pages. Feb. 2, 2000.13Exhibits No. 11 through No. 15, No. 17 through No. 25, No. 29, No. 31, No. 32 to the Deposition of John Mangan, total 504 pages. Apr. 29, 2008.14Exhibits No. 16 through 28 from Kynett's Expert Report, dated Aug. 8, 2008, 331 pages.15Exhibits No. 36 through 41 from Kynett's Expert Report, dated Aug. 8, 2008, 69 pages.16Exhibits No. 37 through No. 56, No. 58, No. 59, No. 61 through No. 72, to Deposition of Kevin M. Conley, total 729 pages. Jan. 13, 2003.17Exhibits No. 46 through 57 from Kynett's Expert Report, dated Aug. 8, 2008, 157 pages.18Exhibits No. 65 through 72 from Kynett's Expert Report, dated Aug. 8, 2008, 63 pages.19Heller Ehrman, Letter from A. Sharma to J. Yoon identifying Heller's Respondents' Prior Art, dated Mar. 10, 2008, 7 pages.20Hsia et al., "A Reconfigurable Interconnect For In-Silicon Electronic Assembly", IEEE, (1982) pp. 7-16.21Hsia et al., "Adaptive Wafer Scale Integration", Proceeding of the 11th Conference (1979 International), Japanese Journal of Applied Physics, vol. 19 (1980) Supplement 19-1, pp. 193-202.22Hsia, "Memory Applications Of The MNOS", 1972 Wescon Technical Papers vol. 16, (1972) pp. 1-5.23Japanese Patent Office, "Decision of Refusal," corresponding Japanese Patent Application No. 2002-558275 on Nov. 27, 2007, 3 pages. (including translation).24Japanese Patent Office, "Notification of Reasons for Refusal," corresponding Japanese Patent Application No. 2002-558275, mailed on May 13, 2008, 3 pages.25Korean Patent Office, "Notice of Preliminary Rejections," corresponding Korean Patent Application No. 2008-7028861, mailed on Mar. 10, 2009, 8 pages (intending translation.).26Korean Patent Office, "Office Action," corresponding Korean Patent Application No. 2003-7009551, mailed on Aug. 25, 2008, 14 pages (including translation.).27Korean Patent Office,"Preliminary Rejection," corresponding Korean Patent Application No. 2008-7028861, mailed on Jan. 28, 2010, 11 pages (including translation.).28Korean Patent Otlice,"Preliminary Rejection," corresponding Korean Patent Application No. 2008-7028861, mailed on Jan. 28, 2010, 12 pages (including translation.).29Mergi, Aryeh and Schneider, Robert, "M-Systems & SCM Flash Filing Software Flash Translation Layer-FTL", PCMCIA, Jul. 1994, 15 pages.30Mergi, Aryeh and Schneider, Robert, "M-Systems & SCM Flash Filing Software Flash Translation Layer�FTL", PCMCIA, Jul. 1994, 15 pages.31Niijima, "Design of a solid-state file using flash EEPROM," IBM J. Res. Develop, vol. 39, No. 5, Sep. 1995, 15 pages (as marked up by Dr. Harari).32Notice of Opposition to a European Patent for SanDisk Corporation, Patent No. 1,352,394, Application No. 02703078.2, dated Mar. 1, 2007, 17 pages.33Notification of Reasons for Refusal for SanDisk Corporation, Japanese Patent Application No. 2002- 558275, mailed Feb. 23, 2007, 10 pages.34PCMCIA, PC Card Standard 6.0. PCMCIA Mar. 1997, vol. 1, Overview and Glossary, 29 pages.35PCMCIA, PC Card Standard 6.0. PCMCIA Mar. 1997, vol. 3, Physical Specification, 61 pages.36PCMCIA, PC Card Standard 6.0. PCMCIA Mar. 1997, vol. 7, Media Formats Storage, Specification, 39 pages.37PCT International Search Report, European Patent Office, corresponding PCT Application No. PCT/US02/00366, Jul. 4, 2003, 5 pages.38Petro Estakhri et al., "Moving Sectors Within a Block of Information in a Flash Memory Mass Storage Architecture", U.S. Appl. No. 09/620,544, filing date Jul. 21, 2000, 48 pages.39Photo International, Digital: SanDisk Introduces 64, 80, 96 and 160 MB CompactFlash Memory, Feb. 1999, 1 page.40SanDisk Corporation, Preliminary MultiMediaCard Product Manual, Apr. 28, 1998, 96 pages.41SanDisk Corporation, SDP-32 Mbit "Mizer" Low Cost HD, Logical Format 20-10-00050, Rev. 8, Dec. 5, 1997, 32 pages.42Sandisk Israel, MediaClip Memory Card MMC Controller Top Level Design, Version 0.1, Nov. 13, 1996, 74 pages.43The Patent Office of the People's Republic of China, "Notification of the First Office Action," corresponding Chinese Patent Application No. 200610142358.3 on Dec. 14, 2007, 3 pages.44The Patent Office of the People's Republic of China, "Notification of the First Office Action," corresponding Chinese Patent Application No. 200610142359.8 on Dec. 14, 2007, 8 pages. (including translation.45The Patent Office of the People's Republic of China, "Notification of the First Office Action," mailed in related Chinese Application No. 02803882.7 on Jan. 27, 2006, 14 pages, including translation.46United States International Trade Commission, "In the Matter of Certain Flash Memory Controllers, Drives, Memory Cards and Media Players, and Products Containing Same," Inv. No. 337-TA-619, Initial Determination on Violation of Section 337 and Recommended Determination on Remedy and Bond, Administrative Law Judge Charles E. Bullock, Public Version, May 5, 2009, 398 pages.47United States International Trade Commission, In the Matter of Certain Flash Memory Controllers, Drivers, Memory Cards, and Media Palyers and Products Containing same, Inv. No. 337-TA-619, Order No. 33: Order Construing the Terms of the Asserted Claims of the Patents at Issue, Jul. 15, 2008, pp. i-iii, 1-10 and 54-67.48United States International Trade Commission, Investigation No. 337-TA-619, Dr. Subramanian's testimony dated Oct. 30, 2008, 60 pages.49United States International Trade Commission, Investigation No. 337-TA-619, Dr. Subramanian's testimony dated Oct. 31, 2008, 59 pages.50United States International Trade Commission, Investigation No. 337-TA-619, Dr. Thomas Rhyne's testimony dated Oct. 27, 2008, 86 pages.51United States International Trade Commission, Investigation No. 337-TA-619, Dr. Thomas Rhyne's testimony dated Oct. 28, 2008, 84 pages.52United States International Trade Commission, Investigation No. 337-TA-619, Dr. Thomas Rhyne's testimony dated Oct. 29, 2008, 34 pages.53United States International Trade Commission, Investigation No. 337-TA-619, Niles Kynett's testimony dated Oct. 29, 2008, 22 pages.54United States International Trade Commission, Investigation No. 337-TA-619, Niles Kynett's testimony dated Oct. 30, 2008, 23 pages.55United States International Trade Commission, Investigation No. 337-TA-619, Notice of Prior Art of Respondents Apacer Technology, Inc. and Apacer Memory America, Inc., Silicon Motion Technology Corporation, Silicon Motion, Inc. (Taiwan), Silicon Motion, Inc. (California) and Silicon Motion International, Inc., Transcend Information, Inc. (Taiwan), Transcend Information, Inc. (California) and Transcend Information Maryland, Inc., dated Jul. 11, 2008, 17 pages.56United States International Trade Commission, Investigation No. 337-TA-619, Professor M. Ray Mercer's testimony dated Nov. 3, 2008, 30 pages.57United States International Trade Commission, Investigation No. 337-TA-619, Respondents Kingston Technology Co., Inc., Kingston Technology Corporation, Memosun, Inc., Payton Technology Corporation, and Phison Electronics Corporation's Notice of Prior Art, dated Jul. 11, 2008, 19 pages.58United States International Trade Commission, Investigation No. 337-TA-619, Respondents LG Electronics, Inc. and LG Electronics U.S.A., Inc's Notice of Prior Art, Jul. 11, 2008, 16 pages.59United States International Trade Commission, Investigation No. 337-TA-619, The Heller Respondents' Notice of Prior Art, dated Jul. 11, 2008, 23 pages.60United States International Trade Commission, Investigation No. 337-TA-619, witness statement of Kevin Conley dated Oct. 9, 2008, 9 pages.61USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 12/371,460 on Nov. 16, 2009, 24 pages.62V. Niles Kynett, "Expert Report on the Invalidity of the '424 Patent," dated Aug. 8, 2008, 99 pages. (including Exhibit 4.).63Wells et al. "Flash Solid State Drive with 6MB/s Read/Write Channel and Data Compression," ISSCC 93/Session 3/Non-Volatile, Dynamic, and Experimental Memories/Paper WP 3.6, 4 pages.GirarImagen originalP�gina principal de Google - Sitemap - Descargas masivas de USPTO - Pol�tica de privacidad - Condiciones de servicio - Acerca de Google Patentes - Danos tu opini�nDatos proporcionados por IFI CLAIMS Patent Services©2012 Google