Source: https://patents.google.com/patent/US7441162
Timestamp: 2018-03-18 10:03:27
Document Index: 723133889

Matched Legal Cases: ['art 1', 'Application No. 06023616', 'Application No. 06023617', 'Application No. 06023620', 'Application No. 06023621', 'Application No. 06023629', 'Application No. 06023630', 'Application No. 06023631', 'Application No. 06023632', 'Application No. 06023633', 'Application No. 06023634', 'Application No. 8']

US7441162B2 - Coding apparatus and decoding apparatus for transmission/storage of information using synchronization code - Google Patents
US7441162B2
US7441162B2 US11418106 US41810606A US7441162B2 US 7441162 B2 US7441162 B2 US 7441162B2 US 11418106 US11418106 US 11418106 US 41810606 A US41810606 A US 41810606A US 7441162 B2 US7441162 B2 US 7441162B2
Expired - Fee Related, expires 2016-12-20
US11418106
US20060206788A1 (en )
After the synchronization code 301 has been outputted to the output bitstream 205, the picture header 302, the prediction mode information 303, the motion vector information 304, and the residual DCT coefficients 305 are coded as follows: First, bits are inserted into the bitstream 201 outputted by the multiplexer 111 by the bit inserter 211 in order to prevent the generation of the pseudo-synchronization. In other words, when a bit pattern the same as that of the code word of the synchronization code 301 exists in the output bitstream 205, since, the synchronization code 301 cannot be decoded unequivocally, bits are inserted according to the necessity. For is instance, if the synchronization code 301 is a code word in which the sync_0_len bits of “0” are arranged continuously as shown in FIG. 6, it is possible to prevent the pseudo-synchronization by inserting “1” in such a way that “0” will not be continued beyond the sync_0_len bits in the bitstream, except at the synchronization code 301.
Here, if no is less than (2*N+1), {(2*n+1)−n0} bits of “1” are inserted into the bitstream 201.
For instance, when the synchronization code word is that as shown in FIG. 6 and further when the bits are inserted by the bit inserter 211 at “0000.” portion of the first sync_len bits in such a way that the Hamming distance from the synchronization code is more than (2*n+1), the number (=n0) of “1” in {sync_0_len−(2*n+1)} bits beginning from the synchronization code insertion position is counted, when n0 is less than 2*n+1, bits of (2*n+1−n0) are removed. Here, however, since the insertion bits are determined as “1”, when the bit decided by the insertion bit remover 905 as the insertion bit is “0”, this is regarded as that an error is mixed in the synchronization code insertion block. In this case, therefore, the error detection signal 804 is outputted.
3. The coding apparatus as set forth in claim 1, wherein the plurality of synchronization code insertion positions are periodically arranged.
US11418106 1995-09-29 2006-05-05 Coding apparatus and decoding apparatus for transmission/storage of information using synchronization code Expired - Fee Related US7441162B2 (en)
US10279109 Continuation US7093170B2 (en) 1995-09-29 2002-10-24 Coding apparatus and decoding apparatus for transmission/storage of information
US20060206788A1 true US20060206788A1 (en) 2006-09-14
US7441162B2 true US7441162B2 (en) 2008-10-21
EP0602621A2 (en) 1992-12-15 1994-06-22 Sony Corporation Image encoding and decoding apparatus and method
US5355379A (en) 1990-07-13 1994-10-11 National Transcommunications Limited Error protection for VLC coded data
JPH0738857A (en) 1993-07-16 1995-02-07 Pioneer Electron Corp Synchronization system for time-division video and audio signals
US5444490A (en) 1992-07-07 1995-08-22 U.S. Philips Corporation Television system for transmitting pictures in a digital form
JPH07235879A (en) 1993-12-28 1995-09-05 Matsushita Electric Ind Co Ltd Header detector and decoder using it
US5546399A (en) 1993-09-30 1996-08-13 Kabushiki Kaisha Toshiba Packet conversion apparatus and system
US5566192A (en) 1994-05-31 1996-10-15 Samsung Electronics Co., Ltd. Variable-length decoder for bit-stuffed data
US5570132A (en) 1993-06-07 1996-10-29 U.S. Philips Corporation Device for transmitting or storing digital television pictures, and device for receiving said pictures
US5862153A (en) 1995-09-29 1999-01-19 Kabushiki Kaisha Toshiba Coding apparatus and decoding apparatus for transmission/storage of information
"Final Text for DIS 11172-1 (REV. 2): Information Technology: Coding of Moving Pictures and Associated Audio for Digital Storage Media-Part 1-Coding at up to about 1.5 MBIT/S (ISO/IEC JTC 1/SC 29/WG 11 N 0156), Passage Text" JA, Tokyo, ISO, 1992, pp. 1-57, XP002034584.
Chujoh T., et al., Error tolerant very low bitrate video coding (2), Duplicate Transmission for Important Information and Reversible Code, Annual Meeting of IEICE, vol. D-224, Mar. 11, 1996, p. 12.
European Search Report for Application No. 06023616.3 dated Mar. 5, 2008.
European Search Report for Application No. 06023617.1 dated Mar. 5, 2008.
European Search Report for Application No. 06023620.5 dated Mar. 5, 2008.
European Search Report for Application No. 06023621.3 dated Mar. 5, 2008.
European Search Report for Application No. 06023629.6 dated Mar. 5, 2008.
European Search Report for Application No. 06023630.4 dated Mar. 5, 2008.
European Search Report for Application No. 06023631.2 dated Mar. 5, 2008.
European Search Report for Application No. 06023632.0 dated Mar. 5, 2008.
European Search Report for Application No. 06023633.8 dated Mar. 5, 2008.
European Search Report for Application No. 06023634.6 dated Mar. 5, 2008.
Lam Wai-Man, "Self-Synchronizing Variable-Length Codes For Image Transmission," IEEE, Mar. 23, 1992, pp. 477-480.
Notification of Reason for Rejection issued by the Japanese Patent Office dated Apr. 27, 2004, for Japanese Patent Application No. 8-243883, and English-language translation thereof.
Watanabe et al., "Error Resilient Low-bitrate Video Coding for MPEG4," Technical Report of IEICE (1996), 95:37-44.