Source: http://www.google.com/patents/US7709334?dq=5708422
Timestamp: 2016-05-30 01:59:50
Document Index: 758960415

Matched Legal Cases: ['art 2', 'Application No. 06000064', 'Application No. 06000093', 'Application No. 06000064', 'Application No. 06000093', 'Application No. 06000064', 'Application No. 06000093']

Patent US7709334 - Stacked non-volatile memory device and methods for fabricating the same - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA stacked non-volatile memory device comprises a plurality of bit line and word line layers stacked on top of each other. The bit line layers comprise a plurality of bit lines that can be formed using advanced processing techniques making fabrication of the device efficient and cost effective. The device...http://www.google.com/patents/US7709334?utm_source=gb-gplus-sharePatent US7709334 - Stacked non-volatile memory device and methods for fabricating the sameAdvanced Patent SearchPublication numberUS7709334 B2Publication typeGrantApplication numberUS 11/425,959Publication dateMay 4, 2010Filing dateJun 22, 2006Priority dateDec 9, 2005Fee statusPaidAlso published asEP1870935A2, EP1870935A3, US7977735, US8324681, US20070134855, US20100155821, US20110241100Publication number11425959, 425959, US 7709334 B2, US 7709334B2, US-B2-7709334, US7709334 B2, US7709334B2InventorsErh-Kun Lai, Hang-Ting Lue, Kuang-Yeu HsiehOriginal AssigneeMacronix International Co., Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (93), Non-Patent Citations (41), Referenced by (17), Classifications (26), Legal Events (2) External Links: USPTO, USPTO Assignment, EspacenetStacked non-volatile memory device and methods for fabricating the same
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4630086Sep 23, 1983Dec 16, 1986Hitachi, Ltd.Nonvolatile MNOS memoryUS5286994Jun 23, 1992Feb 15, 1994Rohm Co., Ltd.Semiconductor memory trap film assembly having plural laminated gate insulating filmsUS5319229Apr 27, 1992Jun 7, 1994Noriyuki ShimojiSemiconductor nonvolatile memory with wide memory window and long data retention timeUS5668029May 6, 1996Sep 16, 1997United Microelectronics CorporationProcess for fabricating multi-level read-only memory deviceUS5835396Oct 17, 1996Nov 10, 1998Zhang; GuobiaoThree-dimensional read-only memoryUS5872034 *Nov 3, 1997Feb 16, 1999Delco Electronics CorporationEPROM in double poly high density CMOSUS5883409Aug 7, 1997Mar 16, 1999Sandisk CorporationEEPROM with split gate source side injectionUS5897351 *Aug 21, 1997Apr 27, 1999Micron Technology, Inc.Method for forming merged transistor structure for gain memory cellUS5952692Oct 28, 1997Sep 14, 1999Hitachi, Ltd.Memory device with improved charge storage barrier structureUS6011725Feb 4, 1999Jan 4, 2000Saifun Semiconductors, Ltd.Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingUS6026026Dec 5, 1997Feb 15, 2000Hyundai Electronics America, Inc.Self-convergence of post-erase threshold voltages in a flash memory cell using transient responseUS6074917Nov 11, 1998Jun 13, 2000Advanced Micro Devices, Inc.LPCVD oxide and RTA for top oxide of ONO film to improve reliability for flash memory devicesUS6169693Oct 28, 1999Jan 2, 2001Hyundai Electronics America, Inc.Self-convergence of post-erase threshold voltages in a flash memory cell using transient responseUS6218700Oct 28, 1998Apr 17, 2001Stmicroelectronics S.A.Remanent memory deviceUS6322903Dec 6, 1999Nov 27, 2001Tru-Si Technologies, Inc.Package of integrated circuits and vertical integrationUS6380068 *Feb 14, 2001Apr 30, 2002Macronix International Co., Ltd.Method for planarizing a flash memory deviceUS6469343Oct 5, 2000Oct 22, 2002Nippon Steel CorporationMulti-level type nonvolatile semiconductor memory deviceUS6512696Nov 13, 2001Jan 28, 2003Macronix International Co., Ltd.Method of programming and erasing a SNNNS type non-volatile memory cellUS6617639Jun 21, 2002Sep 9, 2003Advanced Micro Devices, Inc.Use of high-K dielectric material for ONO and tunnel oxide to improve floating gate flash memory couplingUS6653712May 22, 2002Nov 25, 2003Matrix Semiconductor, Inc.Three-dimensional memory array and method of fabricationUS6653733Feb 23, 1996Nov 25, 2003Micron Technology, Inc.Conductors in semiconductor devicesUS6709928Jul 31, 2001Mar 23, 2004Cypress Semiconductor CorporationSemiconductor device having silicon-rich layer and method of manufacturing such a deviceUS6720630May 30, 2001Apr 13, 2004International Business Machines CorporationStructure and method for MOSFET with metallic gate electrodeUS6737675Jun 27, 2002May 18, 2004Matrix Semiconductor, Inc.High density 3D rail stack arraysUS6740928Jan 24, 2003May 25, 2004Matsushita Electric Industrial Co., Ltd.Semiconductor deviceUS6768661Jun 27, 2002Jul 27, 2004Matrix Semiconductor, Inc.Multiple-mode memory and method for forming sameUS6784480Feb 12, 2002Aug 31, 2004Micron Technology, Inc.Asymmetric band-gap engineered nonvolatile memory deviceUS6818558Jun 28, 2002Nov 16, 2004Cypress Semiconductor CorporationMethod of manufacturing a dielectric layer for a silicon-oxide-nitride-oxide-silicon (SONOS) type devicesUS6841813Oct 26, 2001Jan 11, 2005Matrix Semiconductor, Inc.TFT mask ROM and method for making sameUS6849905Dec 23, 2002Feb 1, 2005Matrix Semiconductor, Inc.Semiconductor device with localized charge storage dielectric and method of making sameUS6858899 *Oct 15, 2002Feb 22, 2005Matrix Semiconductor, Inc.Thin film transistor with metal oxide layer and method of making sameUS6897533Sep 18, 2002May 24, 2005Advanced Micro Devices, Inc.Multi-bit silicon nitride charge-trapping non-volatile memory cellUS6912163Sep 9, 2003Jun 28, 2005Fasl, LlcMemory device having high work function gate and method of erasing sameUS6977201Dec 30, 2003Dec 20, 2005Dongbuanam Semiconductor Inc.Method for fabricating flash memory deviceUS7005349 *Feb 20, 2004Feb 28, 2006Samsung Electronics Co., Ltd.Method of manufacturing twin-ONO-type SONOS memory using reverse self-alignment processUS7057234 *Jun 16, 2003Jun 6, 2006Cornell Research Foundation, Inc.Scalable nano-transistor and memory using back-side trappingUS7075828Jun 24, 2004Jul 11, 2006Macronix International Co., Intl.Operation scheme with charge balancing erase for charge trapping non-volatile memoryUS7115469Jan 8, 2004Oct 3, 2006Spansion, LlcIntegrated ONO processing for semiconductor devices using in-situ steam generation (ISSG) processUS7115942Dec 8, 2004Oct 3, 2006Chih-Hsin WangMethod and apparatus for nonvolatile memoryUS7129538May 10, 2004Oct 31, 2006Sandisk 3D LlcDense arrays and charge storage devicesUS7133313Jun 24, 2004Nov 7, 2006Macronix International Co., Ltd.Operation scheme with charge balancing for charge trapping non-volatile memoryUS7151692May 20, 2005Dec 19, 2006Macronix International Co., Ltd.Operation scheme for programming charge trapping non-volatile memoryUS7164603Jun 24, 2004Jan 16, 2007Yen-Hao ShihOperation scheme with high work function gate and charge balancing for charge trapping non-volatile memoryUS7187590Jun 24, 2004Mar 6, 2007Macronix International Co., Ltd.Method and system for self-convergent erase in charge trapping memory cellsUS7190614May 20, 2005Mar 13, 2007Macronix International Co., Ltd.Operation scheme for programming charge trapping non-volatile memoryUS7209390Jun 24, 2004Apr 24, 2007Macronix International Co., Ltd.Operation scheme for spectrum shift in charge trapping non-volatile memoryUS7250646Oct 18, 2004Jul 31, 2007Sandisk 3D, Llc.TFT mask ROM and method for making sameUS7399674 *Oct 22, 2004Jul 15, 2008Macronix International Co., Ltd.Method of fabricating NAND-type flash EEPROM without field oxide isolationUS20010055838Aug 13, 2001Dec 27, 2001Matrix Semiconductor Inc.Nonvolatile memory on SOI and compound semiconductor substrates and method of fabricationUS20030030100Jul 2, 2002Feb 13, 2003Samsung Electronics Co., Ltd.Non-volatile memory device and method for fabricating the sameUS20030032242Jul 12, 2002Feb 13, 2003Samsung Electronics Co., Ltd.Method of forming non-volatile memory having floating trap type deviceUS20030042534Aug 30, 2001Mar 6, 2003Micron Technology, Inc.Scalable flash/NV structures and devices with extended enduranceUS20030047755Jun 27, 2002Mar 13, 2003Chang-Hyun LeeFloating trap non-volatile semiconductor memory devices including high dielectric constant blocking insulating layers and methodsUS20030146465Feb 7, 2002Aug 7, 2003Ching-Yuan WuScalable multi-bit flash memory cell and its memory arrayUS20030224564Jun 4, 2002Dec 4, 2003Samsung Electronics Co., LtdNon-volatile memory cell having a silicon-oxide nitride-oxide-silicon gate structure and fabrication method of such cellUS20040079983Oct 14, 2003Apr 29, 2004Chae Soo-DooNonvolatile silicon/oxide/nitride/silicon/nitride/oxide/silicon memoryUS20040108512 *Feb 21, 2002Jun 10, 2004Hiroshi IwataSemiconductor storage device and semiconductor integrated circuitUS20040119122Dec 23, 2002Jun 24, 2004Alper IlkbaharSemiconductor device with localized charge storage dielectric and method of making sameUS20040183126Mar 17, 2003Sep 23, 2004Geum-Jong BaeLocal sonos-type structure having two-piece gate and self-aligned ono and method for manufacturing the sameUS20040256679Jun 17, 2003Dec 23, 2004Hu Yongjun J.Dual work function metal gates and method of formingUS20050006696May 21, 2004Jan 13, 2005Kabushiki Kaisha ToshibaSemiconductor memoryUS20050023603Aug 30, 2004Feb 3, 2005Micron Technology, Inc.Atomic layer deposition of metal oxide and/or low asymmetrical tunnel barrier interpoly insulatorsUS20050062098Sep 23, 2003Mar 24, 2005Matrix Semiconductor, Inc.Storage layer optimization of a nonvolatile memory deviceUS20050074937Dec 30, 2003Apr 7, 2005Anam Semiconductor, Inc.Method for fabricating flash memory deviceUS20050093054Nov 4, 2004May 5, 2005Jung Jin H.Non-volatile memory devices and methods of fabricating the sameUS20050219906May 20, 2005Oct 6, 2005Macronix International Co., Ltd.Operation scheme for programming charge trapping non-volatile memoryUS20050237801Jun 24, 2004Oct 27, 2005Macronix International Co., Ltd.Operation scheme with charge balancing for charge trapping non-volatile memoryUS20050237809Jun 24, 2004Oct 27, 2005Macronix International Co., Ltd.Operation scheme with high work function gate and charge balancing for charge trapping non-volatile memoryUS20050237813Jun 24, 2004Oct 27, 2005Macronix International Co., Ltd.Method and system for self-convergent erase in charge trapping memory cellsUS20050237815Jun 24, 2004Oct 27, 2005Macronix International Co., Ltd.Operation scheme with charge balancing erase for charge trapping non-volatile memoryUS20050237816Jun 24, 2004Oct 27, 2005Macronix International Co., Ltd.Operation scheme for spectrum shift in charge trapping non-volatile memoryUS20050270849Jun 2, 2004Dec 8, 2005Macronix International Co. Ltd.Program/erase method for p-channel charge trapping memory deviceUS20050281085May 20, 2005Dec 22, 2005Macronix International Co., Ltd.Operation scheme for programming charge trapping non-volatile memoryUS20060198189Jan 3, 2006Sep 7, 2006Macronix International Co., Ltd.Non-volatile memory cells, memory arrays including the same and methods of operating cells and arraysUS20060198190Jan 3, 2006Sep 7, 2006Macronix International Co., Ltd.Non-volatile memory cells, memory arrays including the same and methods of operating cells and arraysUS20060202252Jan 3, 2006Sep 14, 2006Macronix International Co., Ltd.Non-volatile memory cells, memory arrays including the same and methods of operating cells and arraysUS20060202261Jan 3, 2006Sep 14, 2006Macronix International Co., Ltd.Non-volatile memory cells, memory arrays including the same and methods of operating cells and arraysUS20060258090May 12, 2005Nov 16, 2006Micron Technology, Inc.Band-engineered multi-gated non-volatile memory device with enhanced attributesUS20060261401May 17, 2005Nov 23, 2006Micron Technology, Inc.Novel low power non-volatile memory and gate stackUS20060281260May 4, 2006Dec 14, 2006Hang-Ting LueMethods of operating p-channel non-volatile memory devicesUS20070012988Jul 14, 2005Jan 18, 2007Micron Technology, Inc.High density NAND non-volatile memory deviceUS20070029625Aug 4, 2005Feb 8, 2007Macronix International Co., Ltd.Non-volatile memory semiconductor device having an oxide-nitride-oxide (ONO) top dielectric layerUS20070031999Aug 4, 2005Feb 8, 2007Macronix International Co. Ltd.Non-volatile memory cells and methods of manufacturing the sameUS20070045718Aug 31, 2005Mar 1, 2007Micron Technology, Inc.Band engineered nano-crystal non-volatile memory device utilizing enhanced gate injectionUS20070069283Sep 27, 2005Mar 29, 2007Macronix International Co., Ltd.Method of forming bottom oxide for nitride flash memoryUS20070138539Dec 15, 2005Jun 21, 2007Macronix International Co., Ltd.Non-volatile memory device having a nitride-oxide dielectric layerEP0016246A1Oct 3, 1979Oct 1, 1980International Business Machines CorporationSemiconductor field effect structure of the Metal-Insulator-Metal or Metal-Insulator-Semiconductor type, and memory device comprising such structureEP1411555A2Apr 14, 2003Apr 21, 2004Samsung Electronics Co., Ltd.Nonvolatile silicon/oxide/nitride/silicon/nitride/oxide/silicon memoryEP1677311A1Jan 3, 2006Jul 5, 2006Macronix International Co., Ltd.Non-volatile memory cells, memory arrays including the same and methods of operating cells and arraysEP1677312A1Jan 3, 2006Jul 5, 2006Macronix International Co., Ltd.Non-volatile memory cells, memory arrays including the same and methods of operating cells and arraysJP2002368141A Title not availableJP2004363329A Title not availableJPH1140682A Title not available* Cited by examinerNon-Patent CitationsReference1Aminzadeh et al., "Conduction and Charge Trapping in Polysilicon-Silicon Nitride-Oxide-Silicon Structures under Positive Gate Bias," IEEE Trans. on Electron Dev. 35(4) Apr. 1998 459-467.2Baik, Seung et al., "High Speed and Nonvolatile Si Nanocrystal Memory for Scaled Flash Technology Using Highly Field-Sensitive Tunnel Barrier," IEEE IEDM 03-545, 22.3.1-22.3.4.3Blomme et al., "Multilayer tunneling barriers for nonvolatile memory applications," Device Research Conf, 2002 60th DRC Digest 153-154.4Blomme et al., "Write/Erase Cycling Endurance of Memory Cells with SiO2/HfO2 Tunnel Dielectric," IEEE Trans. on Dev. and Materials Reliability 4(3), Sep. 2004 345-351.5Buckley, J., et al., "Engineering of 'Conduction Band-Crested Barriers' or 'Dielectric Constant-Crested Barriers' in view of their application of floating-gate non-volatile memory devices," VLSI 2004, 55-56.6Buckley, J., et al., "Engineering of ‘Conduction Band—Crested Barriers’ or ‘Dielectric Constant—Crested Barriers’ in view of their application of floating-gate non-volatile memory devices," VLSI 2004, 55-56.7Chindalore, et al., "A New Combination-Erase Technique for Erasing Nitride Based (SONOS) Nonvolatile Memories," IEEE Electron Dev. Lett. 24(4) Apr. 2003, 257-259.8Cho et al., "Simultaneous Hot-Hole Injection at Drain and Source for Efficient Erase and Excellent Endurance in SONOS Flash EEPROM Cells," IEEE Electron Device Letters 24(4) Apr. 2003 260-262.9DiMaria, D.J., et al., "Conduction Studies in Silicon Nitride: Dark Currents and Photocurrents," IBM J. Res. Dev., May 1977, 227-244.10Eitan, et al., "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," IEEE Electron Device Lett 21(11) Nov. 2000, 543-545.11Govoreanu et al., "An Investigation of the Electron Tunneling Leakage Current Through Ultrathin Oxides/High-k Gate Stacks at Inversion Conditions," IEEE SISPAD Intl. Conf. Sep. 3-5, 2003 287-290.12Govoreanu et al., "Simulation of Nanofloating Gate Memory with High-k Stacked Dielectrics," IEEE SISPAD Intl. Conf. Sep. 3-5, 2003 299-302.13Govoreanu et al., "VARIOT: A Novel Multilayer Tunnel Barrier Concept for Low-Voltage Nonvolatile Memory Devices," IEEE Electron Dev. Lett. 24(2) Feb. 2003 94-101.14Hijaya, S., et al., "High-Speed Write/Erase EAROM Cell with Graded Energy Band-Gap Insulator," Electronics and Communications in Japan, Part 2, vol. 68, No. 2, Jun. 6, 1984, 28-36.15Hinkle, C.L., et al., "Enhanced Tunneling in stacked gate dielectrics with ultra-thin HfO2 (ZrO2) layers sandwiched between thicker SiO2 layers," Surface Science, Sep. 20, 2004, vol. 566-568, 1185-1189.16Ito, et al., "A Novel MNOS Technology Using Gate Hole Injection in Erase Operation for Embedded Nonvolatile Memory Applications," 2004 Symp. on VLSI Tech Dig. of Papers 2004, 80-81.17Kim et al., "Robust Multi-Bit Programmable Flash Memory Using a Resonant Tunnel Barrier," Electron Dev. Mtg. Dec. 5-7, 2005, IEDM Technical Digest 861-864.18Lee, Chang, et al., "A Novel SONOS Structure of SiO2/SiN/Al2O3 with TaN Metal Gate for Multi-Giga Bit Flash Memeries," IEEE 2003 4 pages.19Lee, Chungho, et al., "Operational and Reliability Comparison of Discrete-Storage Nonvolatile Memories: Advantages of Single-and Double-Layer Metal Nanocrystals," IEEE IEDM 03-557, 22.6.1-22.6.4.20Likharev, "Layered Tunnel Barriers for Nonvolatile Memory Devices," Appl. Phys. Lett. 73(15) Oct. 1998 2137-2139.21Lue et al., "A Novel P-Channel NAND-Type Flash memory with 2-bit/cell Operation and High Programming Throughput (>20 MB/sec)," IEEE 2005, 4 pages.22Lue et al., "BE-SONOS: A Bandgap Engineered SONOS with Excellent Performance and Reliability," IEDM Tech. Digest Dec. 2005 547-550.23Minami, et al., "New Scaling Guidelines for MNOS Nonvolatile Memory Devices," IEEE Trans on Electron Devices 38(11) Nov. 1991 2519-2526.24Notice of Allowance in U.S. Appl. No. 11/549,520, mailed Sep. 11, 2008, 8 pages.25Office Action in U.S. Appl. No. 11/549,520 mailed Feb. 13, 2008, 11 pages.26Office Action in U.S. Appl. No. 11/549,520, Mailed Jun. 30, 2008, 12 pages.27Response/Amendment filed Apr. 25, 2008 in U.S. Appl. No. 11/549,520, 13 pages.28Response/Amendment filed Aug. 1, 2008 in U.S. Appl. No. 11/549,520, 8 pages.29Search Report mailed Feb. 14, 2007 in European Application No. 06000064.3 filed on Jan. 3, 2006, 7 pages.30Search Report mailed Feb. 14, 2007 in European Application No. 06000093.2 (Pub. No. EP-01677312) filed on Jan. 3, 2006, 7 pages.31Search Report mailed May 9, 2008 in European Application No. 06000064.3 filed on Jan. 3, 2006, 3 pages.32Search Report mailed May 9, 2008 in European Application No. 06000093.2 (Pub. No. EP-01677312) filed on Jan. 3, 2006, 4 pages.33Search Report mailed Nov. 14, 2007 in European Application No. 06000064.3 filed on Jan. 3, 2006, 4 pages.34Search Report mailed Nov. 14, 2007 in European Application No. 06000093.2 (Pub. No. EP-01677312) filed on Jan. 3, 2006, 4 pages.35Shih et al., "A Novel 2-bit/cell Nitride Storage Flash Memory with Greater than 1M P/E-cycle Endurance," IEEE IEDM 2004 881-884 (36.3.1-36.3.4).36 *Sung et al., "Multi-Layer SONOS with Direct Tunnel Oxide for High Speed and Long Retention Time," IEEE Silicon Nanoelectronics Workshop, Jun. 2002, pp. 83-84.37Takata, M., et al., "New Non-Volatile Memory with Extremely High Density Metal Nano-Dots," IEEE IEDM 03-553, (2003) 22.5.1-22.5.4.38Walker et al., "3D TFT-SONOS Memory Cell for Ultra-High Density File Storage Applications," 2003 Symposium on VLSI Tech Digest of Technical Papers, 29-30.39White et al., "On the Go with SONOS" IEEE Circuits and Devices, Jul. 2000, 22-31.40Yamada et al., "A self-convergence erasing scheme for a simple stacked gate flash EEPROM," Proc. Int'l. Electron Devices Meeting, Dec. 1991 307-310.41Yeh, C.C., et al., PHINES: A Novel Low Power Program/Erase, Small Pitch, 2-Bit per Cell Flash Memory, IEDM Tech. Digest, 2002, 931-934.* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS8486791Aug 31, 2011Jul 16, 2013Macronix International Co., Ltd.Mufti-layer single crystal 3D stackable memoryUS8488387 *May 2, 2011Jul 16, 2013Macronix International Co., Ltd.Thermally assisted dielectric charge trapping flashUS8724393Apr 27, 2012May 13, 2014Macronix International Co., Ltd.Thermally assisted flash memory with diode strappingUS8824212Apr 27, 2012Sep 2, 2014Macronix International Co., Ltd.Thermally assisted flash memory with segmented word linesUS9018692 *Mar 23, 2011Apr 28, 2015Macronix International Co., Ltd.Low cost scalable 3D memoryUS9171636Jul 11, 2013Oct 27, 2015Macronix International Co. Ltd.Hot carrier generation and programming in NAND flashUS9208881Sep 22, 2011Dec 8, 2015Intel CorporationNAND memory array with mismatched cell and bitline pitchUS9214236May 12, 2014Dec 15, 2015Macronix International Co., Ltd.Thermally assisted flash memory with diode strappingUS9214351Aug 19, 2013Dec 15, 2015Macronix International Co., Ltd.Memory architecture of thin film 3D arrayUS9224474Sep 5, 2013Dec 29, 2015Macronix International Co., Ltd.P-channel 3D memory array and methods to program and erase the same at bit level and block level utilizing band-to-band and fowler-nordheim tunneling principalsUS9240405Apr 19, 2011Jan 19, 2016Macronix International Co., Ltd.Memory with off-chip controllerUS9269828 *Jul 25, 2008Feb 23, 2016Cypress Semiconductor CorporationLateral charge storage region formation for semiconductor wordlineUS9348748Dec 22, 2014May 24, 2016Macronix International Co., Ltd.Heal levelingUS20090184361 *Jul 23, 2009Shin IwaseLateral charge storage region formation for semiconductor wordlineUS20120181599 *Jul 19, 2012Macronix International Co., Ltd.Low cost scalable 3d memoryUS20120281481 *Nov 8, 2012Macronix International Co., Ltd.Thermally assisted dielectric charge trapping flashWO2013043182A1 *Sep 22, 2011Mar 28, 2013Intel CorporationNand memory array with mismatched cell and bitline pitch* Cited by examinerClassifications U.S. Classification438/287, 257/E29.126, 438/261, 438/197, 257/314, 438/142, 257/E29.316International ClassificationH01L21/336Cooperative ClassificationH01L21/84, H01L21/8221, H01L27/1203, H01L21/28282, H01L27/115, H01L27/0688, H01L29/792, H01L27/11578, H01L27/11568European ClassificationH01L29/792, H01L27/12B, H01L27/06E, H01L21/822B, H01L21/28G, H01L21/84, H01L27/115G10, H01L27/115G4, H01L27/115Legal EventsDateCodeEventDescriptionJun 22, 2006ASAssignmentOwner name: MACRONIX INTERNATIONAL CO., LTD., TAIWANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LAI, ERH-KUN;LUE, HANG-TING;HSIEH, KUANG-YEU;REEL/FRAME:017830/0810Effective date: 20060620Owner name: MACRONIX INTERNATIONAL CO., LTD.,TAIWANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LAI, ERH-KUN;LUE, HANG-TING;HSIEH, KUANG-YEU;REEL/FRAME:017830/0810Effective date: 20060620Oct 9, 2013FPAYFee paymentYear of fee payment: 4RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services