Source: https://patents.google.com/patent/US8148779B2/en
Timestamp: 2019-07-21 12:11:45
Document Index: 244832575

Matched Legal Cases: ['Application No. 2008', 'Application No. 10', 'Application No. 09', 'Application No. 10', 'Application No. 200910138568', 'Application No. 09251688', 'Application No. 09250845']

US8148779B2 - Thin film transistor, method of manufacturing the same and flat panel display device having the same - Google Patents
US8148779B2
US8148779B2 US12/352,851 US35285109A US8148779B2 US 8148779 B2 US8148779 B2 US 8148779B2 US 35285109 A US35285109 A US 35285109A US 8148779 B2 US8148779 B2 US 8148779B2
US12/352,851
US20090321731A1 (en
2008-06-30 Priority to KR10-2008-0062418 priority Critical
2008-06-30 Priority to KR2008-62418 priority
2008-06-30 Priority to KR20080062418A priority patent/KR100963027B1/en
2009-01-13 Application filed by Samsung Mobile Display Co Ltd filed Critical Samsung Mobile Display Co Ltd
2009-01-16 Assigned to SAMSUNG MOBILE DISPLAY CO., LTD. reassignment SAMSUNG MOBILE DISPLAY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AHN, TAE-KYUNG, JEONG, JAE-KYEONG, JEONG, JONG-HAN, KIM, MIN-KYU, MO, YEON-GON, YANG, HUI-WON
2009-12-31 Publication of US20090321731A1 publication Critical patent/US20090321731A1/en
2012-04-03 Publication of US8148779B2 publication Critical patent/US8148779B2/en
A thin film transistor (TFT) using an oxide semiconductor as an active layer, a method of manufacturing the TFT, and a flat panel display device having the TFT include a gate electrode formed on a substrate; an active layer made of an oxide semiconductor and insulated from the gate electrode by a gate insulating layer; source and drain electrodes coupled to the active layer; and an interfacial stability layer formed on one or both surfaces of the active layer. In the TFT, the interfacial stability layer is formed of an oxide having a band gap of 3.0 to 8.0 eV. Since the interfacial stability layer has the same characteristic as a gate insulating layer and a passivation layer, chemically high interface stability is maintained. Since the interfacial stability layer has a band gap equal to or greater than that of the active layer, charge trapping is physically prevented.
This application claims priority to and the benefit of Korean Patent Application No. 2008-62418, filed on Jun. 30, 2008, in the Korean Intellectual Property Office, the entire content of which is incorporated herein by reference.
Aspects of the present invention relate to a thin film transistor using an oxide semiconductor as an active layer, a method of manufacturing the same, and a flat panel display device having the same. More particularly, aspects of the present invention relate to a thin film transistor having an interfacial stability layer formed on one surface or both surfaces of an active layer, a method of manufacturing the same, and a flat panel display device having the same.
Since a conventional method of manufacturing a TFT using low temperature poly-silicon (LTPS) involves a high-cost process, such as laser heat treatment, equipment investment and management costs are high, and it is difficult to apply the conventional method to a large-sized substrate.
Accordingly, aspects of the present invention provide a thin film transistor (TFT) capable of improving interfacial characteristics of an active layer, a method of manufacturing the same, and a flat panel display device having the same.
Aspects of the present invention provide a TFT having high electrical characteristics and reliability, a method of manufacturing the TFT, and a flat panel display device having the same.
According to an aspect of the present invention, a TFT includes: a substrate; a gate electrode formed on the substrate; an active layer made of an oxide semiconductor and insulated from the gate electrode by a gate insulating layer; source and drain electrodes electrically coupled to the active layer; and an interfacial stability layer formed on any one of top and bottom surfaces of the active layer, wherein the interfacial stability layer is formed of an oxide having a band gap of 3.0 to 8.0 eV.
According to another aspect of the present invention, a method of manufacturing a TFT includes: forming a gate electrode on a substrate; forming a gate insulating layer on the substrate to cover the gate electrode; forming an interfacial stability layer and an oxide semiconductor layer on the gate insulating layer; patterning the oxide semiconductor layer, thereby forming an active layer; and forming source and drain electrodes electrically coupled to the active layer, wherein the interfacial stability layer is formed of an oxide having a band gap of 3.0 to 8.0 eV.
According to still another aspect of the present invention, a method of manufacturing a TFT includes: forming a gate electrode on a substrate; forming agate insulating layer on the substrate having the gate electrode; forming an oxide semiconductor layer and an interfacial stability layer on the gate insulating layer; patterning the interfacial stability layer and the oxide semiconductor layer, thereby forming an active layer; and forming source and drain electrodes electrically coupled to the active layer, wherein the interfacial stability layer is formed of an oxide having a band gap of 3.0 to 8.0 eV.
According to still another aspect of the present invention, a flat panel display device having a TFT includes: a first substrate having a plurality of pixels, a plurality of TFTs, and a plurality of first electrodes formed thereon, the pixels being defined by a plurality of first and second conductive lines, the TFTs controlling signals supplied to the respective pixels, and the first electrodes being respectively electrically coupled to the TFTs; a second substrate having a second electrode formed thereon; and a liquid crystal layer injected into a space sealed between the first and second electrodes, wherein each of the TFTs includes: a gate electrode formed on the first substrate; an active layer made of an oxide semiconductor and isolated from the gate electrode by a gate insulating layer; source and drain electrodes electrically coupled to the active layer; and an interfacial stability layer formed on one or both of top and bottom surfaces of the active layer, wherein the interfacial stability layer has a band gap of 3.0 to 8.0 eV.
According to still another aspect of the present invention, a flat panel display device having a TFT includes: a first substrate having organic light emitting devices and TFTs formed thereon, the organic light emitting devices each including a first electrode, an organic thin film layer, and a second electrode, and the TFTs controlling operations of the respective organic light emitting devices; and a second substrate disposed opposite to the first substrate, wherein each of the TFTs includes: a gate electrode formed on the first substrate; an active layer made of an oxide semiconductor and isolated from the gate electrode by a gate insulating layer; source and drain electrodes electrically coupled to the active layer; and an interfacial stability layer formed on one or both of top and bottom surfaces of the active layer, wherein the interfacial stability layer is formed of an oxide having a band gap of 3.0 to 8.0 eV.
FIG. 1 is a cross-sectional view of a thin film transistor (TFT) according to an embodiment of the present invention;
FIG. 2 is a cross-sectional view of a TFT according to an embodiment of the present invention;
FIG. 3 is a cross-sectional view of a TFT according to an embodiment of the present invention;
FIG. 4 is a cross-sectional view of a TFT according to an embodiment of the present invention;
FIG. 5 is a cross-sectional view of a TFT according to an embodiment of the present invention;
FIGS. 6A to 6D are cross-sectional views illustrating a method of manufacturing a TFT according to aspects of the present invention;
FIGS. 7A and 7B are graphs showing reliability measurement results of a TFT according to aspects of the present invention;
FIGS. 8A to 8C are graphs showing stress measurement results of a TFT according to aspects of the present invention;
FIG. 9 is a perspective view showing an embodiment of a flat panel display device having a TFT according to aspects of the present invention;
FIGS. 10A and 10B are respectively plan and cross-sectional views showing another embodiment of a flat panel display device having a TFT according to aspects of the present invention; and
FIG. 11 is a cross-section view of an organic light emitting device of FIG. 10A.
FIG. 1 is a cross-sectional view of a thin film transistor (TFT) according to an embodiment of the present invention, in which an example of the TFT having a bottom-gate structure is illustrated. A buffer layer 11 is formed on a substrate 10, and a gate electrode 12 is formed on the buffer layer 11. A gate insulating layer 13 and an interfacial stability layer 14 are sequentially formed on the substrate 10 having the gate electrode 12, and an active layer 15 made of an oxide semiconductor is formed on the interfacial stability layer 14 having the gate electrode 12. Source and drain electrodes 16 a and 16 b are coupled respectively, to the active layer 15, on opposing sides thereof.
The interfacial stability layer 14 is an oxide having a band gap equal to or greater than that of the active layer 15, e.g., a band gap of 3.0 to 8.0 eV. The interfacial stability layer 14 may include any one selected from the group consisting of SiOx, SiN, SiOxNy, SiOxCy, SiOxCyHz, SiOxFy, GeOx, GdOx, AlOx, GaOx, SbO, ZrOx, HfOx, TaOx, YOx, VOx, MgOx, CaOx, BaOx, SrOx, and spin on glass (SOG).
The active layer 15 includes a channel region 15 a, a source region 15 b, and a drain region 15 c. In the active layer 15, the channel region 15 a is disposed to overlap with the gate electrode 12. The active layer 15 may contain zinc oxide (ZnO) and be doped with at least one ion of gallium (Ga), indium (In), tin (Sn), zirconium (Zr), hafnium (Hf), cadmium (Cd), silver (Ag), copper (Cu), germanium (Ge), gadolinium (Gd), and vanadium (V). Further, the active layer 15 may be formed of ZnO, ZnGaO, ZnInO, ZnSnO, GaInZnO, CdO, InO, GaO, SnO, AgO, CuO, GeO, GdO, HfO, or the like.
FIG. 2 is a cross-sectional view of a TFT according to an embodiment of the present invention. Only differences from the structure shown in FIG. 1 will be described.
The TFT of FIG. 1 has a structure in which the interfacial stability layer 14 is formed wider than the active layer 15. On the other hand, the TFT of FIG. 2 has a structure in which an interfacial stability layer 24 is formed to the same size as that of an active layer 15. At this time, the interfacial stability layer 24 and the active layer 15 are simultaneously patterned so that sidewalls of the interfacial stability layer 24 and the active layer 15 correspond to each other. Therefore, the number of processes can be decreased.
FIG. 3 is a cross-sectional view of a TFT according to an embodiment of the present invention. Only differences from the structures shown in FIGS. 1 and 2 will be described in the following.
The TFT of FIG. 1 or 2 has a structure in which the source and drain electrodes 16 a and 16 b are directly in contact with the active layer 15. On the other hand, the TFT of FIG. 3 has a structure in which a passivation layer 26 is formed on a substrate 10 having an active layer 15 and interfacial stability layer 24. Although shown as including the interfacial stability layer 24, the TFT of FIG. 3 may include the interfacial stability layer 14 of FIG. 1. Source and drain electrodes 27 a and 27 b are coupled to the active layer 15 through contact holes formed in the passivation layer 26. The passivation layer 26 may be formed of an oxide including a material selected from the group consisting of zinc (Zn), gallium (Ga), indium (In), tin (Sn), zirconium (Zr), hafnium (Hf), cadmium (Cd), silver (Ag), copper (Cu), germanium (Ge), gadolinium (Gd), vanadium (V), silicon (Si), and aluminum (Al).
The passivation layer 26 formed of an oxide may protect a channel region 15 a of the active layer 15 and be used as an etch stop layer in an etching process of forming the source and drain electrodes 27 a and 27 b. For this reason, it is possible to prevent the active layer 15 from being damaged by plasma or acids used in the etching process.
An oxide semiconductor is easily damaged by plasma or easily etched by acid or the like. Therefore, in a structure without a passivation layer 26, the oxide semiconductor may be damaged by plasma when a thin film is formed on the active layer 15 or when the formed thin film is etched. Further, carriers are increased due to a bombardment effect, a radiation effect, or the like, thereby changing electrical characteristics of the active layer 15. Electrical characteristics of a TFT may be lowered due to the change in electrical characteristics of the active layer 15, and characteristic dispersion in a substrate may be lowered.
FIG. 4 is a cross-sectional view of a TFT according to an embodiment of the present invention. The TFT of FIG. 1 to 3 has a structure in which the interfacial stability layer 14 or 24 is formed beneath a bottom surface of the active layer 15, i.e., closer to the substrate 10. On the other hand, the TFT of FIG. 4 has a structure in which an interfacial stability layer 35 is formed on a top surface of an active layer 34, i.e., opposite the active layer 34 from a substrate 30.
Referring to FIG. 4, a buffer layer 31 is formed on a substrate 30, and a gate electrode 32 is formed on the buffer layer 31. A gate insulating layer 33 is formed on the substrate 30 having the gate electrode 32, and an active layer 34 made of an oxide semiconductor is formed on the gate insulating layer 33 corresponding to the gate electrode 32. An interfacial stability layer 35 is formed on the active layer 34, and source and drain electrodes 36 a and 36 b are coupled to the interfacial stability layer 35 and the active layer 34.
The active layer 34 provides a channel region 34 a, a source region 34 b, and a drain region 34 c. In the active layer 34, the channel region 34 a is disposed to overlap with the gate electrode 32. The active layer 34 may contain zinc oxide (ZnO) and be doped with at least one ion of gallium (Ga), indium (In), tin (Sn), zirconium (Zr), hafnium (Hf), cadmium (Cd), silver (Ag), copper (Cu), germanium (Ge), gadolinium (Gd), and vanadium (V).
The interfacial stability layer 35 is an oxide having a band gap equal to or greater than that of the active layer 34, e.g., a band gap of 3.0 to 8.0 eV. The interfacial stability layer 35 may include any one selected from the group consisting of SiOx, SiN, SiOxNy, SiOxCy, SiOxCyHz, SiOxFy, GeOx, GdOx, AlOx, GaOx, SbO, ZrOx, HfOx, TaOx, YOx, VOx, MgOx, CaOx, BaOx, SrOx, and SOG. Preferably, the interfacial stability layer 35 disposed between the active layer 34 and the source and drain electrodes 36 a and 36 b is formed to have, for example, a thickness of 10 to 20 Å, so that contact resistance between the active layer 34 and the source and drain electrodes 36 a and 36 b can be low. Further, interfacial stability layer 35 and the active layer 34 may be simultaneously patterned.
FIG. 5 is a cross-sectional view of a TFT according to an embodiment of the present invention. The TFT of FIG. 1 to 3 has a structure in which the interfacial stability layer 14 or 24 is formed beneath a bottom surface of the active layer 15, and the TFT of FIG. 4 has a structure in which the interfacial stability layer 35 is formed on the top surface of the active layer 34. The TFT of FIG. 5 has a structure in which first and second interfacial stability layers 44 and 46 are formed on bottom and top surfaces of an active layer 45, respectively, i.e., the first and second interfacial stability layers 44 and 46 are formed on opposite sides of an active layer 45.
Referring to FIG. 5, a buffer layer 41 is formed on a substrate 40, and a gate electrode 42 is formed on the buffer layer 41. A gate insulating layer 43 is formed on the substrate 40 having the gate electrode 42, and an active layer 45 made of an oxide semiconductor is formed on the gate insulating layer 43 corresponding to the gate electrode 42. At this time, the first and second interfacial stability layers 44 and 46 are formed on bottom and top surfaces of the active layer 45, respectively, and source and drain electrodes 47 a and 47 b are coupled to the first and second interfacial stability layers 44 and 46 and the active layer 45.
The active layer 45 provides a channel region 45 a, a source region 45 b, and a drain region 45 c. In the active layer 45, the channel region 45 a is disposed to overlap with the gate electrode 42. The oxide semiconductor constituting the active layer 45 may contain zinc oxide (ZnO) and be doped with at least one ion of gallium (Ga), indium (In), tin (Sn), zirconium (Zr), hafnium (Hf), cadmium (Cd), silver (Ag), copper (Cu), germanium (Ge), gadolinium (Gd) and vanadium (V).
Each of the first and second interfacial stability layers 44 and 46 is an oxide having a band gap equal to or greater than that of the active layer 45, e.g., a band gap of 3.0 to 8.0 eV. Each of the first and second interfacial stability layers 44 and 46 may include any one selected from the group consisting of SiOx, SiN, SiOxNy, SiOxCy, SiOxCyHz, SiOxFy, GeOx, GdOx, AlOx, GaOx, SbO, ZrOx, HfOx, TaOx, YOx, VOx, MgOx, CaOx, BaOx, SrOx, and SOG. Preferably, the first interfacial stability layer 44 formed on the bottom surface of the active layer 45 is formed to have, for example, a thickness of 50 to 5000 Å so as to sufficiently protect the active layer 45 and to maintain interface stability. Preferably, the second interfacial stability layer 46 formed on the top surface of the active layer 45 is formed to have a thickness of below 100 Å so that contact resistance between the active layer 45 and the source and drain electrodes 47 a and 47 b can be low. More preferably the interfacial stability layer 46 is formed to have a thickness of 10 to 20 Å.
In the TFT of FIGS. 4 and 5, the interfacial stability layer 35 and the second interfacial stability layer 46 may protect the channel region 34 a or 45 a of the active layer 34 or 45 and be used as an etch stop layer in an etching process of forming the source and drain electrodes 36 a and 36 b or 47 a and 47 b. For this reason, it is possible to prevent the active layer 34 or 45 from being damaged by plasma or the like.
Hereinafter, a method of manufacturing a TFT configured as described above according to aspects of the present invention will be described in detail with reference to FIGS. 6A to 6D. The structure of FIG. 5 will be described as an example.
Referring to FIG. 6A, a gate electrode 42 is formed on a substrate 40, and a gate insulating layer 43 is then formed on the substrate 40 having the gate electrode 42. A buffer layer 41 may be formed on the substrate 40 so as to prevent diffusion of impurities, and the gate electrode 42 may be formed on the buffer layer 41. The substrate 40 may include a semiconductor substrate, such as silicon (Si); an insulative substrate, such as glass or plastic; or a metal substrate. The gate electrode 42 is formed of a metal, such as Al, Cr, or MoW, and the gate insulating layer 43 is formed of an insulating material, such as SiO2, SiNx, or GaO3.
Referring to FIG. 6B, a first interfacial stability layer 44, an oxide semiconductor layer 49, and a second interfacial stability layer 46 are sequentially formed on the gate insulating layer 43. Each of the first and second interfacial stability layers 44 and 46 is an oxide having a band gap equal to or greater than that of the resultant active layer 45, e.g., a band gap of 3.0 to 8.0 eV. Each of the first and second interfacial stability layers 44 and 46 may include any one selected from the group consisting of SiOx, SiN, SiOxNy, SiOxCy, SiOxCyHz, SiOxFy, GeOx, GdOx, AlOx, GaOx, SbO, ZrOx, HfOx, TaOx, YOx, VOx, MgOx, CaOx, BaOx, SrOx, and SOG.
A silicon oxide (SiOx) or aluminum oxide (AlOx) may be deposited using a physical method such as a radio frequency (RF) or direct current (DC) sputtering deposition method. When an aluminum oxide (AlOx) is deposited using the RF sputtering deposition method, an oxygen ratio is adjusted to be 4 to 10%, thereby obtaining the first and second interfacial stability layers 44 and 46 having an excellent resistance to stress, such as due to temperature and/or a gate bias.
Referring to FIG. 6C, the second interfacial stability layer 46, the oxide semiconductor layer 49, and the first interfacial stability layer 44 are sequentially patterned, thereby forming the active layer 45 made of an oxide semiconductor between the first and second interfacial stability layers 44 and 46. Aspects of the present invention further provide that the second interfacial stability layer 46, the oxide semiconductor layer 45, and the first interfacial stability layer 44 may be simultaneously patterned. At this time, the first interfacial stability layer 44 formed beneath a bottom surface of the oxide semiconductor layer 45 may not be patterned as shown in FIG. 1. Further, the second interfacial stability layer 46 need not be included as shown in FIGS. 1 and 2.
Referring to FIG. 6D, source and drain electrodes 47 a and 47 b coupled to the interfacial stability layer 46 and the active layer 45 are formed by forming a conductive layer on an entire surface of the substrate 40 using Mo, MoW, Al, AlNd, AlLiLa, or the like, and then patterning the conductive layer. At this time, as shown in FIG. 3, source and drain electrodes 47 a and 47 b may be formed by forming a passivation layer on a substrate 40 having an active layer 45, forming contact holes in the passivation layer to expose the active layer 45, forming a conductive layer on the passivation layer to fill the contact holes, and then patterning the conductive layer.
As described above, in a TFT according to aspects of the present invention, an interfacial stability layer is formed on one surface or both surfaces of an active layer. The interfacial stability layer is made of an oxide having a band gap of 3.0 to 8.0 eV. If the band gap of the interfacial stability layer is smaller than a band gap of the active layer, e.g., 3.0 eV, electric charges are easily transferred, and therefore, carriers of a channel cannot be effectively used. If the band gap of the interfacial stability layer is greater than 8.0 eV, electrical characteristics are lowered due to a high insulation characteristic. Since the interfacial stability layer containing an oxide has the same characteristic as the gate insulating layer and the passivation layer, chemically high interface stability is maintained. Further, since the interfacial stability layer has a band gap equal to or greater than that of the active layer, charge trapping is physically prevented.
In order to increase an effect of preventing charge trapping, the effect [H], [OH−] concentration of the interfacial stability layer is preferably adjusted to be less than 1019/cm3. If the net electron concentration of the interfacial stability layer from the remnant [H], [OH−] is higher than 1019/cm3, hydrogen or hydroxyl atom/molecule/ion is penetrated (diffused) through a surface of the active layer to serve as a trap. For this reason, electrical characteristics of the active layer may be lowered. In order to adjust the [H] or [OH−] concentration of the interfacial stability layer to be 10+19/cm3 or lower, a physical deposition method, such as a sputtering deposition method, may be used rather than a chemical deposition method.
The interfacial stability layer according to aspects of the present invention also increases a curing effect in a subsequent heat treatment process, thereby preventing damage of the active layer.
FIG. 7A is a graph showing reliability measurement results of a TFT according to aspects of the present invention in which an interfacial stability layer is formed by depositing an aluminum oxide (AlOx) using a physical method. Since a threshold voltage (Vth), an S-factor (Sub-threshold slope-factor), and an off-current were negligibly changed after a temperature was increased from a room temperature to 100° C., the TFT has an excellent reliability. FIG. 7B is a graph showing reliability measurement results of a TFT according to aspects of the present invention in which an interfacial stability layer is formed by depositing a silicon oxide (SiOx) using a plasma enhanced chemical vapor deposition (PECVD). As a temperature increased, a threshold voltage (Vth) was changed in a negative direction, and a slop-factor was degraded.
FIGS. 8A and 8B are graphs showing stress measurement results of a TFT according to aspects of the present invention. In FIG. 8A, a voltage VGS of 15V was applied to a gate electrode for 1 hour, and in FIG. 8B, a voltage VGS of −15V was applied to the gate electrode for 1 hour. In FIG. 8A, the change in threshold voltage (Vth) was 0.5V, and in FIG. 8B, the change in threshold voltage (Vth) was 0.7V.
FIG. 8C is a graph showing stress measurement results of a TFT according to aspects of the present invention in which an interfacial stability layer is formed using a silicon oxide (SiOx). The silicon oxide (SiOx) is generally used in manufacturing a poly-silicon TFT, and a thermal oxide (SiO2) formed at a temperature of 900° C. using a dry (O2) or wet (H2O) thermal oxidation method as the silicon oxide (SiOx). When a voltage VGS of 15V was applied to a gate electrode for 1 hour, the change in threshold voltage (Vth) was 2.1V, and when a voltage VGS of −15V was applied to the gate electrode for 1 hour, the change in threshold voltage (Vth) was −2.8V. Therefore, it can be seen that reliability of the TFT is remarkably improved as compared with the conventional TFT through the results of FIGS. 8A and 8B.
A TFT according to aspects of the present invention may be applied to a flat panel display device. FIG. 9 is a perspective view showing an embodiment of a flat panel display device having a TFT according to aspects of the present invention. A display panel 100 displaying images will be schematically described.
A TFT 114 controls a signal supplied to each pixel and a pixel electrode 115 coupled to the transistor 114 is formed at each of the intersection portions of the gate and data lines 111 and 112 on the substrate 110. The TFT 114 has any one of the structures of FIGS. 1 to 5, and may be manufactured using the method of manufacturing a TFT, described with reference to FIGS. 6A to 6D.
FIGS. 10A and 10B are respectively plan and cross-sectional views showing another embodiment of a flat panel display device having a TFT according to aspects of the present invention. A display panel 200 displaying images will be schematically described.
Referring to FIG. 10A, a substrate 210 is divided into a pixel region 220 and a non-pixel region 230 surrounding the pixel region 220. A plurality of organic light emitting devices 300 connected in a matrix form between scan and data lines 224 and 226 are formed on the substrate 210 of the pixel region 220. On the substrate 210 of the non-pixel region 230 are formed the scan and data lines 224 and 226 extended from the pixel region 220, a power supply line (not shown) operates the organic light emitting devices 300, and scan and data drivers 234 and 236, respectively, supply signals provided from the outside of the display panel 200 to the scan and data lines 224 and 226.
Referring to FIG. 11, the organic light emitting device 300 includes an anode electrode 317, a cathode electrode 320, and an organic thin film layer 319 formed between the anode and cathode electrodes 317 and 320. The organic thin film layer 319 is formed to have a structure in which a hole transfer layer, an organic light emitting layer, and an electron transfer layer are laminated. A hole injection layer, a hole blocking layer, an electron blocking layer, and an electron injection layer may be further included in the organic thin film layer 319. The organic light emitting device 300 may further include a TFT to control an operation of the organic light emitting device 300 and a capacitor to maintain signals.
The TFT may have any one of the structures of FIGS. 1 to 5, and may be manufactured using the method of manufacturing a TFT, described with reference to FIGS. 6A to 6D. Hereinafter, the organic light emitting device 300 including a TFT will be described in detail with reference to FIGS. 10A and 11.
A buffer layer 41 is formed on the substrate 210, and a gate electrode 42 is formed on the buffer layer 41 of the pixel region 220. At this time, a scan line 224 coupled to the gate electrode 42 is formed in the pixel region 220. The scan line 224 is connected to the gate electrode 42 of the organic light emitting device 300. The scan line 224 may extend from the pixel region 220 and a pad 228 to receive signals provided from the outside of the display panel 300, and may be formed in the non-pixel region 230.
A gate insulating layer 43 is formed on the substrate 210 having the gate electrode 42, and an active layer 45 made of an oxide semiconductor is formed on the gate insulating layer 43 corresponding to the gate electrode 42. Interfacial stability layers 44 and 46 are formed on bottom and top surfaces of the active layer 45, respectively.
Source and drain electrodes 47 a and 47 b are formed at both sides of the active layer 45, respectively. At this time, a data line 226 coupled to one of the source and drain electrodes 47 a and 47 b is formed in the pixel region 220. The data line 226 may extend from the pixel region 220 to receive signals provided from the outside of the display panel 200, and may be formed in the non-pixel region 230.
A planarization layer 48 is formed above the TFT configured as described above, and a via hole is formed in the planarization layer 48 so that the source or drain electrode 47 a or 47 b is exposed. The anode electrode 317 is formed to be coupled to the source or drain electrode 47 a or 47 b through the via hole.
A pixel defining layer 318 is formed on the planarization layer 48 so that a region (a light emitting region) of the anode electrode 317 is exposed, and the organic thin film layer 319 is formed on the exposed anode electrode 317. The cathode electrode 320 is formed on the pixel defining layer 318 having the organic thin film layer 319.
Referring to FIG. 10B, a sealing substrate 400 sealing the pixel region 220 is disposed above the substrate 210 having the organic light emitting device 300, and the sealing substrate 400 is joined with the substrate 210 by a sealing member 410, thereby completing the display panel 200.
a gate insulating layer formed on the substrate to cover the gate electrode;
an active layer formed of an oxide semiconductor and insulated from the gate electrode by the gate insulating layer;
source and drain electrodes electrically coupled to the active layer; and
an interfacial stability layer formed on at least one of top and bottom surfaces of the active layer, the interfacial stability layer being formed of an oxide having a band gap of 3.0 to 8.0 eV,
wherein the interfacial stability layer directly contacts at least one of an entire top surface and an entire bottom surface of the active layer.
2. The TFT of claim 1, wherein the oxide semiconductor comprises zinc oxide (ZnO).
3. The TFT of claim 2, wherein the oxide semiconductor is doped with at least one ion of gallium (Ga), indium (In), tin (Sn), zirconium (Zr), hafnium (Hf), cadmium (Cd), silver (Ag), copper (Cu), germanium (Ge), gadolinium (Gd), and vanadium (V).
4. The TFT of claim 1, further comprising:
a passivation layer formed on the substrate to cover the active layer, the passivation layer having contact holes formed therein so as to expose the active layer,
wherein the source and drain electrodes are electrically coupled to the active layer through the contact holes.
5. The TFT of claim 1, wherein sidewalls of the interfacial stability layer and the active layer correspond to each other.
6. The TFT of claim 1, wherein the interfacial stability layer is formed wider than the active layer when the interfacial stability layer is formed at the bottom surface of the active layer.
7. The TFT of claim 1, wherein the interfacial stability layer comprises one selected from the group consisting of SiOx, SiN, SiOxNy, SiOxCy, SiOxCyHz, SiOxFy, GeOx, GdOx, AlOx, GaOx, SbO, ZrOx, HfOx, TaOx, YOx, VOx, MgOx, CaOx, BaOx, SrOx, and spin on glass (SOG).
8. The TFT of claim 1, wherein an oxygen concentration of the interfacial stability layer is 1019/cm3 or lower.
9. A thin film transistor (TFT), comprising:
an interfacial stability layer formed on at least one of top and bottom surfaces of the active layer, the interfacial stability layer being formed of an oxide having a band gap equal to or greater than a band gap of the active layer,
wherein the interfacial stability layer directly contacts at least one of an entire to surface and an entire bottom surface of the active layer.
10. A thin film transistor (TFT), comprising:
an interfacial stability layer formed on at least one of top and bottom surfaces of the active layer, an oxygen concentration of the interfacial stability layer being 1019/cm3 or lower,
US12/352,851 2008-06-30 2009-01-13 Thin film transistor, method of manufacturing the same and flat panel display device having the same Active 2029-06-25 US8148779B2 (en)
KR10-2008-0062418 2008-06-30
KR2008-62418 2008-06-30
KR20080062418A KR100963027B1 (en) 2008-06-30 2008-06-30 Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor
US13/408,825 US9035313B2 (en) 2008-06-30 2012-02-29 Thin film transistor, method of manufacturing the same and flat panel display device having the same
US13/408,825 Division US9035313B2 (en) 2008-06-30 2012-02-29 Thin film transistor, method of manufacturing the same and flat panel display device having the same
US20090321731A1 US20090321731A1 (en) 2009-12-31
US8148779B2 true US8148779B2 (en) 2012-04-03
ID=40765468
US12/352,851 Active 2029-06-25 US8148779B2 (en) 2008-06-30 2009-01-13 Thin film transistor, method of manufacturing the same and flat panel display device having the same
US13/408,825 Active 2030-05-21 US9035313B2 (en) 2008-06-30 2012-02-29 Thin film transistor, method of manufacturing the same and flat panel display device having the same
US (2) US8148779B2 (en)
EP (1) EP2141743A1 (en)
JP (1) JP5474374B2 (en)
KR (1) KR100963027B1 (en)
CN (1) CN101621075B (en)
US20100133530A1 (en) * 2008-11-28 2010-06-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US20100301328A1 (en) * 2009-05-29 2010-12-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US20110068335A1 (en) * 2009-09-24 2011-03-24 Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor film and semiconductor device
US20110127523A1 (en) * 2009-11-28 2011-06-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20110175082A1 (en) * 2010-01-15 2011-07-21 Samsung Electronics Co., Ltd. Display substrate
US8963148B2 (en) 2012-11-15 2015-02-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9281408B2 (en) 2013-05-20 2016-03-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9287117B2 (en) 2012-10-17 2016-03-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising an oxide semiconductor
US9337344B2 (en) 2013-05-09 2016-05-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20160260838A1 (en) * 2015-03-06 2016-09-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
US9443877B2 (en) 2010-02-11 2016-09-13 Samsung Display Co., Ltd. Thin film transistor panel having an etch stopper on semiconductor
US20170200746A1 (en) * 2016-01-12 2017-07-13 Boe Technology Group Co., Ltd. Thin Film Transistor, Manufacturing Method Thereof, Display Substrate and Display Device
US9837551B2 (en) 2013-05-02 2017-12-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9882059B2 (en) 2013-12-19 2018-01-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9978327B2 (en) 2015-01-21 2018-05-22 Samsung Display Co., Ltd. Gate driving circuit and a display device including the gate driving circuit
KR100963026B1 (en) * 2008-06-30 2010-06-10 삼성모바일디스플레이주식회사 Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor
KR101073543B1 (en) * 2009-09-04 2011-10-17 삼성모바일디스플레이주식회사 Organic light emitting diode display
KR101638977B1 (en) * 2009-11-13 2016-07-12 삼성전자주식회사 Transistor, method of manufacturing the same and electronic device comprising transistor
US20130092923A1 (en) * 2010-01-13 2013-04-18 Sharp Kabushiki Kaisha Active matrix substrate and method for manufacturing the same
JP2011155061A (en) * 2010-01-26 2011-08-11 Sony Corp Thin film transistor, method of manufacturing the same, display device, and electronic apparatus
US8552425B2 (en) * 2010-06-18 2013-10-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
KR101671952B1 (en) * 2010-07-23 2016-11-04 삼성디스플레이 주식회사 Display substrate and method of manufacturing the same
KR101108178B1 (en) * 2010-07-27 2012-01-31 삼성모바일디스플레이주식회사 Thin film transistor sensor and method of manufacturing the tft sensor
KR101774992B1 (en) * 2010-08-10 2017-09-06 삼성디스플레이 주식회사 Display substrate and method of manufacturing the same
JP5615744B2 (en) 2011-03-14 2014-10-29 富士フイルム株式会社 Field effect transistor, a display device, a sensor and a method of manufacturing a field effect transistor
US8541266B2 (en) 2011-04-01 2013-09-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
JP2012238763A (en) * 2011-05-12 2012-12-06 Fujitsu Ltd Semiconductor device and method of manufacturing semiconductor device
US8728861B2 (en) * 2011-10-12 2014-05-20 The United States Of America As Represented By The Secretary Of The Air Force Fabrication method for ZnO thin film transistors using etch-stop layer
US9236494B2 (en) 2011-12-13 2016-01-12 E Ink Holdings Inc. Field effect transistor
KR101318418B1 (en) * 2012-01-30 2013-10-15 서울대학교산학협력단 Thin film transistor and the manufacturing method thereof
KR101947808B1 (en) * 2012-02-29 2019-04-25 엘지디스플레이 주식회사 Thin film transistor array substrate and method for manufacturing of the same
KR101963226B1 (en) * 2012-02-29 2019-04-01 삼성전자주식회사 Transistor, method of manufacturing the same and electronic device including transistor
CN103545307A (en) * 2012-07-13 2014-01-29 群康科技(深圳)有限公司 Display device and display panel thereof
CN103811558B (en) * 2012-11-06 2018-10-30 北京京东方光电科技有限公司 A thin film transistor and a manufacturing method of an array substrate and a display device
CN103050543A (en) * 2012-12-28 2013-04-17 青岛润鑫伟业科贸有限公司 Film transistor
CN103151368A (en) * 2013-02-05 2013-06-12 京东方科技集团股份有限公司 Array substrate and OLED (organic light emitting diode) display device
JP2014239173A (en) * 2013-06-10 2014-12-18 株式会社ジャパンディスプレイ Thin film transistor and display device using the same
CN103618004B (en) * 2013-10-16 2016-05-18 京东方科技集团股份有限公司 A thin film transistor and a manufacturing method of an array substrate and a display device
KR20150055334A (en) * 2013-11-13 2015-05-21 삼성디스플레이 주식회사 Thin film transistor, display substrate having the same and method of manufacturing a thin film transistor
US9082793B1 (en) * 2013-12-19 2015-07-14 Intermolecular, Inc. IGZO devices with reduced threshhold voltage shift and methods for forming the same
CN103730346B (en) * 2013-12-24 2016-08-31 京东方科技集团股份有限公司 A thin film transistor and its preparation method, an array substrate, a display device
CN103730475B (en) * 2013-12-26 2016-08-31 京东方科技集团股份有限公司 A method of manufacturing an array substrate, a display device
KR20150094951A (en) 2014-02-12 2015-08-20 삼성디스플레이 주식회사 Gate driving circuit and display device having the same
KR20150101487A (en) 2014-02-26 2015-09-04 삼성디스플레이 주식회사 Thin film transistor and method for fabricating the same
US9761732B2 (en) * 2015-02-25 2017-09-12 Snaptrack Inc. Tunnel thin film transistor with hetero-junction structure
KR20160122907A (en) 2015-04-14 2016-10-25 삼성디스플레이 주식회사 Stage circuit and scan driver using the same
JP6097808B2 (en) * 2015-10-15 2017-03-15 株式会社ジャパンディスプレイ The method of manufacturing a semiconductor device and a semiconductor device
KR101707039B1 (en) * 2016-03-21 2017-02-16 삼성디스플레이 주식회사 Display board
CN106711230A (en) * 2017-01-06 2017-05-24 西安科技大学 Thin film transistor
US20050173734A1 (en) 2002-05-22 2005-08-11 Hiroto Yoshioka Semiconductor device and display comprising same
KR20070031090A (en) 2005-09-14 2007-03-19 엘지.필립스 엘시디 주식회사 Method For Fabricating Thin Film Transistor And Method For Fabricating Liquid Crystal Display Device
US20070069209A1 (en) 2005-09-27 2007-03-29 Jae-Kyeong Jeong Transparent thin film transistor (TFT) and its method of manufacture
JP2007096126A (en) 2005-09-29 2007-04-12 Sharp Corp Transistor and electronic device
KR20070105925A (en) 2006-04-26 2007-10-31 엡슨 이미징 디바이스 가부시키가이샤 Electro-optical device, electronic apparatus, and method of manufacturing electro-optical device
WO2008069286A2 (en) 2006-12-05 2008-06-12 Canon Kabushiki Kaisha Display apparatus using oxide semiconductor and production method thereof
WO2008069056A1 (en) 2006-12-05 2008-06-12 Canon Kabushiki Kaisha Bottom gate type thin film transistor, method of manufacturing the same, and display apparatus
KR100635066B1 (en) * 2004-06-03 2006-10-16 삼성에스디아이 주식회사 an organic electrominescence display and method for fabricating the same
JP4936437B2 (en) 2006-09-19 2012-05-23 オリンパスイメージング株式会社 Zoom lens and an electronic imaging apparatus using the same
US7477457B2 (en) 2006-09-19 2009-01-13 Olympus Imaging Corp. Zoom lens system and electronic image pickup apparatus using the same
JP2008164653A (en) 2006-12-27 2008-07-17 Renesas Technology Corp Semiconductor integrated circuit for display control
2008-06-30 KR KR20080062418A patent/KR100963027B1/en active IP Right Grant
2009-01-13 US US12/352,851 patent/US8148779B2/en active Active
2009-02-27 JP JP2009046233A patent/JP5474374B2/en active Active
2009-03-25 EP EP20090250845 patent/EP2141743A1/en not_active Ceased
2009-05-05 CN CN 200910137879 patent/CN101621075B/en active IP Right Grant
2012-02-29 US US13/408,825 patent/US9035313B2/en active Active
KR20070035373A (en) 2005-09-27 2007-03-30 삼성에스디아이 주식회사 Transparent thin film transistor and manufacturing method thereof
CN1941299A (en) 2005-09-29 2007-04-04 株式会社半导体能源研究所 Semiconductor device and manufacturing method thereof
US20110163311A1 (en) 2005-09-29 2011-07-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor Device and Manufacturing Method Thereof
JP2008141119A (en) 2006-12-05 2008-06-19 Canon Inc Display device using oxide semiconductor and manufacturing method thereof
Korean Office Action dated May 27, 2010, issued in corresponding Korean Patent Application No. 10-2008-0062418.
Office Action dated May 10, 2011 issued by the European Patent Office for corresponding European Patent Application No. 09 250 845.6.
Office Action issued by Korean Intellectual Property Office in Korean Patent Application No. 10-2008-0062418 on Dec. 9, 2009.
Office Action issued in Chinese Patent Application No. 200910138568.9 on Jul. 13, 2010.
Search Report issued by the European Patent Office in European Patent Application No. 09251688.9-1528 on Aug. 26, 2009.
Search Report issued in European Patent Application No. 09250845.6 on Jul. 2, 2009.
U.S. Appl. No. 12/424,860, filed Apr. 16, 2009, Min-Kyu Kim et al., Samsung Mobile Display Co., Ltd.
US10074646B2 (en) 2008-09-12 2018-09-11 Semiconductor Energy Laboratory Co., Ltd. Display device
US8872171B2 (en) 2009-05-29 2014-10-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US9911856B2 (en) 2009-10-09 2018-03-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9721971B2 (en) 2009-12-04 2017-08-01 Semiconductor Energy Laboratory Co., Ltd. Display device and electronic device including the same
US20160020331A1 (en) * 2010-01-15 2016-01-21 Samsung Display Co., Ltd. Display substrate
US9159745B2 (en) * 2010-01-15 2015-10-13 Samsung Display Co., Ltd. Display substrate
US9520412B2 (en) 2010-02-11 2016-12-13 Samsung Display Co., Ltd. Thin film transistor panel having an etch stopper on semiconductor
US20150069392A1 (en) * 2010-06-18 2015-03-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9590112B2 (en) * 2010-06-18 2017-03-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9437747B2 (en) * 2012-06-15 2016-09-06 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor with multiple oxide semiconductor layers
US9190529B2 (en) 2012-11-15 2015-11-17 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor having four different gate electrodes
US9905695B2 (en) 2013-05-09 2018-02-27 Semiconductor Energy Laboratory Co., Ltd. Multi-layered oxide semiconductor transistor
US10128384B2 (en) 2013-05-20 2018-11-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9431547B2 (en) 2013-05-20 2016-08-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9837552B2 (en) 2013-05-20 2017-12-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US10109252B2 (en) 2015-01-21 2018-10-23 Samsung Display Co., Ltd. Gate driving circuit and a display device including the gate driving circuit
US10204924B2 (en) * 2016-01-12 2019-02-12 Boe Technology Group Co., Ltd. Thin film transistor, manufacturing method thereof, display substrate and display device
KR20100002504A (en) 2010-01-07
CN101621075B (en) 2013-02-13
US20120153278A1 (en) 2012-06-21
US9035313B2 (en) 2015-05-19
JP2010016348A (en) 2010-01-21
US20090321731A1 (en) 2009-12-31
JP5474374B2 (en) 2014-04-16
CN101621075A (en) 2010-01-06
EP2141743A1 (en) 2010-01-06
KR100963027B1 (en) 2010-06-10
JP5938136B2 (en) 2016-06-22 Semiconductor device
JP5766832B2 (en) 2015-08-19 Semiconductor device
JP5725698B2 (en) 2015-05-27 A thin film transistor using an amorphous oxide semiconductor and the amorphous oxide semiconductor
US20130062602A1 (en) 2013-03-14 Oxide Semiconductor Transistors And Methods Of Manufacturing The Same
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JEONG, JAE-KYEONG;JEONG, JONG-HAN;KIM, MIN-KYU;AND OTHERS;REEL/FRAME:022164/0973
Free format text: MERGER;ASSIGNOR:SAMSUNG MOBILE DISPLAY CO., LTD.;REEL/FRAME:028868/0413