Source: http://www.google.com/patents/US20040245649?dq=6373188
Timestamp: 2017-07-20 19:00:37
Document Index: 766971791

Matched Legal Cases: ['art. 11', 'art. 13', 'art 13', 'art 13', 'art 13', 'art 13', 'art 13', 'art 13', 'art 13', 'art 13', 'art 13', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 74', 'art 74', 'art 74', 'art 74', 'art 74', 'art 76', 'art 74', 'art 74', 'art 76', 'art 74', 'art 74', 'art 76', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 38', 'art 13', 'art 13', 'art 38', 'art 112']

Patent US20040245649 - Optical device, optical module, semiconductor apparatus and its ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsThe invention provides an optical device that enables a mutual electrical connection between the stacked semiconductor substrates to be realized with ease and high reliability and to provide for miniaturization. The optical device has a first semiconductor substrate having an optical part and a first...http://www.google.com/patents/US20040245649?utm_source=gb-gplus-sharePatent US20040245649 - Optical device, optical module, semiconductor apparatus and its manufacturing method, and electronic apparatusAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS20040245649 A1Publication typeApplicationApplication numberUS 10/823,652Publication dateDec 9, 2004Filing dateApr 14, 2004Priority dateApr 16, 2003Also published asUS7112863Publication number10823652, 823652, US 2004/0245649 A1, US 2004/245649 A1, US 20040245649 A1, US 20040245649A1, US 2004245649 A1, US 2004245649A1, US-A1-20040245649, US-A1-2004245649, US2004/0245649A1, US2004/245649A1, US20040245649 A1, US20040245649A1, US2004245649 A1, US2004245649A1InventorsNorio ImaokaOriginal AssigneeSeiko Epson CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (10), Referenced by (161), Classifications (40), Legal Events (3) External Links: USPTO, USPTO Assignment, EspacenetOptical device, optical module, semiconductor apparatus and its manufacturing method, and electronic apparatus
US 20040245649 A1Abstract
The invention provides an optical device that enables a mutual electrical connection between the stacked semiconductor substrates to be realized with ease and high reliability and to provide for miniaturization. The optical device has a first semiconductor substrate having an optical part and a first pad, a second semiconductor substrate having an integrated circuit and a second pad which is stacked under the first semiconductor substrate, a through-hole continuously extending through the first and the second semiconductor substrate, and a conductive part so formed as to include the inside of the through-hole. Images(9) Claims(30)
What is claimed is: 1. An optical device, comprising: a first semiconductor substrate having an optical part and a first pad; a second semiconductor substrate having an integrated circuit and a second pad being stacked under the first semiconductor; a through-hole continuously extending through the first and the second semiconductor substrate; and a conductive part disposed on an inside of the through-hole. 2. The optical device according to claim 1, the optical part being formed on a side of a surface of the first semiconductor substrate opposite to the second semiconductor substrate. 3. The optical device according to claim 1, the integrated circuit being formed on a side of a surface of the second semiconductor substrate opposite to the first semiconductor substrate. 4. The optical device according to any one of claim 1, the through-hole being formed so as to extend through at least one of the first and the second pad. 5. The optical device according to any one of claim 1, further comprising: an insulating layer formed on the inside of the through-hole, the conductive part being disposed on the insulating layer. 6. The optical device according to claim 1, the conductive part having an electrical connection on a side of a surface of the second semiconductor substrate opposite to the first semiconductor substrate. 7. The optical device according to claim 6, a pitch of the electrical connection being larger than a pitch of the second pad. 8. The optical device according to claim 6, further comprising: an external terminal provided on the electrical connection. 9. The optical device according to claim 6, further comprising: a resin layer formed on the side of the surface of the second semiconductor substrate opposite to the first semiconductor substrate, the electrical connection being formed on the resin layer. 10. The optical device according to claim 9, the resin layer being formed in an area overlapping the optical part. 11. The optical device according to claim 1, further comprising: an intermediate layer interposed between the first and the second semiconductor substrate. 12. The optical device according to claim 11, the intermediate layer including a metallic layer formed in an area overlapping the optical part. 13. The optical device according to claim 1, the optical part having a plurality of light-receiving elements. 14. The optical device according to claim 13, each of the plurality of light-receiving elements being arrayed for image sensing. 15. An optical module, further comprising: an optical device according to claim 1; a wiring substrate facing the second semiconductor substrate; and a substrate member holding a lens mounted on the wiring substrate and being provided above the first semiconductor substrate. 16. A semiconductor apparatus, comprising: a first semiconductor substrate having a first integrated circuit and a first pad; a second semiconductor substrate having a second integrated circuit and a second pad being stacked under the first semiconductor substrate; a through-hole continuously extending through the first and the second semiconductor substrate; and a conductive part disposed on an inside of the through-hole, the first integrated circuit being formed on a side of a surface of the first semiconductor substrate opposite to the second semiconductor substrate, and the second integrated circuit being formed on a side of a surface of the second semiconductor substrate opposite to the first semiconductor substrate. 17. The semiconductor apparatus according to claim 16, the through-hole being formed so as to extend through at least one of the first and the second pad. 18. The semiconductor apparatus according to claim 16, further comprising: an insulating layer formed on the inside of the through-hole, the conductive part being formed on the insulating layer. 19. The semiconductor apparatus according to claim 16, the conductive part having an electrical connection on the side of the surface of the second semiconductor substrate opposite to the first semiconductor substrate. 20. The semiconductor apparatus according to claim 19, a pitch of the electrical connection being larger than a pitch of the second pad. 21. The semiconductor apparatus according to claim 19, further comprising: an external terminal provided on the electrical connection. 22. The semiconductor apparatus according to claim 19, further comprising: a resin layer formed on the side of the surface of second semiconductor substrate opposite to the first semiconductor substrate, the electrical connection being formed on the resin layer. 23. An electronic apparatus, comprising: the optical device according to claim 1. 24. A manufacturing method of a semiconductor apparatus, comprising: stacking a first semiconductor substrate with a first integrated circuit and a first pad on a second semiconductor substrate with a second integrated circuit and a second pad; forming a through-hole continuously extending through the first and the second semiconductor substrate; and forming a conductive part disposed on an inside of the through-hole. 25. The manufacturing method of a semiconductor apparatus according to claim 24, the first integrated circuit being formed on a side of one surface of the first semiconductor substrate, and the second integrated circuit being formed on a side of one surface of the second semiconductor substrate, the first and the second semiconductor substrate being stacked in the stacking step such that another surface of one semiconductor substrate faces another surface of the other semiconductor substrate. 26. The manufacturing method of a semiconductor apparatus according to claim 24, the through-hole being so formed in the forming a through-hole step as to extend through at least one of the first and the second pad. 27. The manufacturing method of a semiconductor apparatus according to claim 24, further comprising: a step of forming an insulating layer on the inside of the through-hole prior to the forming a conductive part step, the conductive part being formed on the insulating layer in the forming a conductive part step. 28. The manufacturing method of a semiconductor apparatus according to claim 24, the conductive part being formed in the forming a conductive part step so as to have an electrical connection on the side of the surface of the second semiconductor substrate opposite to the first semiconductor substrate. 29. The manufacturing method of a semiconductor apparatus according to claim 28, the conductive part being formed in the forming a conductive part step so that a pitch of the electrical connection is larger than a pitch of the second pad. 30. The manufacturing method of a semiconductor apparatus according to claim 24, further comprising: forming a resin layer on the side of the surface of the second semiconductor substrate opposite to the first semiconductor substrate. Description
BRIEF DESCRIPTION OF THE DRAWINGS [0036] The invention will be described with reference to the accompanying drawings, wherein like numerals reference like elements, and wherein: [0037] [0037]FIG. 1 is a sectional view of an optical device according to a first embodiment of this invention; [0038] [0038]FIG. 2 is a plan view of an optical device according to a first embodiment of this invention; [0039] [0039]FIG. 3 is an expanded sectional view of an optical device according to a first embodiment of this invention; [0040] [0040]FIG. 4 is an exemplary diagram showing an optical module according to a first embodiment of this invention; [0041] [0041]FIG. 5(A) to FIG. 5(C) are exemplary diagrams showing a manufacturing method of a semiconductor apparatus according to a first embodiment of this invention; [0042] [0042]FIG. 6(A) to FIG. 6(C) are exemplary diagrams showing a manufacturing method of a semiconductor apparatus according to a first embodiment of this invention; [0043] [0043]FIG. 7(A) to FIG. 7(C) are exemplary diagrams showing a manufacturing method of a semiconductor apparatus according to a first embodiment of this invention; [0044] [0044]FIG. 8 is an exemplary diagram showing a manufacturing method of a semiconductor apparatus according to a first embodiment of this invention; [0045] [0045]FIG. 9 is an exemplary diagram showing a manufacturing method of a semiconductor apparatus according to a second embodiment of this invention; [0046] [0046]FIG. 10 is an exemplary diagram showing an electronic apparatus according to an embodiment of this invention; [0047] [0047]FIG. 11 is an exemplary diagram showing an electronic apparatus according to an embodiment of this invention; and [0048] [0048]FIG. 12(A) and FIG. 12(B) are exemplary diagrams showing an electronic apparatus according to an embodiment of this invention.
DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS [0049] Preferred embodiments of this invention will be described below with reference to the drawings. FIGS. 1, 2, 3 and 4 are drawings showing an optical device according to the first embodiment of this invention. FIG. 1 is a section of the optical device and a sectional view of FIG. 2 along line I-I. FIG. 2 is a plan view of the optical device. In FIG. 1 and FIG. 2, a portion of the optical device (photoresist layers 46, 48 and the like) is omitted. FIG. 3 is an expanded sectional view of the optical device. It is to be noted that although in this embodiment, the optical device will be described as an example of a semiconductor apparatus, a semiconductor apparatus according to this invention is not limited to the optical device. [0050] The optical device has a first and a second semiconductor substrate 10. The first semiconductor substrate 10 may be a semiconductor chip (for example, a silicon chip) or a semiconductor wafer (for example, a silicon wafer). The first semiconductor substrate 10 has a first integrated circuit 12. If the first semiconductor substrate 10 forms a rectangular parallelepiped, the first integrated circuit 12 is formed on either one of the surfaces (widest face) of the first semiconductor substrate. There is formed one independent first integrated circuit 12 on a semiconductor chip, and there are formed a plurality of independent integrated circuits 12 on a semiconductor wafer. The first semiconductor substrate 10 has a plurality of (a plurality of groups in a case of semiconductor wafers) first pads 14. At least one of the plurality of first pads 14 is electrically connected to the first semiconductor circuit. The first pads 14 may be exposed to a surface on which the first semiconductor circuit 12 on the first semiconductor substrate 10 is formed. The plurality of first pads 14 may be arrayed at an end (along at least one side (for example, two opposite sides or four opposite sides)) of the semiconductor substrate 10 (for example, a semiconductor chip). The plurality of first pads 14 may be arrayed in a manner of surrounding the first integrated circuit 12. The plurality of first pads 14 may be formed of an aluminum type or a steel type of metal. As FIG. 3 shows, passivation films 16 and 18 are formed in one or a plurality of layers on the first semiconductor substrate 10. The passivation films 16 and 18 may be formed of, for example, SiO2, SiN, a polyimide resin and the like. [0051] A second semiconductor substrate 20 has a second integrated circuit 22 and a second pad 24. There are formed passivation films 26 and 28 on the second semiconductor substrate 20. As FIG. 1 and FIG. 2 show, the shape of the second semiconductor substrate 20 (for example, a plane figure) may be identical to the shape of the first semiconductor 10. Other contents of the second semiconductor substrate 20 may be the same as the above-mentioned first semiconductor substrate 10. [0052] In this embodiment, the first semiconductor substrate 10 has an optical part 13. The optical part 13 is a part to which light enters or from which light is emitted. The optical part 13 converts optical energy and other energies (for example, electrical energy). Namely, the optical part 13 has at least one energy converter (not illustrated). The energy converter (a light-receiving element and a light-emitting device) is a part of the first integrated circuit 12. In this embodiment, the energy converter is the light-receiving element (for example, a photodiode). A plurality of light-receiving elements may be so disposed as to enable image sensing by corresponding to each of a plurality of pixels two-dimensionally arrayed. That is, the optical device may be an image sensor (for example, a CCD image sensor or a CMOS image sensor). [0053] The optical part 13 may be equipped with a plurality of micro-lenses 54. The micro-lenses 54 are provided corresponding to each of the plurality of the light-receiving elements, being capable of stopping down light incident to each light-receiving element. The micro-lenses 54 may be convex lenses. Although surfaces of the micro-lenses 54 may be of smooth curvature, so long as the surfaces can refract light, no restriction is imposed on the surface shape. The micro-lenses 54 are placed on the side of the surface on which the first integrated circuit 12 on the first semiconductor substrate 10 is formed. [0054] The optical part 13 may have a color filter (not illustrated). The color filter is provided corresponding to each of the plurality of the light-receiving elements. The color filter may be formed between the micro-lenses 54 and the light-receiving elements. For example, there may be provided a flattened layer (not illustrated) on the color filter with the micro-lenses 54 thereon. [0055] The first and second semiconductor substrates 10 and 20 are mutually stacked. In an example shown in FIG. 1, the first and the second semiconductor substrate 10 and 20 are stacked such that the surfaces of these semiconductor substrates opposite to the formed surfaces of the first and the second integrated circuit 12 and 22 face each other. In other words, the optical part 13 (or the first integrated circuit 12) is formed on the side of the surface of the first semiconductor substrate 10 opposite to the second integrated substrate 20, and the second integrated circuit 22 is formed on the side of the surface of the second integrated substrate 20 opposite to the first integrated substrate 10. In an example shown in FIG. 1, semiconductor chips are stacked and semiconductor wafers may be stacked. [0056] As FIG. 3 shows, there may be interposed an intermediate layer 30 between the first and the second semiconductor substrate 10 and 20. The intermediate layer 30 may be an adhesive layer. Namely, the first and the second semiconductor substrate 10 and 20 may be bonded to each other. The intermediate layer 30 may have an insulating property. [0057] A through-hole 32 is formed in the first and the second semiconductor substrate 10 and 20. In particular, the through-hole 32 extends continuously (integrally) through the first and the second semiconductor substrate 10 and 20. The inner wall surface of the through-hole may be perpendicular or slanted to the surface of either semiconductor substrate. A width (diameter) of the through-hole 32 may be constant or partially different. The sectional shape of the through-hole 32 may be circular as shown in FIG. 2 or angular. The through-hole 32 may so formed as to extend through at least one of the first and the second pad 14 and 24. For example, in a case of the first and the second pad 14 and 24 overlapping, the through-hole 32 may be formed in a position of extending through both the first and the second pad 14 and 24. Or if the first and the second pad 14 and 24 do not overlap, the through-hole 32 may be formed in a position of extending through either the first or the second pad 14 and 24. The through-hole 32 can have a sectional area less than the pad area and, for example, may extend through the center of the pad. It is to be noted that a plurality of through-holes 32 may be formed in a manner of surrounding the optical part 13 (or the first integrated circuit 12) and the second integrated circuit 22. [0058] One or a plurality of resin layers 36 (one layer in FIG. 3) are formed on the second semiconductor substrate 20. In particular, the resin layer 36 is formed on the side of the surface of the second semiconductor substrate 20 opposite to the first semiconductor substrate 10. The resin layer 36 is formed on the passivation films 26 and 28 by keeping away from the second pad 24. For example, the resin layer 36 may be formed within an area surrounded by a plurality of second pads 24. As shown in FIG. 1, the resin layer 36 may be formed in an area where the optical part 13 of the first semiconductor substrate 10 overlaps. By so doing, if the resin layer 36 has a light shielding property (property of shutting off at least part of light of a wavelength to which the light-receiving element reacts), it is possible to keep the generation of noise of the optical device under control, hence, it is desirable. The resin layer 36 may have a slanted side so as to make an end surface of the semiconductor substrate larger than a tip surface. The resin layer 36 may have a stress relaxing function. The resin layer 36 may be formed of a polyimide resin, a silicone denatured polyimide resin, an epoxy resin, a silicone denatured epoxy resin, benzocyclobutene (BCB), polybenzoxazole (PBO) and the like. The resin layer 36 may also be formed between the second semiconductor substrate 20 and an external terminal 50 to be explained later. [0059] A conductive part 38 is formed inside the through-hole 32. In particular, part of the conductive part is disposed inside the through-hole 32. The conductive part 38 may bury the through-hole 32. Or the conductive part 38 is formed inside the through-hole 32 and a through-aperture of a small diameter may be formed in a central portion of the through-hole 32. The conductive part 38 is electrically connected to at least one (both in FIG. 3) of the first and the second pad 14 and 24. In an example illustrated in FIG. 3, an insulating layer 34 is formed on the inside of the through-hole 32, and the conductive part 38 is formed on the insulating layer 34. By so doing, it is possible to prevent the electrical continuity between the conductive part 38 and a semiconductor portion (for example, a silicon portion) on the inside of the through-hole 32. The conductive part 38 may be formed in one or a plurality of layers. In an example shown in FIG. 3, the first and the second conductive layer 40 and 42 are included. [0060] The conductive part 38 has an electrical connection 44 with other electronic parts (for example, a wiring substrate 60 (refer to FIG. 4)). The electrical connection 44 may be formed on the second semiconductor substrate 20. In particular, the electrical connection 44 is formed on the side of the surface of the second semiconductor substrate 20 opposite to the first semiconductor substrate 10. The electrical connection 44 may be formed on the through-hole 32 and may overlap the second pad 24. The electrical connection 44 may be formed of a different material than other portions of the conductive part 38. For example, a plated layer (for example, gold plating) may be formed only on the surface of the electrical connection 44. The electrical connection 44 may be provided with the external terminal 50. The external terminal 50 may be of solder (for example, solder ball). [0061] A plurality of electrical connections 44 may be formed by keeping away from the through-hole 32. Namely, the conductive part 38 is formed as wiring on the surface of the second semiconductor substrate 20 and part of the wiring may be the electrical connection 44. A tip of the wiring may be the electrical connection 44. The electrical connection 44 may be formed on the resin layer 36. Namely, the conductive part 38 may extend to reach over the resin layer 36. By so doing, stress upon the electrical connection 44 (or the external terminal 50) may be relaxed by the resin layer 36. [0062] As shown in FIG. 2, a pitch of the electrical connections 44 with one another in the vicinity may be larger than a pitch of the second pads 24 with one another in the vicinity. Namely, pitch conversion may be performed. By so doing, for example, the plurality of electrical connections 44 may be disposed in an area expanding two-dimensionally and the degree of freedom of the setting position of the external terminal 50 improves. [0063] As shown in FIG. 3, photoresist layers 46 and 48 may be formed on the first and the second semiconductor substrate. The photoresist layers 46 and 48 have the insulating property. The photoresist layer 46 covers the conductive part 38 which is exposed to over the first semiconductor substrate 10 and the photoresist layer 48 covers the conductive part 38 which is exposed to over the second semiconductor substrate 20. However, the photoresist layer 48 is formed by keeping away from part of the conductive layer 38 (electrical connections 44). By using the photoresist layers 46 and 48, it is possible to prevent the oxidation, corrosion, and electrical defect of the conductive part 38. As an example of variation, the sides of the first and the second semiconductor substrate 10 and 20 may be covered with the photoresist layer. Further, the photoresist layer may be integrally formed over the external surfaces of the first and the second semiconductor substrate 10 and 20. [0064] A covering layer 52 may be formed on the photoresist layer 48. The covering layer 52 covers a base part (a lower end part) of the external terminal 50. As shown in FIG. 3, the covering layer 52 may be formed only on the surroundings of the external terminal 50. At least the base part of the external terminal 50 is reinforced with the covering layer 52. Namely, after the optical device is packed on a wiring substrate 60 (refer to FIG. 4), it is possible to disperse the concentration of stress to the external terminal 50 through the covering layer 52. [0065] According to a semiconductor apparatus (an optical device) of this embodiment, the first and the second semiconductor substrate 10 and 20 are electrically connected through the conductive part 38 in the through-hole 32 which extends continuously through these semiconductor substrates. Hence, it becomes possible to put the outer dimensions of the semiconductor apparatus (optical device) within a range of the outer dimensions of the stacked structure of the first and the second semiconductor substrate 10 and 20, thus enabling miniaturization to be achieved. Further, since the integrated circuits are formed on both surfaces of the semiconductor apparatus (the optical device), it is possible to accomplish, in pseudo terms, the same effect of a semiconductor apparatus having integrated circuits on both surfaces of one semiconductor substrate. Moreover, by selecting a combination of the first and the second semiconductor substrate 10 and 20, it is possible to realize a semiconductor apparatus having a variety of functions, thereby producing a very high degree of design freedom. [0066] [0066]FIG. 4 is a sectional view of an optical module including an optical device. The optical module may be an image sensor module. The optical module includes an optical device 1, a wiring substrate 60, and a substrate member 70. [0067] The wiring substrate 60 may be a rigid substrate or a flexible substrate. The wiring substrate 60 has a wiring pattern 62. The wiring pattern 62 may be formed by applying known technology, such as plating techniques and exposure techniques. The optical device 1 is mounted on the wiring substrate 60. In particular, the wiring substrate 60 is located opposite to the second semiconductor substrate 20, and the electrical connection 44 and the wiring pattern 62 are electrically connected. Solder (the external terminal 50 in FIG. 3) may be interposed between the two for joining. An underfill material (sealant) 64 may be set up between the optical device 1 and the wiring substrate 60. It is to be noted that no restriction is imposed on the electrical connection mode of the optical device 1 and the wiring substrate 60, so that an anisotropic conductive material such as an anisotropic conductive film (ACF) or an anisotropic conductive paste (ACP) may be employed or a connection mode through the contraction strength of an insulating resin may also be applied. [0068] The substrate member 70 is an armor of the optical device 1 and may be called a frame. It is desirable that the substrate member 70 is formed of a light shielding material (for example, a resin or a metal). The substrate member 70 may be formed by injection molding. The substrate 70 is attached to the wiring substrate 60 in a manner of surrounding the optical device 1. The substrate member 70 may be bonded to the wiring substrate 60 with an adhesive 88. The substrate member 70 holds a lens 72. The substrate member and the lens 72 may be called an imaging optical system. The substrate member 70 may be formed of, as explained later, a plurality of members which are mutually separable or may be integrally constructed with one member. [0069] The substrate member 70 includes a first and a second part 74 and 76. The lens 72 is attached to the first part 74. Namely, the first part 74 is a lens holder. In particular, the first part 74 has a first hole 78, and the lens 72 is held inside the first hole 78. The lens 72 may be fixed to inside the first hole 78 with a screw (not illustrated) formed inside the first part 74. The lens 72 is provided above the optical device 1 (for details, refer to the first semiconductor substrate 10). [0070] As shown in FIG. 4, the second part 76 has a second hole 80, and the first part 74 is held inside the second hole 80. The first and the second holder 78 and 80 comprise a through-hole in communication with each other. The optical device 1 may be placed inside the second hole 80. On the outside of the first part 74 and on the inside of the second hold 80 of the second part 76, there are formed the first and the second screw 82 and 84 which link the first and the second part 74 and 76 together. And by means of the first and the second screw 82 and 84, the first part 74 is made position-adjustable along the axial direction of the second hole 80 in the second part 76. In this way, focus of the lens 72 may be adjusted. [0071] The optical module includes an optical filter 86. The optical filter 86 may be a filter which transmits only light having a specific wavelength (for example, visible light) or a filter having a small loss with respect to light of a specific wavelength (for example, visible light). The optical filter 86 may be attached to the substrate member 70 (for example, the second hole 80). Or the lens 72 may be equipped with a function of the optical filter 86. In the optical filter 86, there is formed an optical function film such as an anti-reflection coat (AR coat) and an infrared shield coat (IR coat). [0072] From the end part of the wiring substrate 60, a flexible substrate 90 may extend. For example, through the flexible substrate 90, the wiring substrate 60 may be electrically connected to other circuit substrates (for example, mother board). Or the wiring substrate 60 may be a mother board. On the wiring substrate 60, there may be mounted other electronic parts (not illustrated). As electronic parts, there are active parts (semiconductor chips with an integrated circuit built in and the like), passive parts (resistors, capacitors and the like), functional parts (filters and other parts that change an input signal property), connection parts (flexible substrates, connectors, switches and the like), converters (parts converting input signals such as sensors into an energy system with different input signals) and the like. [0073] Since an optical module according to this embodiment has the above-mentioned optical device, it is possible to achieve miniaturization and high density. [0074] Next, as shown in FIG. 5(A) to FIG. 8, a manufacturing method of a semiconductor apparatus according to this embodiment will be described. The contents of the manufacturing method of the semiconductor apparatus include the contents obtained from the above-mentioned semiconductor apparatus. It is to be noted that the contents of the above-mentioned semiconductor apparatus include the contents obtained from the manufacturing method of the semiconductor apparatus. [0075] As shown in FIG. 5(A), the first and the second semiconductor substrate 10 and 20 are stacked. In particular, the first and the second semiconductor substrate 10 and 20 are stacked such that the surfaces of these substrates opposite to the formed surfaces of the first and the second integrated circuit 12 and 22 face each other. An intermediate layer 30 may be interposed between the first and the second semiconductor substrate 10 and 20. The intermediate layer 30 may be an adhesive layer, and the adhesive layer may be either in the form of paste or sheet. [0076] As an example of variation, the first and the second semiconductor substrates may be joined by anode bonding. In anode bonding, joining is performed by generating static attraction on the interface while the first and the second semiconductor substrate 10 and 20 are in the state of being heated at high temperature. In a case of between semiconductor substrates having the same materials (for example, between silicon substrates), because both have the identical coefficient of thermal expansion, when the temperature returns to normal, warpage of the interface of a joint due to divergence of the coefficient of thermal expansion may be prevented. Further, in this case, the intermediate layer 30 may be omitted, thereby making it possible to provide further miniaturization of a semiconductor apparatus. [0077] As shown in FIG. 5(A), the passivation film 16 is formed on a surface of the first semiconductor substrate 10 on which the first integrated circuit 12 is formed, and the first pad 14 is formed thereon. Further, the other passivation film 18 may be formed by keeping away from at least a part (for example, central part) of a surface of the first pad 14 After the passivation film is formed by covering the surface of the first pad 14, part thereof is subjected to etching and forming an opening 19, therefore, at least a part of the first pad 14 may be exposed from the opening 19. The same applies to the second semiconductor substrate 20, and at least part of the second pad 24 is exposed from an opening 29 of the passivation film 28. [0078] As shown in FIG. 5(B), a through-hole 32 is formed. In particular, the through-hole 32 is formed such that the through-hole 32 continuously extends through the first and the second semiconductor substrate 10 and 20 (integrally). The first and the second semiconductor substrate 10 and 20 may be simultanrously pierced through. If the intermediate layer 30 is to be interposed between the first and the second semiconductor substrate 10 and 20, the through-hole 32 also extends through the intermediate layer 30. For formation of the through-hole 32, for example, a laser (a YAG laser, a CO2 laser, an exima laser and the like) may be used, and etching (dry etching or wet etching) may be applied. The through-hole 32 may be so formed as to extend through at least one of the first and the second pad 14 and 24. In an example shown in FIG. 5(B), the through-hole 32 extends through each of a hole 15 of the first pad 14 and a hole 25 of the second pad 24. [0079] As shown in FIG. 5(C), an insulating layer 34 is formed on the inside of the through-hole 32. The insulating layer 34 is formed by supplying an insulating material to the through-hole 32. The insulating material is set up by a screen printing method, an ink jet printer method, chemical vapor deposition (CVD), a spray method or coating by a dispenser. The insulating layer is so formed as not to clog the through-hole 34. In an example shown in FIG. 5(C), the insulating layer 34 is formed such that at least part of each of the first and second pads 14 and 24 may be exposed. [0080] As shown in FIG. 6(A), a resin layer 36 is formed at the second semiconductor substrate 20 (to be specific, at the passivation films 26 and 28). The resin layer 36 may be subjected to patterning by applying photolithography techniques to a photosensitive resin or by etching a non-photosensitive resin. The resin layer 36 may be formed in an area overlapping the first integrated circuit 12. [0081] As shown in FIG. 6(B) to FIG. 7(A), a conductive part 38 is formed so as to include the inside of the through-hole 32. The conductive part 38 is formed by supplying a conductive material. The conductive material is set up by the screen printing method, the ink jet printer method, chemical vapor deposition (CVD), the spray method or coating by a dispenser. According to this embodiment, the conductive part 38 includes the first and the second conductive layer 40 and 42. [0082] First, as shown in FIG. 6(B), a first conductive layer 40 is formed. The first conductive layer 40 may at least include a barrier layer. The barrier layer is for preventing a material set up thereon from dispersing to the first and the second semiconductor substrate. The barrier layer may be formed of a material different from the material thereon (for example, TiW or TiN). The first conductive layer 40 may include a seed layer. The seed layer is formed after the barrier layer is formed. The seed layer may be formed of the same material as a material set up thereon (for example, Cu). The first conductive layer 40 is so set up as not to bury the inside of the through-hole 32. Namely, inside the through-hole 32, a through-aperture surrounded by the first conductive layer 40 may be formed. The first conductive layer 40 may be formed on the surfaces of the first and the second semiconductor substrate 10 and 20 and over the entire interior of the through-hole 32. Or, the first conductive layer 40 may be formed only on the insulating layer 34 inside the through-hole 32. The first conductive layer 40 may be so formed as to connect electrically to at least one of the first and the second pad 14 and 24. [0083] As shown in FIG. 6(C), a photoresist layer 92 for patterning the second conductive layer 42 may be formed. The photoresist layer 92 is in an inverted shape to a forming area of the conductive part 38 (refer to FIG. 2). And a conductive material is supplied to an opening part of the photoresist layer 92 to form the second conductive layer 42. The second conductive layer 42 may bury the through hole 32. [0084] Thereafter, as shown in FIG. 7(A), the photoresist layer 92 is removed and an unnecessary portion of the first conductive layer 40 is removed. In this way, it is possible to provide the electrical continuity of both surfaces of the optical device through the conductive part 38. The method of forming the conductive part 38 is not limited to the above-mentioned method. The conductive part 38 may be formed so as to have an electrical connection 44. The electrical connection 44 may be subjected to pitch conversion. The details are as mentioned above. [0085] As shown in FIG. 7(B), the photoresist layers 46 and 48 may be formed on the first and the second semiconductor substrate 10 and 20. The photoresist layer 48 has an opening 39 on the electrical connection 44. The photoresist layer 48 may be a solder photoresist. Thereafter, the external terminal 50 is formed at the electrical connection 44, forming a covering layer 52 to reinforce the base of the external terminal 50 (refer to FIG. 3). [0086] As shown in FIG. 8, if the first and the second semiconductor substrate 10 and 20 are semiconductor wafers, the through-hole 32 is formed corresponding to each of the first and the second semiconductor substrate 10 and 20, and the conductive part 38 is formed. Thereafter, the first and the second semiconductor substrate 10 and 20 may be cut (for example, dicing). For cutting, a cutter (for example, a dicer) 94 or a laser (for example, a CO2 laser, a YAG laser and the like) may be used. [0087] According to a manufacturing method of a semiconductor apparatus of this embodiment, after stacking the first and the second semiconductor substrate 10 and 20, the through-hole 32 continuously extending through these semiconductor substrates is formed and the conductive part 38 is so formed as to include the inside of the through-hole 32. Since the semiconductor apparatus having an integrated circuit on both surfaces is manufactured by stacking the first and the second semiconductor substrate 10 and 20, it is possible to keep cost under control and to improve reliability more than the method of forming an integrate circuit on both surfaces of a semiconductor substrate. Further, inasmuch as it is possible to form the through-hole 32 and the conductive part 38 in one package with the first and the second semiconductor substrate 10 and 20, the manufacturing process may be simplified. [0088] [0088]FIG. 9 is a diagram explaining a semiconductor apparatus according to the second embodiment of this invention. This embodiment may be applied to the above-mentioned optical device or optical module. FIG. 9 is a diagram explaining an intermediate layer interposed between the first and the second semiconductor substrate, and the first and the second semiconductor substrate are omitted. [0089] In this embodiment, the intermediate layer 110 may have a metallic layer (in FIG. 9, first and second metallic layers 120 and 130). The metallic layer may be used as a light shielding layer. If the first semiconductor substrate 10 has the optical part 13 (refer to FIG. 1), the metallic layer may be formed in an area overlapping the optical part 13. Since the metallic layer reflects light (having the light shielding property), it may cut any unnecessary light incident to the optical device and keep the generation of noise in the optical device under control. The intermediate layer 110 has an insulating layer (omitted in FIG. 9) on the surfaces above and below the metallic layer. The insulating layer may be an adhesive material. The metallic layer is formed by keeping away from a through-hole (through-hole 32 in FIG. 3), which is formed continuously through the first and the second semiconductor substrate 10 and 20, and may be electrically shut off from a conductive part (the conductive part 38 in FIG. 3). [0090] As shown in FIG. 9, the intermediate layer 110 may have a plurality of metallic layers (the first and the second metallic layer 120 and 130) and an insulating layer provided between respective metallic layers (omitted in FIG. 9). The first and the second metallic layer 120 and 130 are, at least, partly overlapping. And, at least one conductive part (for example, power supply terminal VDD) 112 is electrically connected to the first metallic layer 120 and, at least one other conductive part (for example, power supply terminal VSS) 114 is electrically connected to the second metallic layer 130. In particular, it is so designed that the conductive part 112 provides continuity to the first metallic layer 120 and no continuity to the second metallic layer 130 by passing through a hole 132. It is to be noted that other conductive parts (for example, input/output terminal) 116 are so designed not to provide continuity to the first and the second metallic layer 120 and 130 by passing through a hole 126 and a hole 136. According to this, an overlapping part of the first and the second metallic layer 120 and 130 becomes capacitance, hence, it is possible to improve the electric characteristics of a semiconductor apparatus (for example, an optical device). Further, since it is possible to place capacitance in the vicinity of the first and the second semiconductor substrate 10 and 20, a very remarkable high-frequency characteristic may be obtained. Furthermore, because it is possible to place the capacitance on the intermediate layer 110, a wasteful space is eliminated, thus contributing to further miniaturization of a semiconductor apparatus (an optical device or an optical module). [0091] An insulating layer between the first and the second metallic layer 120 and 130 may be, for example, a silicon oxide film, a silicon nitride film, or a thin film of a ferrodielectric substance. The insulating layer may be provided on the upper surface of the first metallic layer 120 and on the lower surface of the second metallic layer 130. The first and the second metallic layer 120 and 130 may be formed on the insulating layer by means of the sputtering method. The first and the second metallic layer 120 and 130 may be formed, for example, of a aluminum type or a copper type of metal. It is to be noted that after holes 124, 126, 134, and 136 are formed at specified sections, the first and the second metallic layer 120 and 130 may be interposed between the first and the second semiconductor substrate 10 and 20. [0092] Separately from an example shown in FIG. 9, the metallic layer may be formed in more than three layers. In this case, at least one conductive part may be electrically connected to respective metallic layers. By doing so, capacitance redoubles. Hence, it is possible to accomplish further improvement of electric characteristics. [0093] As an electronic apparatus according to an embodiment of this invention, a laptop personal computer 1000 shown in FIG. 10 has a camera 1100 in which the optical device, optical module or semiconductor apparatus is incorporated. Also, a digital camera 2000 shown in FIG. 11 includes the digital camera and the like. Furthermore, a mobile phone 3000 shown in FIG. 12(A) and FIG. 12(B) has a camera 3100 in which the optical device and the like are incorporated. [0094] It should be understood that this invention is not limited by the above embodiments, and that various changes and modifications are possible. For example, this invention includes virtually the same structure as the structure described in the embodiments (for example, the function, method, and result are of the same structure or the object and result are of the same structure). Further, this invention includes a structure which replaced a non-essential part of the structure described in the embodiments. Still further, this invention includes a structure which provides the same operation-effect as the structure described in the embodiments or a structure which may accomplish the same object. Moreover, this invention includes a structure which consists of the structure described in the embodiments with the addition of known techniques. Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4394712 *Mar 18, 1981Jul 19, 1983General Electric CompanyAlignment-enhancing feed-through conductors for stackable silicon-on-sapphire wafersUS5399898 *Nov 12, 1992Mar 21, 1995Lsi Logic CorporationMulti-chip semiconductor arrangements using flip chip diesUS5825080 *Dec 18, 1996Oct 20, 1998Atr Optical And Radio Communications Research LaboratoriesSemiconductor device provided with surface grounding conductor for covering surfaces of electrically insulating filmsUS6087719 *Apr 23, 1998Jul 11, 2000Kabushiki Kaisha ToshibaChip for multi-chip semiconductor device and method of manufacturing the sameUS6175141 *Dec 20, 1996Jan 16, 2001Dr. Johanne Heidenhain GmbhOpto-electronic sensor componentUS6569762 *Jun 11, 2002May 27, 2003Chartered Semiconductor Manufacturing Ltd.Three dimensional IC package moduleUS6608371 *Jul 11, 2001Aug 19, 2003Seiko Epson CorporationSemiconductor device and method of manufacturing the same, circuit board, and electronic equipmentUS6858872 *Jun 13, 2003Feb 22, 2005Seiko Epson CorporationOptical interconnection integrated circuit, method of manufacturing optical interconnection integrated circuit, electro-optical apparatus, and electronic apparatusUS6867496 *Sep 29, 2000Mar 15, 2005Seiko Epson CorporationInterconnect substrate, semiconductor device, methods of fabricating, inspecting, and mounting the semiconductor device, circuit board, and electronic instrumentUS20050051883 *Jun 8, 2004Mar 10, 2005Seiko Epson CorporationSemiconductor device and method of manufacturing the same, circuit board, and electronic instrument* Cited by examinerReferenced byCiting PatentFiling datePublication dateApplicantTitleUS7115961Aug 24, 2004Oct 3, 2006Micron Technology, Inc.Packaged microelectronic imaging devices and methods of packaging microelectronic imaging devicesUS7189954Jul 19, 2004Mar 13, 2007Micron Technology, Inc.Microelectronic imagers with optical devices and methods of manufacturing such microelectronic imagersUS7190039Feb 18, 2005Mar 13, 2007Micron Technology, Inc.Microelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagersUS7199439 *Jun 14, 2004Apr 3, 2007Micron Technology, Inc.Microelectronic imagers and methods of packaging microelectronic imagersUS7223626Aug 19, 2004May 29, 2007Micron Technology, Inc.Spacers for packaged microelectronic imagers and methods of making and using spacers for wafer-level packaging of imagersUS7232754Jun 29, 2004Jun 19, 2007Micron Technology, Inc.Microelectronic devices and methods for forming interconnects in microelectronic devicesUS7253390Apr 17, 2006Aug 7, 2007Micron Technology, Inc.Methods for packaging microelectronic imagersUS7253397Feb 23, 2004Aug 7, 2007Micron Technology, Inc.Packaged microelectronic imagers and methods of packaging microelectronic imagersUS7253957May 13, 2004Aug 7, 2007Micron Technology, Inc.Integrated optics units and methods of manufacturing integrated optics units for use with microelectronic imagersUS7262134Sep 1, 2005Aug 28, 2007Micron Technology, Inc.Microfeature workpieces and methods for forming interconnects in microfeature workpiecesUS7262405Jun 14, 2004Aug 28, 2007Micron Technology, Inc.Prefabricated housings for microelectronic imagersUS7265330Jun 28, 2006Sep 4, 2007Micron Technology, Inc.Microelectronic imagers with optical devices and methods of manufacturing such microelectronic imagersUS7271482Dec 30, 2004Sep 18, 2007Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methodsUS7276393Aug 26, 2004Oct 2, 2007Micron Technology, Inc.Microelectronic imaging units and methods of manufacturing microelectronic imaging unitsUS7288757Sep 1, 2005Oct 30, 2007Micron Technology, Inc.Microelectronic imaging devices and associated methods for attaching transmissive elementsUS7294897Jun 29, 2004Nov 13, 2007Micron Technology, Inc.Packaged microelectronic imagers and methods of packaging microelectronic imagersUS7300857Sep 2, 2004Nov 27, 2007Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafersUS7303931Feb 10, 2005Dec 4, 2007Micron Technology, Inc.Microfeature workpieces having microlenses and methods of forming microlenses on microfeature workpiecesUS7321455Jul 22, 2005Jan 22, 2008Micron Technology, Inc.Microelectronic devices and methods for packaging microelectronic devicesUS7341881Apr 24, 2006Mar 11, 2008Micron Technology, Inc.Methods of packaging and testing microelectronic imaging devicesUS7364934Aug 10, 2004Apr 29, 2008Micron Technology, Inc.Microelectronic imaging units and methods of manufacturing microelectronic imaging unitsUS7390687Oct 31, 2006Jun 24, 2008Micron Technology, Inc.Microelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagersUS7397066Aug 19, 2004Jul 8, 2008Micron Technology, Inc.Microelectronic imagers with curved image sensors and methods for manufacturing microelectronic imagersUS7402453Jul 28, 2004Jul 22, 2008Micron Technology, Inc.Microelectronic imaging units and methods of manufacturing microelectronic imaging unitsUS7416913Jul 16, 2004Aug 26, 2008Micron Technology, Inc.Methods of manufacturing microelectronic imaging units with discrete standoffsUS7417294Jan 17, 2007Aug 26, 2008Micron Technology, Inc.Microelectronic imaging units and methods of manufacturing microelectronic imaging unitsUS7429494Aug 24, 2004Sep 30, 2008Micron Technology, Inc.Microelectronic imagers with optical devices having integral reference features and methods for manufacturing such microelectronic imagersUS7439598Oct 19, 2006Oct 21, 2008Micron Technology, Inc.Microelectronic imaging unitsUS7448910Sep 1, 2005Nov 11, 2008Samsung Electronics Co., LtdDisplaying apparatusUS7452743Sep 1, 2005Nov 18, 2008Aptina Imaging CorporationMicroelectronic imaging units and methods of manufacturing microelectronic imaging units at the wafer levelUS7498606Jun 1, 2006Mar 3, 2009Micron Technology, Inc.Microelectronic imaging units and methods of manufacturing microelectronic imaging unitsUS7498647Jun 10, 2004Mar 3, 2009Micron Technology, Inc.Packaged microelectronic imagers and methods of packaging microelectronic imagersUS7504615Mar 27, 2007Mar 17, 2009Aptina Imaging CorporationMicroelectronic imagers with optical devices and methods of manufacturing such microelectronic imagersUS7511262Aug 22, 2005Mar 31, 2009Micron Technology, Inc.Optical device and assembly for use with imaging dies, and wafer-label imager assemblyUS7511374Jun 7, 2006Mar 31, 2009Aptina Imaging CorporationMicroelectronic imaging units having covered image sensorsUS7547877Jul 31, 2008Jun 16, 2009Micron Technology, Inc.Microelectronic imagers with integrated optical devices and methods for manufacturing such microelectronic imagersUS7583862Nov 26, 2003Sep 1, 2009Aptina Imaging CorporationPackaged microelectronic imagers and methods of packaging microelectronic imagersUS7646075Jul 7, 2005Jan 12, 2010Micron Technology, Inc.Microelectronic imagers having front side contactsUS7655507Apr 9, 2008Feb 2, 2010Micron Technology Inc.Microelectronic imaging units and methods of manufacturing microelectronic imaging unitsUS7663096Sep 11, 2007Feb 16, 2010Aptina Imaging CorporationMicroelectronic imaging devices and associated methods for attaching transmissive elementsUS7663221 *Jan 5, 2005Feb 16, 2010Samsung Electronics Co., Ltd.Package circuit board with a reduced number of pins and package including a package circuit board with a reduced number of pins and methods of manufacturing the sameUS7683458Oct 26, 2007Mar 23, 2010Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafersUS7691660Aug 15, 2007Apr 6, 2010Aptina Imaging CorporationMethods of manufacturing microelectronic imaging units on a microfeature workpieceUS7696588Jan 29, 2007Apr 13, 2010Aptina Imaging CorporationMicroelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagersUS7709776Feb 20, 2009May 4, 2010Aptina Imaging CorporationMicroelectronic imagers with optical devices and methods of manufacturing such microelectronic imagersUS7723741Jun 13, 2006May 25, 2010Aptina Imaging CorporationSpacers for packaged microelectronic imagers and methods of making and using spacers for wafer-level packaging of imagersUS7745939 *Aug 25, 2006Jun 29, 2010Shinko Electric Industries, Co., Ltd.Semiconductor device and method of manufacturing the sameUS7749899Jun 1, 2006Jul 6, 2010Micron Technology, Inc.Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpiecesUS7759751Apr 10, 2007Jul 20, 2010Sharp Kabushiki KaishaModule for optical apparatus and method of producing module for optical apparatusUS7759800May 9, 2006Jul 20, 2010Micron Technology, Inc.Microelectronics devices, having vias, and packaged microelectronic devices having viasUS7786574Feb 12, 2009Aug 31, 2010Aptina Imaging Corp.Microelectronic imaging unitsUS7795134Jun 28, 2005Sep 14, 2010Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluidsUS7795649Sep 20, 2007Sep 14, 2010Aptina Imaging CorporationMicrofeature workpieces having microlenses and methods of forming microlenses on microfeature workpiecesUS7829976Apr 6, 2009Nov 9, 2010Micron Technology, Inc.Microelectronic devices and methods for forming interconnects in microelectronic devicesUS7830018Sep 28, 2007Nov 9, 2010Micron Technology, Inc.Partitioned through-layer via and associated systems and methodsUS7842915May 26, 2009Nov 30, 2010Micron Technology, Inc.Microelectronic imagers with integrated optical devices and methods for manufacturing such microelectronic imagersUS7858420Jul 2, 2008Dec 28, 2010Micron Technology, Inc.Microelectronic imaging units and methods of manufacturing microelectronic imaging unitsUS7858429Sep 27, 2007Dec 28, 2010Round Rock Research, LlcPackaged microelectronic imagers and methods of packaging microelectronic imagersUS7863187Sep 1, 2005Jan 4, 2011Micron Technology, Inc.Microfeature workpieces and methods for forming interconnects in microfeature workpiecesUS7864245 *Apr 18, 2005Jan 4, 2011Samsung Techwin Co., Ltd.Camera module and method of manufacturing the sameUS7867806 *May 22, 2007Jan 11, 2011Flextronics Ap, LlcElectronic component structure and method of makingUS7884015Dec 6, 2007Feb 8, 2011Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methodsUS7902643Aug 31, 2006Mar 8, 2011Micron Technology, Inc.Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methodsUS7915736Aug 2, 2007Mar 29, 2011Micron Technology, Inc.Microfeature workpieces and methods for forming interconnects in microfeature workpiecesUS7956443Mar 17, 2010Jun 7, 2011Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafersUS7973411Nov 23, 2009Jul 5, 2011Micron Technology, Inc.Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methodsUS7993944Aug 22, 2008Aug 9, 2011Micron Technology, Inc.Microelectronic imagers with optical devices having integral reference features and methods for manufacturing such microelectronic imagersUS8008192Aug 23, 2010Aug 30, 2011Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluidsUS8021981 *Aug 30, 2006Sep 20, 2011Micron Technology, Inc.Redistribution layers for microfeature workpieces, and associated systems and methodsUS8035179Feb 2, 2009Oct 11, 2011Micron Technology, Inc.Packaged microelectronic imagers and methods of packaging microelectronic imagersUS8053857Dec 23, 2010Nov 8, 2011Round Rock Research, LlcPackaged microelectronic imagers and methods of packaging microelectronic imagersUS8084866Dec 10, 2003Dec 27, 2011Micron Technology, Inc.Microelectronic devices and methods for filling vias in microelectronic devicesUS8092734May 13, 2004Jan 10, 2012Aptina Imaging CorporationCovers for microelectronic imagers and methods for wafer-level packaging of microelectronics imagersUS8247907Feb 3, 2011Aug 21, 2012Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methodsUS8322031Sep 16, 2008Dec 4, 2012Micron Technology, Inc.Method of manufacturing an interposerUS8367538Oct 6, 2010Feb 5, 2013Micron Technology, Inc.Partitioned through-layer via and associated systems and methodsUS8390737 *Aug 20, 2010Mar 5, 2013Olympus CorporationImaging moduleUS8502353Jun 7, 2011Aug 6, 2013Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafersUS8536046Feb 1, 2013Sep 17, 2013Micron TechnologyPartitioned through-layer via and associated systems and methodsUS8536485Apr 28, 2006Sep 17, 2013Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpiecesUS8605208Apr 24, 2008Dec 10, 2013Digitaloptics CorporationSmall form factor modules using wafer level optics with bottom cavity and flip-chip assemblyUS8610279Jun 27, 2011Dec 17, 2013Micron Technologies, Inc.Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methodsUS8664562May 1, 2006Mar 4, 2014Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpiecesUS8669179Jul 11, 2013Mar 11, 2014Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafersUS8686313Sep 17, 2013Apr 1, 2014Micron Technology, Inc.System and methods for forming apertures in microfeature workpiecesUS8703518Sep 20, 2011Apr 22, 2014Micron Technology, Inc.Packaged microelectronic imagers and methods of packaging microelectronic imagersUS8748311Dec 27, 2011Jun 10, 2014Micron Technology, Inc.Microelectronic devices and methods for filing vias in microelectronic devicesUS8816463Jan 12, 2012Aug 26, 2014Round Rock Research, LlcWafer-level packaged microelectronic imagers having interconnects formed through terminalsUS9099539Mar 1, 2011Aug 4, 2015Micron Technology, Inc.Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methodsUS9118825 *Feb 10, 2009Aug 25, 2015Nan Chang O-Film Optoelectronics Technology Ltd.Attachment of wafer level opticsUS9214391Sep 19, 2008Dec 15, 2015Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methodsUS9231012 *Aug 1, 2007Jan 5, 2016Visera Technologies Company LimitedImage sensor packageUS9281241Aug 21, 2012Mar 8, 2016Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methodsUS9293367Aug 29, 2011Mar 22, 2016Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluidsUS9418970Dec 30, 2015Aug 16, 2016Micron Technology, Inc.Redistribution layers for microfeature workpieces, and associated systems and methodsUS9419032Aug 14, 2009Aug 16, 2016Nanchang O-Film Optoelectronics Technology LtdWafer level camera module with molded housing and method of manufacturingUS9452492Apr 1, 2014Sep 27, 2016Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpiecesUS9484324 *Jul 25, 2014Nov 1, 2016Rohm Co., Ltd.Method of manufacturing semiconductor deviceUS9484385Nov 23, 2015Nov 1, 2016Visera Technologies Company LimitedMethod for fabricating an image sensor packageUS9570350Jul 1, 2015Feb 14, 2017Micron Technology, Inc.Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methodsUS9653420Jun 9, 2014May 16, 2017Micron Technology, Inc.Microelectronic devices and methods for filling vias in microelectronic devicesUS20050110889 *Nov 26, 2003May 26, 2005Tuttle Mark E.Packaged microelectronic imagers and methods of packaging microelectronic imagersUS20050146018 *Jan 5, 2005Jul 7, 2005Kyung-Lae JangPackage circuit board and package including a package circuit board and method thereofUS20050184219 *Feb 23, 2004Aug 25, 2005Kirby Kyle K.Packaged microelectronic imagers and methods of packaging microelectronic imagersUS20050231626 *Jun 7, 2005Oct 20, 2005Micron Technology, Inc.Packaged microelectronic imagers and methods of packaging microelectronic imagersUS20050254133 *May 13, 2004Nov 17, 2005Salman AkramIntegrated optics units and methods of manufacturing integrated optics units for use with microelectronic imagersUS20050275048 *Jun 14, 2004Dec 15, 2005Farnworth Warren MMicroelectronic imagers and methods of packaging microelectronic imagersUS20050275049 *Jun 10, 2004Dec 15, 2005Kirby Kyle KPackaged microelectronic imagers and methods of packging microelectronic imagersUS20050275051 *Jun 14, 2004Dec 15, 2005Farnworth Warren MPrefabricated housings for microelectronic imagers and methods for packaging microelectronic imagersUS20050275750 *Jun 9, 2004Dec 15, 2005Salman AkramWafer-level packaged microelectronic imagers and processes for wafer-level packagingUS20050285154 *Jun 29, 2004Dec 29, 2005Salman AkramPackaged microelectronic imagers and methods of packaging microelectronic imagersUS20060014313 *Jul 16, 2004Jan 19, 2006Hall Frank LMicroelectronic imaging units and methods of manufacturing microelectronic imaging unitsUS20060024856 *Jul 28, 2004Feb 2, 2006Derderian James MMicroelectronic imaging units and methods of manufacturing microelectronic imaging unitsUS20060038183 *Aug 19, 2004Feb 23, 2006Oliver Steven DMicroelectronic imagers with curved image sensors and methods for manufacturing microelectronic imagersUS20060040421 *Aug 19, 2004Feb 23, 2006Farnworth Warren MSpacers for packaged microelectronic imagers and methods of making and using spacers for wafer-level packaging of imagersUS20060043262 *Aug 22, 2005Mar 2, 2006Micron Technology, Inc.Microelectronic imagers with integrated optical devices and methods for manufacturing such microelectronic imagersUS20060043509 *Aug 24, 2004Mar 2, 2006Watkins Charles MPackaged microelectronic imaging devices and methods of packaging microelectronic imaging devicesUS20060043512 *Aug 24, 2004Mar 2, 2006Oliver Steven DMicroelectronic imagers with optical devices having integral reference features and methods for manufacturing such microelectronic imagersUS20060043599 *Sep 2, 2004Mar 2, 2006Salman AkramThrough-wafer interconnects for photoimager and memory wafersUS20060044433 *Jul 7, 2005Mar 2, 2006Micron Technology, Inc.Microelectronic imagers having front side contacts and methods of packaging such microelectronic imagersUS20060046332 *Aug 26, 2004Mar 2, 2006Derderian James MMicroelectronic Imaging units and methods of manufacturing microelectronic imaging unitsUS20060103758 *Apr 18, 2005May 18, 2006Samsung Techwin Co., Ltd.Camera module and method of manufacturing the sameUS20060148250 *Dec 30, 2004Jul 6, 2006Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methodsUS20060175532 *Feb 8, 2005Aug 10, 2006Micron Technology, Inc.Microelectronic imaging units and methods of manufacturing microelectronic imaging unitsUS20060177959 *Feb 10, 2005Aug 10, 2006Micron Technology, Inc.Microfeature workpieces having microlenses and methods of forming microlenses on microfeature workpiecesUS20060186317 *Apr 17, 2006Aug 24, 2006Farnworth Warren MMethods for packaging microelectronic imagersUS20060186492 *Feb 18, 2005Aug 24, 2006Micron Technology, Inc.Microelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagersUS20060223207 *Jun 7, 2006Oct 5, 2006Derderian James MMicroelectronic imaging units and methods of manufacturing microelectronic imaging unitsUS20060234422 *Jun 13, 2006Oct 19, 2006Farnworth Warren MSpacers for packaged microelectronic imagers and methods of making and using spacers for wafer-level packaging of imagersUS20060240687 *Jun 26, 2006Oct 26, 2006Micron Technology, Inc.Slanted vias for electrical circuits on circuit boards and other substratesUS20060243889 *Jun 28, 2006Nov 2, 2006Farnworth Warren MMicroelectronic imagers with optical devices and methods of manufacturing such microelectronic imagersUS20060255418 *Apr 24, 2006Nov 16, 2006Watkins Charles MPackaged microelectronic imaging devices and methods of packaging microelectronic imaging deviceUS20060275941 *Jul 19, 2006Dec 7, 2006Oliver Steven DMethods for manufacturing microelectronic imagersUS20060289968 *Jun 28, 2005Dec 28, 2006Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluidsUS20070034979 *Oct 19, 2006Feb 15, 2007Derderian James MMicroelectronic imaging units and methods of manufacturing microelectronic imaging unitsUS20070045632 *Sep 1, 2005Mar 1, 2007Micron Technology, Inc.Microelectronic imaging units and methods of manufacturing microelectronic imaging units at the wafer levelUS20070045746 *Aug 25, 2006Mar 1, 2007Shinko Electric Industries Co., Ltd.Semiconductor device and method of manufacturing the sameUS20070096235 *Oct 31, 2006May 3, 2007Boettiger Ulrich CMicroelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagersUS20070148807 *Feb 14, 2007Jun 28, 2007Salman AkramMicroelectronic imagers with integrated optical devices and methods for manufacturing such microelectronic imagersUS20070176294 *Oct 5, 2004Aug 2, 2007Fujikura Ltd.Thorough wiring board and method of manufacturing the sameUS20080001068 *Sep 11, 2007Jan 3, 2008Farnworth Warren MMicroelectronic imaging devices and associated methods for attaching transmissive elementsUS20080017943 *Sep 20, 2007Jan 24, 2008Boettiger Ulrich CMicrofeature workpieces having microlenses and methods of forming microlenses on microfeature workpiecesUS20080020505 *Sep 27, 2007Jan 24, 2008Salman AkramPackaged microelectronic imagers and methods of packaging microelectronic imagersUS20080057620 *Aug 30, 2006Mar 6, 2008Micron Technology, Inc.Redistribution layers for microfeature workpieces, and associated systems and methodsUS20080206927 *May 22, 2007Aug 28, 2008Bhret GraydonElectronic component structure and method of makingUS20080211045 *Apr 10, 2007Sep 4, 2008Sharp Kabushik KaishaModule for optical apparatus and method of producing module for optical apparatusUS20080237443 *Jun 6, 2008Oct 2, 2008Oliver Steven DMicroelectronic imagers with curved image sensors and methods for manufacturing microelectronic imagersUS20080241985 *Apr 9, 2008Oct 2, 2008Derderian James MMicroelectronic imaging units and methods of manufacturing microelectronic imaging unitsUS20080252776 *Sep 26, 2007Oct 16, 2008Hon Hai Precision Industry Co., Ltd.Camera moduleUS20080268563 *Jul 2, 2008Oct 30, 2008Derderian James MMicroelectronic Imaging Units and Methods of Manufacturing Microelectronic Imaging UnitsUS20080293179 *Jul 31, 2008Nov 27, 2008Salman AkramMicroelectronic imagers with integrated optical devices and methods for manufacturing such microelectronic imagersUS20090032893 *Aug 1, 2007Feb 5, 2009Visera Technologies Company LimitedImage sensor package and fabrication method thereofUS20090148969 *Feb 12, 2009Jun 11, 2009Derderian James MMicroelectronic imaging unitsUS20090213262 *Feb 10, 2009Aug 27, 2009Flextronics Ap, LlcAttachment of wafer level opticsUS20100194465 *Feb 2, 2009Aug 5, 2010Ali SalihTemperature compensated current source and method thereforUS20100237452 *Mar 17, 2010Sep 23, 2010Kenichiro HagiwaraSemiconductor device and backside illumination solid-state imaging deviceUS20110043672 *Aug 20, 2010Feb 24, 2011Olympus CorporationImaging moduleUS20110089539 *Dec 23, 2010Apr 21, 2011Round Rock Research, LlcPackaged microelectronic imagers and methods of packaging microelectronic imagersUS20140335659 *Jul 25, 2014Nov 13, 2014Rohm Co., Ltd.Method of manufacturing semiconductor deviceEP2472579A1 *Mar 10, 2011Jul 4, 2012Baumer Innotec AGContacting of construction elements on substratesWO2007027880A3 *Aug 31, 2006Jan 17, 2008Micron Technology IncMicroelectronic imaging units and methods of manufacturing microelectronic imaging units at the wafer level* Cited by examinerClassifications U.S. Classification257/774, 257/E31.114, 257/E31.128, 257/E25.032International ClassificationH04N5/372, H04N5/357, H04N5/335, H04N5/374, H04N5/225, H01L27/14, H01L31/02, H01L23/12, H01L31/0232, H04N101/00, H01L25/16, H01L27/146, H01S3/08Cooperative ClassificationH01L31/02327, H01L2924/00014, H01L2224/05548, H01L2224/05008, H01L2224/05009, H01L2224/05001, H01L2224/05025, H01L2224/16225, H04N5/2257, H01L27/1469, H01L25/167, H01L27/14636, H01L27/14618, H01L27/14627, H01L31/02019, H01L27/14634European ClassificationH04N5/225M, H01L31/0232, H01L27/146A16, H01L27/146V8, H01L31/02H2, H01L25/16L, H01L27/146A6Legal EventsDateCodeEventDescriptionAug 5, 2004ASAssignmentOwner name: SEIKO EPSON CORPORATION, JAPANFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:IMAOKA, NORIO;REEL/FRAME:015052/0315Effective date: 20040604Mar 11, 2010FPAYFee paymentYear of fee payment: 4Feb 26, 2014FPAYFee paymentYear of fee payment: 8RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services