Source: http://www.google.com/patents/US6243300?dq=7,339,580
Timestamp: 2015-02-27 15:37:20
Document Index: 238758240

Matched Legal Cases: ['application No. 09', 'application No. 09', 'application No. 60', 'application No. 60', 'application No. 60', 'application No. 60']

Patent US6243300 - Substrate hole injection for neutralizing spillover charge generated during ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inAdvanced Patent SearchPatentsA method of erasing a memory cell that includes a first region and a second region with a channel therebetween that has spillover electrons and a gate above the channel, and a charge trapping region that contains a first amount of charge. The method includes generating neutralizing holes in the substrate,...http://www.google.com/patents/US6243300?utm_source=gb-gplus-sharePatent US6243300 - Substrate hole injection for neutralizing spillover charge generated during programming of a non-volatile memory cellAdvanced Patent SearchPublication numberUS6243300 B1Publication typeGrantApplication numberUS 09/505,259Publication dateJun 5, 2001Filing dateFeb 16, 2000Priority dateFeb 16, 2000Fee statusPaidPublication number09505259, 505259, US 6243300 B1, US 6243300B1, US-B1-6243300, US6243300 B1, US6243300B1InventorsRavi S. SunkavalliOriginal AssigneeAdvanced Micro Devices, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (30), Non-Patent Citations (7), Referenced by (114), Classifications (12), Legal Events (8) External Links: USPTO, USPTO Assignment, EspacenetSubstrate hole injection for neutralizing spillover charge generated during programming of a non-volatile memory cell
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4173766Sep 16, 1977Nov 6, 1979Fairchild Camera And Instrument CorporationInsulated gate field-effect transistor read-only memory cellUS4291390 *Sep 28, 1979Sep 22, 1981Massachusetts Institute Of TechnologyAnalog solid state memoryUS4569122Mar 9, 1983Feb 11, 1986Advanced Micro Devices, Inc.Method of forming a low resistance quasi-buried contactUS4974055May 1, 1989Nov 27, 1990Advanced Micro Devices, Inc.Self-aligned interconnects for semiconductor devicesUS5077691Oct 23, 1989Dec 31, 1991Advanced Micro Devices, Inc.Flash EEPROM array with negative gate voltage erase operationUS5280446Jun 8, 1992Jan 18, 1994Bright Microelectronics, Inc.Flash eprom memory circuit having source side programmingUS5349221Oct 20, 1992Sep 20, 1994Rohm Co., Ltd.Semiconductor memory device and method of reading out information for the sameUS5561620Jul 31, 1995Oct 1, 1996Advanced Micro Devices, Inc.Flash EEPROM array with floating substrate erase operationUS5598369Jun 7, 1995Jan 28, 1997Advanced Micro Devices, Inc.Flash EEPROM array with floating substrate erase operationUS5635415Nov 30, 1994Jun 3, 1997United Microelectronics CorporationMethod of manufacturing buried bit line flash EEPROM memory cellUS5675537Aug 22, 1996Oct 7, 1997Advanced Micro Devices, Inc.Erase method for page mode multiple bits-per-cell flash EEPROMUS5708588Jun 5, 1995Jan 13, 1998Advanced Micro Devices, Inc.Flash EEPROM memory with improved discharged speed using substrate bias and method thereforUS5739569 *Aug 21, 1996Apr 14, 1998Texas Instruments IncorporatedNon-volatile memory cell with oxide and nitride tunneling layersUS5768192Jul 23, 1996Jun 16, 1998Saifun Semiconductors, Ltd.Non-volatile semiconductor memory cell utilizing asymmetrical charge trappingUS5790456May 9, 1997Aug 4, 1998Advanced Micro Devices, Inc.Multiple bits-per-cell flash EEPROM memory cells with wide program and erase Vt windowUS5805502Feb 4, 1997Sep 8, 1998Advanced Micro Devices, Inc.System for constant field erasure in a FLASH EPROMUS5814853Jan 22, 1996Sep 29, 1998Advanced Micro Devices, Inc.Sourceless floating gate memory device and method of storing dataUS5825686Feb 5, 1996Oct 20, 1998Siemens AktiengesellschaftMulti-value read-only memory cell having an improved signal-to-noise ratioUS5856946Apr 9, 1997Jan 5, 1999Advanced Micro Devices, Inc.Memory cell programming with controlled current injectionUS5875130May 27, 1998Feb 23, 1999Advanced Micro DevicesMethod for programming flash electrically erasable programmable read-only memoryUS5888867Feb 13, 1998Mar 30, 1999Advanced Micro Devices, Inc.Non-uniform threshold voltage adjustment in flash eproms through gate work function alterationUS5901090May 27, 1998May 4, 1999Advanced Micro DevicesMethod for erasing flash electrically erasable programmable read-only memory (EEPROM)US5907781Mar 27, 1998May 25, 1999Advanced Micro Devices, Inc.Process for fabricating an integrated circuit with a self-aligned contactUS5981995Jun 13, 1997Nov 9, 1999Advanced Micro Devices, Inc.Static random access memory cell having buried sidewall transistors, buried bit lines, and buried vdd and vss nodesUS6011721Aug 12, 1998Jan 4, 2000Advanced Micro DevicesMethod for sensing state of erasure of a flash electrically erasable programmable read-only memory (EEPROM)US6015740Feb 10, 1997Jan 18, 2000Advanced Micro Devices, Inc.Method of fabricating CMOS devices with ultra-shallow junctions and reduced drain areaUS6025240Dec 18, 1997Feb 15, 2000Advanced Micro Devices, Inc.Method and system for using a spacer to offset implant damage and reduce lateral diffusion in flash memory devicesUS6052310Aug 12, 1998Apr 18, 2000Advanced Micro DevicesMethod for tightening erase threshold voltage distribution in flash electrically erasable programmable read-only memory (EEPROM)GB2157489A Title not availableWO1999007000A2Aug 2, 1998Feb 11, 1999Boaz EitanTwo bit eeprom using asymmetrical charge trapping* Cited by examinerNon-Patent CitationsReference1T.Y. Chan et al., "a True Single-Transistor Oxide-Nitride-Oxide EEPROM Device," IEEE Electron Device Letters, vol. EDL-8, No. 3, Mar. 1987, pp. 93-95.2U.S. application No. 09/504,695, Derhacobian et al., filed Feb. 16, 2000.3U.S. application No. 09/504,696, Derhacobian et al., filed Feb. 16, 2000.4U.S. application No. 60/182,752, Wang et al., filed Feb. 16, 2000.5U.S. application No. 60/182,753, Wang et al., filed Feb. 16, 2000.6U.S. application No. 60/182,821, Wang et al., filed Feb. 16, 2000.7U.S. application No. 60/185,727, Thurgate et al., filed Feb. 29, 2000.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS6381179 *Sep 7, 2000Apr 30, 2002Advanced Micro Devices, Inc.Using a negative gate erase to increase the cycling endurance of a non-volatile memory cell with an oxide-nitride-oxide (ONO) structureUS6459618 *Jun 13, 2001Oct 1, 2002Advanced Micro Devices, Inc.Method of programming a non-volatile memory cell using a drain biasUS6618290 *Jun 13, 2001Sep 9, 2003Advanced Micro Devices, Inc.Method of programming a non-volatile memory cell using a baking processUS6727548 *Nov 18, 2002Apr 27, 2004Progressant Technologies, Inc.Negative differential resistance (NDR) element and memory with reduced soft error rateUS6804136 *Jun 21, 2002Oct 12, 2004Micron Technology, Inc.Write once read only memory employing charge trapping in insulatorsUS6830963Oct 9, 2003Dec 14, 2004Micron Technology, Inc.Fully depleted silicon-on-insulator CMOS logicUS6842370May 4, 2004Jan 11, 2005Micron Technology, Inc.Vertical NROM having a storage density of 1 bit per 1F2US6853035Apr 26, 2004Feb 8, 2005Synopsys, Inc.Negative differential resistance (NDR) memory device with reduced soft error rateUS6853587Jun 21, 2002Feb 8, 2005Micron Technology, Inc.Vertical NROM having a storage density of 1 bit per 1F2US6861707 *Apr 26, 2004Mar 1, 2005Progressant Technologies, Inc.Negative differential resistance (NDR) memory cell with reduced soft error rateUS6873550Aug 7, 2003Mar 29, 2005Micron Technology, Inc.Method for programming and erasing an NROM cellUS6878991Jan 30, 2004Apr 12, 2005Micron Technology, Inc.Vertical device 4F2 EEPROM memoryUS6882001Feb 20, 2003Apr 19, 2005Stmicroelectronics S.R.L.Electrically-programmable non-volatile memory cellUS6888739Jun 21, 2002May 3, 2005Micron Technology Inc.Nanocrystal write once read only memory for archival storageUS6898128 *Jul 18, 2003May 24, 2005Freescale Semiconductor, Inc.Programming of a memory with discrete charge storage elementsUS6906953Oct 8, 2003Jun 14, 2005Micron Technology, Inc.Vertical NROM having a storage density of 1 bit per 1F2US6952362Feb 27, 2004Oct 4, 2005Micron Technology, Inc.Ferroelectric write once read only memory for archival storageUS6952366Feb 10, 2004Oct 4, 2005Micron Technology, Inc.NROM flash memory cell with integrated DRAMUS6970370Jun 21, 2002Nov 29, 2005Micron Technology, Inc.Ferroelectric write once read only memory for archival storageUS6977412Sep 5, 2003Dec 20, 2005Micron Technology, Inc.Trench corner effect bidirectional flash memory cellUS6979857Nov 21, 2003Dec 27, 2005Micron Technology, Inc.Apparatus and method for split gate NROM memoryUS6990016Jul 2, 2004Jan 24, 2006Progressant Technologies, Inc.Method of making memory cell utilizing negative differential resistance devicesUS6996009Jun 21, 2002Feb 7, 2006Micron Technology, Inc.NOR flash memory cell with high storage densityUS7016224Jul 2, 2004Mar 21, 2006Tsu-Jae KingTwo terminal silicon based negative differential resistance deviceUS7050330May 10, 2004May 23, 2006Micron Technology, Inc.Multi-state NROM deviceUS7060524Oct 15, 2004Jun 13, 2006Progressant Technologies, Inc.Methods of testing/stressing a charge trapping deviceUS7072213Jun 23, 2005Jul 4, 2006Micron Technology, Inc.NROM flash memory cell with integrated DRAMUS7072217Feb 24, 2004Jul 4, 2006Micron Technology, Inc.Multi-state memory cell with asymmetric charge trappingUS7075146Feb 24, 2004Jul 11, 2006Micron Technology, Inc.4F2 EEPROM NROM memory arrays with vertical devicesUS7075831Apr 6, 2005Jul 11, 2006Micron Technology, Inc.Method for erasing an NROM cellUS7075832Apr 6, 2005Jul 11, 2006Micron Technology, Inc.Method for erasing an NROM cellUS7078770Sep 27, 2004Jul 18, 2006Micron Technology, Inc.Fully depleted silicon-on-insulator CMOS logicUS7085170Aug 7, 2003Aug 1, 2006Micron Technology, Ind.Method for erasing an NROM cellUS7088619Feb 1, 2005Aug 8, 2006Micron Technology, Inc.Method for programming and erasing an NROM cellUS7095075Jul 1, 2003Aug 22, 2006Micron Technology, Inc.Apparatus and method for split transistor memory having improved enduranceUS7098472Sep 15, 2005Aug 29, 2006Progressant Technologies, Inc.Negative differential resistance (NDR) elements and memory device using the sameUS7102191Mar 24, 2004Sep 5, 2006Micron Technologies, Inc.Memory device with high dielectric constant gate dielectrics and metal floating gatesUS7112494Aug 31, 2004Sep 26, 2006Micron Technology, Inc.Write once read only memory employing charge trapping in insulatorsUS7113429Dec 6, 2004Sep 26, 2006Micron Technology, Inc.Nor flash memory cell with high storage densityUS7133315Dec 18, 2003Nov 7, 2006Micron Technology, Inc.Write once read only memory employing charge trapping in insulatorsUS7154140Jun 21, 2002Dec 26, 2006Micron Technology, Inc.Write once read only memory with large work function floating gatesUS7154778Feb 14, 2005Dec 26, 2006Micron Technology, Inc.Nanocrystal write once read only memory for archival storageUS7157769Dec 18, 2003Jan 2, 2007Micron Technology, Inc.Flash memory having a high-permittivity tunnel dielectricUS7157771Jan 27, 2005Jan 2, 2007Micron Technology, Inc.Vertical device 4F2 EEPROM memoryUS7161217Jul 25, 2005Jan 9, 2007Micron Technology, Inc.Trench corner effect bidirectional flash memory cellUS7184315Nov 4, 2003Feb 27, 2007Micron Technology, Inc.NROM flash memory with self-aligned structural charge separationUS7202523Nov 17, 2003Apr 10, 2007Micron Technology, Inc.NROM flash memory devices on ultrathin siliconUS7220634Dec 16, 2003May 22, 2007Micron Technology, Inc.NROM memory cell, memory array, related devices and methodsUS7221017Jul 8, 2002May 22, 2007Micron Technology, Inc.Memory utilizing oxide-conductor nanolaminatesUS7221018Feb 10, 2004May 22, 2007Micron Technology, Inc.NROM flash memory with a high-permittivity gate dielectricUS7227787May 1, 2006Jun 5, 2007Micron Technology, Inc.Method for erasing an NROM cellUS7230848May 5, 2005Jun 12, 2007Micron Technology, Inc.Vertical NROM having a storage density of 1 bit per 1F2US7238599Mar 9, 2006Jul 3, 2007Micron Technology, Inc.Multi-state NROM deviceUS7241654Dec 17, 2003Jul 10, 2007Micron Technology, Inc.Vertical NROM NAND flash memory arrayUS7244987Aug 25, 2005Jul 17, 2007Micron Technology, Inc.NROM flash memory devices on ultrathin siliconUS7257022Dec 14, 2006Aug 14, 2007Micron Technology, Inc.Nanocrystal write once read only memory for archival storageUS7268031Aug 11, 2005Sep 11, 2007Micron Technology, Inc.Memory device with high dielectric constant gate dielectrics and metal floating gatesUS7269071Feb 2, 2006Sep 11, 2007Micron Technology, Inc.NROM memory cell, memory array, related devices and methodsUS7269072Feb 2, 2006Sep 11, 2007Micron Technology, Inc.NROM memory cell, memory array, related devices and methodsUS7272045Jan 25, 2006Sep 18, 2007Micron Technology, Inc.Method for programming and erasing an NROM cellUS7274068May 6, 2004Sep 25, 2007Micron Technology, Inc.Ballistic direct injection NROM cell on strained silicon structuresUS7276413Aug 25, 2005Oct 2, 2007Micron Technology, Inc.NROM flash memory devices on ultrathin siliconUS7276762Aug 25, 2005Oct 2, 2007Micron Technology, Inc.NROM flash memory devices on ultrathin siliconUS7277321Nov 15, 2006Oct 2, 2007Micron Technology, Inc.Method for programming and erasing an NROM cellUS7282762Jul 29, 2005Oct 16, 2007Micron Technology, Inc.4F2 EEPROM NROM memory arrays with vertical devicesUS7283394Jul 25, 2005Oct 16, 2007Micron Technology, Inc.Trench corner effect bidirectional flash memory cellUS7285821Jul 25, 2005Oct 23, 2007Micron Technology, Inc.Trench corner effect bidirectional flash memory cellUS7301804Feb 2, 2006Nov 27, 2007Micro Technology, Inc.NROM memory cell, memory array, related devices and methodsUS7319613May 1, 2006Jan 15, 2008Micron Technology, Inc.NROM flash memory cell with integrated DRAMUS7329920Jul 25, 2005Feb 12, 2008Micron Technology, Inc.Trench corner effect bidirectional flash memory cellUS7332773Aug 1, 2006Feb 19, 2008Micron Technology, Inc.Vertical device 4F2 EEPROM memoryUS7339239Jul 19, 2006Mar 4, 2008Micron Technology, Inc.Vertical NROM NAND flash memory arrayUS7348237Dec 6, 2004Mar 25, 2008Micron Technology, Inc.NOR flash memory cell with high storage densityUS7358562Mar 29, 2007Apr 15, 2008Micron Technology, Inc.NROM flash memory devices on ultrathin siliconUS7371642Mar 9, 2006May 13, 2008Micron Technology, Inc.Multi-state NROM deviceUS7378316Mar 29, 2007May 27, 2008Micron Technology, Inc.Method for fabricating semiconductor vertical NROM memory cellsUS7476586Jul 20, 2006Jan 13, 2009Micron Technology, Inc.NOR flash memory cell with high storage densityUS7479428Aug 22, 2005Jan 20, 2009Leonard ForbesNROM flash memory with a high-permittivity gate dielectricUS7480186Jan 11, 2007Jan 20, 2009Micron Technology, Inc.NROM flash memory with self-aligned structural charge separationUS7489545Jul 25, 2006Feb 10, 2009Micron Technology, Inc.Memory utilizing oxide-nitride nanolaminatesUS7494873Jul 25, 2006Feb 24, 2009Micron Technology, Inc.Memory utilizing oxide-nitride nanolaminatesUS7528037Aug 22, 2005May 5, 2009Micron Technology, Inc.Flash memory having a high-permittivity tunnel dielectricUS7535048Feb 2, 2006May 19, 2009Micron Technology, Inc.NROM memory cell, memory array, related devices and methodsUS7535054Jul 25, 2005May 19, 2009Micron Technology, Inc.Trench corner effect bidirectional flash memory cellUS7541242Feb 2, 2006Jun 2, 2009Micron Technology, Inc.NROM memory cell, memory array, related devices and methodsUS7550339Aug 8, 2007Jun 23, 2009Micron Technology, Inc.Memory device with high dielectric constant gate dielectrics and metal floating gatesUS7577027May 11, 2006Aug 18, 2009Micron Technology, Inc.Multi-state memory cell with asymmetric charge trappingUS7583534Aug 31, 2005Sep 1, 2009Micron Technolgy, Inc.Memory utilizing oxide-conductor nanolaminatesUS7586144Jun 19, 2006Sep 8, 2009Micron Technology, Inc.Memory device with high dielectric constant gate dielectrics and metal floating gatesUS7616482May 11, 2006Nov 10, 2009Micron Technology, Inc.Multi-state memory cell with asymmetric charge trappingUS7639528Aug 3, 2007Dec 29, 2009Micron Technology, Inc.Nanocrystal write once read only memory for archival storageUS7639530Nov 15, 2006Dec 29, 2009Micron Technology, Inc.Method for programming and erasing an NROM cellUS7683424May 23, 2006Mar 23, 2010Micron Technology, Inc.Ballistic direct injection NROM cell on strained silicon structuresUS7719046May 3, 2006May 18, 2010Micron Technology, Inc.Apparatus and method for trench transistor memory having different gate dielectric thicknessUS7750389Feb 2, 2006Jul 6, 2010Micron Technology, Inc.NROM memory cell, memory array, related devices and methodsUS7768058May 5, 2008Aug 3, 2010Micron Technology, Inc.NROM flash memory devices on ultrathin siliconUS7847344Jul 8, 2002Dec 7, 2010Micron Technology, Inc.Memory utilizing oxide-nitride nanolaminatesUS7859046Aug 21, 2007Dec 28, 2010Micron Technology, Inc.Ballistic direct injection NROM cell on strained silicon structuresUS7911837Oct 19, 2009Mar 22, 2011Micron Technology, Inc.Multi-state memory cell with asymmetric charge trappingUS7915669Jul 2, 2010Mar 29, 2011Micron Technology, Inc.NROM flash memory devices on ultrathin siliconUS7973370Mar 28, 2006Jul 5, 2011Micron Technology, Inc.Fully depleted silicon-on-insulator CMOS logicUS7986555Nov 20, 2009Jul 26, 2011Micron Technology, Inc.Method for programming and erasing an NROM cellUS8036027 *Dec 18, 2009Oct 11, 2011Macronix International Co., Ltd.Semiconductor device and memoryUS8076714Aug 11, 2009Dec 13, 2011Micron Technology, Inc.Memory device with high dielectric constant gate dielectrics and metal floating gatesUS8174081May 3, 2011May 8, 2012Micron Technology, Inc.Fully depleted silicon-on-insulator CMOS logicUS8183625Mar 18, 2011May 22, 2012Micron Technology, Inc.NROM flash memory devices on ultrathin siliconUS8188533Nov 20, 2009May 29, 2012Micron Technology, Inc.Write once read only memory employing charge trapping in insulatorsUS8441056Jun 8, 2010May 14, 2013Micron Technology, Inc.NROM memory cell, memory array, related devices and methodsCN100538899CJul 13, 2004Sep 9, 2009飞思卡尔半导体公司Memory with discrete charge storage elements and programming method thereofDE10227551B4 *Jun 14, 2002Oct 4, 2007Samsung Electronics Co., Ltd., SuwonSpeicherl�schverfahrenDE102007003534A1Jan 24, 2007Aug 7, 2008Qimonda AgMemory cell e.g. non-volatile two-bit-Trapping layer-memory cell, operating method for e.g. memory card, involves applying voltage between gate electrode and substrate section such that charge carrier is injected into memory elementEP1339068A1 *Feb 20, 2002Aug 27, 2003SGS-THOMSON MICROELECTRONICS S.r.l.Electrically programmable non-volatile memory cellWO2003001530A2 *Mar 14, 2002Jan 3, 2003Advanced Micro Devices IncErase method for dual bit virtual ground flashWO2005024841A1 *Jul 13, 2004Mar 17, 2005Gowrishankar L ChindaloreProgramming of a memory with discrete charge storage elements* Cited by examinerClassifications U.S. Classification365/185.29, 365/185.14, 365/218International ClassificationG11C16/04, G11C16/14, G11C11/56Cooperative ClassificationG11C11/5671, G11C16/0475, G11C16/14European ClassificationG11C16/14, G11C16/04M2, G11C11/56MLegal EventsDateCodeEventDescriptionOct 4, 2012FPAYFee paymentYear of fee payment: 12Jun 4, 2010ASAssignmentEffective date: 20100510Owner name: BARCLAYS BANK PLC,NEW YORKFree format text: SECURITY AGREEMENT;ASSIGNORS:SPANSION LLC;SPANSION INC.;SPANSION TECHNOLOGY INC. AND OTHERS;REEL/FRAME:24522/338Free format text: SECURITY AGREEMENT;ASSIGNORS:SPANSION LLC;SPANSION INC.;SPANSION TECHNOLOGY INC.;AND OTHERS;REEL/FRAME:024522/0338Owner name: BARCLAYS BANK PLC, NEW YORKFree format text: SECURITY AGREEMENT;ASSIGNORS:SPANSION LLC;SPANSION INC.;SPANSION TECHNOLOGY INC.;AND OTHERS;REEL/FRAME:024522/0338Sep 18, 2008FPAYFee paymentYear of fee payment: 8Mar 27, 2007ASAssignmentOwner name: SPANSION LLC, CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SPANSION INC.;REEL/FRAME:019069/0141Effective date: 20070131Mar 22, 2007ASAssignmentOwner name: SPANSION INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:019047/0482Effective date: 20070131Sep 29, 2004FPAYFee paymentYear of fee payment: 4Jan 1, 2002CCCertificate of correctionFeb 16, 2000ASAssignmentOwner name: ADVANCED MICRO DEVICES, INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SUNKAVALLI, RAVI S.;REEL/FRAME:010603/0589Effective date: 19991028Owner name: ADVANCED MICRO DEVICES, INC. ONE AMD PLACE SUNNYVARotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services