Source: https://patents.justia.com/patent/10446202
Timestamp: 2019-11-17 04:45:49
Document Index: 439953485

Matched Legal Cases: ['Application No. 20160049941', 'art 120', 'art 120', 'art 240', 'art 260', 'art 270', 'art 280']

US Patent for Increasing error rate detection through distribution of read current load Patent (Patent # 10,446,202 issued October 15, 2019) - Justia Patents Search
Justia Patents Reference Signal (e.g., Dummy Cell)US Patent for Increasing error rate detection through distribution of read current load Patent (Patent # 10,446,202)
Oct 28, 2016 - Altera Corporation
Methods and devices for increasing error detection rate while avoiding excessive power distribution network noise are provided. In one method, memory reads of configuration memory of a first group of sectors of a programmable logic device are performed. The memory reads start at a first start time within a first memory read period. The first memory read period includes an amount of time involved to perform one of the memory reads. The method also includes performing memory reads of configuration memory of a second group of sectors of the programmable logic device. The memory reads of the configuration memory of the second group of sectors start at a second start time within the first memory read period. The second start time is different from the first start time. By offsetting the start times of memory reads, power distribution noise may be reduced.
Configuring programmable integrated circuit device resources as processors
This disclosure relates to error detection in an integrated circuit device by distributing starts of configuration memory reads temporally and/or spatially across an integrated circuit.
As such, any change in the values stored in the CRAM cells can affect the operation of the operation of the programmable logic device. Yet the values stored in the CRAM cells may change undesirably under certain conditions, such as by device tampering or single event upsets (SEUs). Single event upsets occur when ionizing radiation strikes (e.g., from cosmic rays) discharge the charge in the storage of the CRAM cells. As programmable logic devices increasingly include higher densities of CRAM cells, single event upsets are becoming increasingly more common.
To confirm that the CRAM cells contain proper values, and thereby confirm the desired operation of the programmable logic device, it may be desirable to occasionally read the values stored in the CRAM cells. Reading the CRAM cells draws power, however, which could introduce new errors in the form of noise or jitter on the power distribution network. Moreover, if the jitter or noise on the power distribution network work grows too large, the jitter or noise could cause the values stored in the CRAM cells to become corrupted or disrupt other features of the device.
To increase the rate that CRAM cells can be read without introducing excessive jitter or noise on the power distribution network, CRAM reads may be distributed over time and location of a programmable logic device. By increasing the rate that the CRAM cells can be read, the error detection rate may increase, thereby allowing errors of the programmable logic device to be detected more quickly. To this end, the CRAM reads may be structured to avoid drawing too much instantaneous current from the power distribution network at any point in time or any particular location on the power distribution network. This may be done through temporal or spatial, or both temporal and spatial, distribution of CRAM reads.
In one example, a programmable logic device that contains multiple sectors of programmable logic fabric may structure CRAM reads so that not all of the sectors are read from at any one time. Different groups of sectors may start CRAM reads at different offsets in time from a shared global read start time. During one CRAM read period, a first sector or group of sectors may begin a CRAM read immediately at the start of the CRAM read period, causing a first brief instantaneous current spike. A sector or group of sectors may begin a CRAM read some offset in time after the start of the CRAM read period, causing a second brief instantaneous current spike. Because the first and second current spikes are offset from one another, a lower amount of instantaneous current is drawn from the power distribution network, even while the average amount may be substantially the same. In this way, CRAM reads may take place at a higher rate than might be possible if the CRAM reads from both sectors or groups of sectors took place at the same point in time.
In other examples, the sector read times may be controlled at least partly based on the location of the sectors being read in relation to one another. For example, a sector may not begin reading its CRAM cells at the same time as another adjacent sector, but may begin reading its CRAM cells at the same time as a sector that is remote by some distance apart on the power distribution network. Additionally or alternatively, the sectors that are allowed to start a CRAM read vary depending on various device conditions, such as a condition of the power distribution network (e.g., voltage level, noise level, current drawn), device temperature, or a current operation of a program stored in the programmable logic device. This may prevent an excessive amount of noise or jitter on the power distribution network due to error detection. In some cases, the rate of error detection may dynamically increase when the noise on the power distribution network is lower, and be throttled when the noise on the power distribution network is higher.
Various refinements of the features noted above may be made in relation to various aspects of the present disclosure. Further features may also be incorporated in these various aspects as well. These refinements and additional features may be made individually or in any combination. For instance, various features discussed below in relation to one or more of the illustrated embodiments may be incorporated into any of the above-described aspects of the present invention alone or in any combination. Again, the brief summary presented above is intended only to familiarize the reader with certain aspects and contexts of embodiments of the present disclosure without limitation to the claimed subject matter.
FIG. 1 is a block diagram of an integrated circuit that is programmed with a circuit design that can be verified using error detection, in accordance with an embodiment;
FIG. 2 is a block diagram of an integrated circuit that includes multiple sectors of programmable logic, in accordance with an embodiment;
FIG. 3 is a block diagram of configuration random access memory (CRAM) that may program the operation of the programmable logic, in accordance with an embodiment;
FIG. 4 is a block diagram of circuitry to detect and correct for errors due to single-event upsets (SEUs) or tampering, in accordance with an embodiment;
FIG. 5 is a plot illustrating voltage variation on a power distribution network of the integrated circuit when read operations are performed, in accordance with an embodiment;
FIG. 6 is a plot of voltage variations when eight sectors of programmable logic perform a CRAM read at the same time, which is compared to voltage variations when the eight sectors of programmable logic perform a CRAM read, with CRAM reads of four sectors offset in time from the other four, in accordance with an embodiment;
FIG. 7 is a flowchart of a method for increasing CRAM read rates by distributing CRAM read start times, in accordance with an embodiment;
FIG. 8 is a block diagram of circuitry that may cause the CRAM reads of different sectors to be offset from one another, thereby increasing the rate of error detection without excessive noise on the power distribution network, in accordance with an embodiment;
FIG. 9 is a timing diagram illustrating the use of the circuitry shown in FIG. 8, in accordance with an embodiment;
FIG. 10 is a block diagram representing circuitry including a device controller that may adjust parameters of CRAM reads depending on conditions of the power distribution network, in accordance with an embodiment;
FIG. 11 is a block diagram representing circuitry including sector controllers that may adjust parameters of CRAM reads depending on conditions of the power distribution network, in accordance with an embodiment;
FIG. 12 is a block diagram representing circuitry including threshold logic that may generate a control signal for adjust parameters of CRAM reads depending on conditions of the power distribution network, in accordance with an embodiment;
FIG. 13 is a block diagram representing circuitry including a sensitized circuit in programmable logic that may indicate conditions of the power distribution network to enable adjustment of parameters of CRAM reads, in accordance with an embodiment;
FIG. 14 is a block diagram representing circuitry including a device controller that may adjust parameters of CRAM reads depending on conditions of the integrated circuit device, such as temperature, that may affect the power distribution network, in accordance with an embodiment;
FIG. 15 is a flowchart of a method for modifying a circuit design to control CRAM reads of sectors of programmable logic depending on a predicted behavior of the circuit design, in accordance with an embodiment;
FIG. 16 is a flowchart of a method for modifying a circuit design to improve read margins by distributing the program over remote sectors, in accordance with an embodiment;
FIG. 17 is a flowchart of a method for modifying a circuit design to control CRAM reads of sectors of programmable logic by indicating a current program load on the power distribution network, in accordance with an embodiment; and
FIG. 18 is a flowchart of a method for controlling CRAM reads of sectors of programmable logic by calibrating a circuit design to identify failures due to sector read rates, in accordance with an embodiment.
This disclosure relates to error detection of configuration random access memory (CRAM) cells that may store configuration values of a programmable logic device fabric. Changes in the values stored in the CRAM cells can affect the operation of the operation of the programmable logic device. Yet the values stored in the CRAM cells may change undesirably under certain conditions, such as by device tampering or single event upsets (SEUs). Single event upsets occur when ionizing radiation strikes (e.g., from cosmic rays) discharge the charge in the storage of the CRAM cells. As programmable logic devices increasingly include higher densities of CRAM cells, single event upsets are becoming increasingly more common.
To confirm that the CRAM cells contain proper values, and thereby confirm the desired operation of the programmable logic device, it may be desirable to occasionally read the values stored in the CRAM cells. Reading the CRAM cells draws power, however, which could introduce new errors in the form of noise or jitter on the power distribution network. Moreover, if the jitter or noise on the power distribution network work grows too large, the jitter or noise could cause the values stored in the CRAM cells to become corrupted or could disrupt other features of the device.
With the foregoing in mind, FIG. 1 illustrates a block diagram of a system 10 that may enable an increased rate that CRAM cells can be read without introducing excessive jitter or noise on the power distribution network. As discussed above, a designer may implement functionality on an integrated circuit, such as a reconfigurable integrated circuit 12, such as a field programmable gate array (FPGA). The designer may implement a circuit design to be programmed onto the IC 12 using design software 14, such as a version of Quartus by Altera™. The design software 14 may use a compiler 16 to generate a low-level circuit-design program (bitstream) 18, sometimes known as a program object file, that programs the integrated circuit 12. That is, the compiler 16 may provide machine-readable instructions representative of the circuit design to the IC 12. For example, the IC 12 may receive one or more programs (bitstreams) 18 that describe the hardware implementations that should be stored in the IC 12. The programs (bitstreams) 18 may programmed into the IC 12 as a configuration program 20.
The IC 12 may be a programmable logic device, such as a field programmable gate array (FPGA) 40, as shown in FIG. 2. For the purposes of this example, the FPGA 40 is referred to as an FPGA, though it should be understood that the device may be any suitable type of programmable logic device (e.g., an application-specific integrated circuit and/or application-specific standard product). In one example, the FPGA 40 is a sectorized FPGA of the type described in U.S. Application No. 20160049941, “Programmable Circuit Having Multiple Sectors,” which is incorporated by reference in its entirety for all purposes.
In the example of FIG. 2, the FPGA 40 may include transceiver circuitry 44 for driving signals off of the FPGA 40 and for receiving signals from other devices. Interconnection resources 46 may be used to route signals, such as clock or data signals, through the FPGA 40. The FPGA 40 of FIG. 2 is sectorized, meaning that programmable logic resources may be distributed through a number of discrete programmable logic sectors 48. Each programmable logic sector 48 may include a number of programmable logic elements 50 having operations defined by configuration memory 52 (e.g., configuration random access memory (CRAM)). The programmable logic elements 50 may include combinational or sequential logic circuitry. For example, the programmable logic elements 50 may include look-up tables, registers, multiplexers, routing wires, and so forth. A designer may program the programmable logic elements 50 to perform a variety of desired functions. A power supply 54 may provide a source of voltage and current to a power distribution network (PDN) 56 that distributes electrical power to the various components of the FPGA 40. Operating the circuitry of the FPGA 40 causes power to be drawn from the power distribution network 56.
There may be any suitable number of programmable logic sectors 48 on the FPGA 40. Indeed, while 29 programmable logic sectors 48 are shown here, it should be appreciated that more or fewer may appear in an actual implementation (e.g., in some cases, on the order of 50 to 100 sectors or more). Each programmable logic sector 48 may include a sector controller (SC) 58 that controls the operation of the programmable logic sector 48. Each sector controller 58 may be in communication with a device controller (DC) 60. Each sector controller 58 may accept commands and data from the device controller 60, and may read data from and write data into its configuration memory 52 based on control signals from the device controller 60. In addition to these operations, the sector controller 58 may be augmented with numerous additional capabilities. For example, such capabilities may include locally sequencing reads and writes to implement error detection and correction on the configuration memory 52 and sequencing test control signals to effect various test modes.
The sector controllers 58 and the device controller 60 may be implemented as state machines and/or processors. For example, each operation of the sector controllers 58 or the device controller 60 may be implemented as a separate routine in a memory containing a control program. This control program memory may be fixed in a read-only memory (ROM) or stored in a writable memory, such as random access memory (RAM). The ROM may have a size larger than would be used to store only one copy of each routine. This may allow each routine to have multiple variants depending on “modes” the local controller may be placed into. When the control program memory is implemented as random access memory (RAM), the RAM may be written with new routines to implement new operations and functionality into the programmable logic sectors 48. This may provide usable extensibility in an efficient and easily understood way. This may be useful because new commands could bring about large amounts of local activity within the sector at the expense of only a small amount of communication between the device controller 60 and the sector controllers 58.
The sector controllers 58 and/or the device controller 60 may determine when each sector controller 58 performs a CRAM read operation on the configuration memory 52 of its programmable logic sector 48. Each time the sector controller 58 performs a CRAM read of the configuration memory 52, power is drawn from the power distribution network 56. If too much power is drawn from the power distribution network 56 at any one time, the voltage provided by the power distribution network 56 could drop to an unacceptably low level, or too much noise could arise on the power distribution network 56. To avoid this, the device controller 60 and/or the sector controllers 58 may structure CRAM reads of the programmable logic sectors 48 to avoid excessive instantaneous power consumption by temporally and/or spatially distributing the CRAM reads across different programmable logic sectors 48.
A simplified example of the configuration memory 52 of one of the programmable logic sectors 48 appears in FIG. 3. The sector controller 58 of the programmable logic sector 48 is shown to read and write to the CRAM memory 52 by providing an ADDRESS signal to an address register 70 and providing a memory write signal (WRITE), a memory read signal (RD DATA), and/or the data to be written (WR DATA) to a data register 72. These signals may be used to cause the data register 72 to write data to or read data from a line of configuration memory 52 that has been activated along an address line 74, as provided by the ADDRESS signal applied to the address register 70. Memory read/write circuitry 76 may be used to write data into the activated configuration memory 52 cells when the data register 72 is writing data, and may be used to sense and read data from the activated configuration memory 52 cells when the data register 72 is reading data.
Reading the configuration memory 52 allows for error detection and correction for errors arising from single-event upsets (SEUs) or tampering. Since the structure of the program configuration 20 is stored the configuration memory 52, an SEU or tampering may alter the program configuration 20 and hence its function. As such, SEU mitigation is a consideration for programmable circuits, such as FPGAs. To address this issue, the configuration memory 52 may be read occasionally (e.g., periodically or substantially continuously), and various error checking techniques may detect and correct errors in the configuration memory 52. Updates may be written back into the configuration memory 52 to correct for these errors as desired. FIG. 4 depicts an illustrative embodiment of such circuitry. In one example, the data register 72 may receives bit lines 78 from the configuration memory 52 into a read latch or latches 80. A cyclic redundancy check (CRC) computation block 82, which may be controlled by a scrub controller 84, may compute a current CRC value that is compared to an expected CRC value from a CRC register 86. When these are compared in a comparator 88, any deviation may signal a fault 90. The fault 90 may indicate that an error has arisen somewhere in the configuration memory 52 and allow the sector controller 58, the device controller 60, or the scrub controller 84 to take action in response. For example, detected errors may be corrected by restoring the configuration memory 52 using a previously stored copy of the data or other redundant information.
Since it may be desirable to perform this error detection and correction as often as feasible, thereby reducing possible erroneous operation of the configuration program 20, CRAM reads may be carried out quickly and in many programmable logic sectors 48 at once. Performing each CRAM read operation may involve a considerable initial spike of electrical current, however, which may cause a voltage level of the power distribution network 56 to temporarily drop. This is shown by a plot 92 in FIG. 5, which represents voltage level (ordinate 94) in relation to time (abscissa 96) while a CRAM read operation is occurring. A curve 98 of the voltage exhibits a substantial voltage drop 99 that begins when configuration memory 52 are activated by an address line 74 and starts being read by the data register 72. Each word (or frame) of configuration memory 52 that is read may draw a significant amount of current, driving the reading of the configuration memory 52 cells may span the entire programmable logic sector 48. After this initial spike, however, there is a delay between the voltage drops 99. This is because it takes time for the data to be read out of the data register 72 after being read from the configuration memory 52 activated by the address line 74.
A pair of plots 100 shown in FIG. 6 compares the impact of starting CRAM reads on eight programmable logic sectors 48 all at one time in comparison to distributing the start of the CRAM reads in time. In the plots 100 of FIG. 6, voltage provided by the power distribution network 56 (ordinate 102) is shown in relation to time (abscissa 104) during a series of CRAM read operations in eight programmable logic sectors 48. As seen in the upper one of the plots 100, voltage dips below an acceptable voltage threshold V0 when the CRAM reads all start at the same time within each CRAM read period. On the other hand, in the lower one of the plots 100, the same eight programmable logic sectors 48 are perform CRAM reads at the same average rate. However, four programmable logic sectors 48 start the CRAM reads at a first time during each CRAM read period, and the remaining four start the CRAM reads at a second time offset from the first time during each CRAM read period. As a result, the voltage dips do not fall below the acceptable voltage level V0. This may allow for either more voltage margin in the power distribution network 56 or for increasing the read rate of the configuration memory 52 without excessive noise on the power distribution network 56.
An example method for distributing CRAM reads in time is described by a flowchart 120 of FIG. 7. In the flowchart 120, a first CRAM read operation may start at a first time in a first programmable logic sector 48 (block 122). A second CRAM read operation may start in a different programmable logic sector 48 during the same first read period, but offset in time from the start of the first read operation of (block 124).
A block diagram of FIG. 8 represents one example of circuitry that may be used to control CRAM read operations of the programmable logic sectors 48 by distributing the CRAM read start times temporally to avoid excessive power distribution noise or jitter. In the example of FIG. 8, each programmable logic sector 48 (here, illustrated as a first programmable logic sector 48A, a second programmable logic sector 48B, and a third programmable logic sector 48C) may receive a synchronization signal SYNC. The synchronization signal SYNC is asserted to the sector controllers 58 to synchronize each sector controller 58 to a common point in time. There may be an insertion delay of the synchronization signal SYNC that is known a priori for each programmable logic sector 48; as a result, each sector controller 58 may set an internal global timer using the synchronization signal SYNC and the known insertion delay.
Because the sector controllers 58 may have synchronized internal global timers, the behavior of the programmable logic sectors 48A, 48B, and 48C can be coordinated in time. The device controller (DC) 60 may provide a number of signals to the sector controllers 58. While the separate signals are schematically illustrated being asserted to the sector controllers 58 on different lines, it should be understood that these signals may be sent in packetized form on a single channel or may be sent using any other suitable form of communication. The device controller (DC) 60 may provide a global read signal (e.g., GLOBAL READ) to indicate a global read time that the sector controllers 58 are instructed to identify as a start of a CRAM read period. In addition, different programmable logic sectors 48 or groups of programmable logic sectors 48 may receive certain different read offset signals (e.g. READ OFFSET 1, READ OFFSET 2, READ OFFSET 3) that indicate an offset from the global read time to start a CRAM read operation, such that not all of the programmable logic sectors 48 start CRAM read operations at the same time.
Consider an example where the total time involved in a CRAM read operation is 200 ns, a CRAM read current pulse width is 40 ns, a CRAM read current settling time is 10 ns, and a global time uncertainty factor is 16 ns. To cause the voltage dips from concurrent CRAM read operations not to entirely overlap, the CRAM read operations may be initiated at time spaced apart by at least 40 ns+10 ns+16 ns=66 ns (accounting for the CRAM read current pulse width, CRAM read current settling time, and the global time uncertainty). Since there are only three 66 ns windows in the 200 ns CRAM read operation time, at most three separate CRAM read operation starts may begin within a CRAM read operation period. Thus, in this example, the programmable logic sectors 48 may be divided into three groups as shown in FIG. 8, with read offset values that are 66 ns apart from one another.
As mentioned briefly above, the GLOBAL READ signal may indicate a global start time for a CRAM read operation. This may be a time that all of the sector controllers 58 use as a reference when starting CRAM read operations. The GLOBAL READ signal may indicate a time that is far enough in the future that each sector controller 58 may initiate all pre-work involved in a CRAM read before this time occurs. The read offset signals (e.g., READ OFFSET 1, READ OFFSET 2, and READ OFFSET 3) may each represent an offset time from the GLOBAL READ start time associated with the group of programmable logic sectors 48. In the example of offsets discussed above, the READ OFFSET 1 may be 0 ns, the READ OFFSET 2 may be 66 ns, and the READ OFFSET 3 may be 132 ns.
Each sector controller 58 may read from a global timer internal to that sector controller 58, and subtract the value of the global timer from the global start time indicated in the GLOBAL READ signal. The sector controller 58 may add the offset time from the READ OFFSETS 1, READ OFFSET 2, or READ OFFSET 3 signal to add to this value and may enter a delay loop that delays the start of the CRAM read operation to be delayed by this amount of time. Because each sector controller 58 may execute the same code, running on the same clock, the CRAM read operations may occur at the same time offset in each loop.
With the example of FIG. 8 still in mind, it should be understood that different groups of programmable logic sectors 48 that receive the same read offset signals may be selected to be spatially more distance from other programmable logic sectors 48 in the same group. In one example, two adjacent programmable logic sectors 48 may be scheduled not to begin a CRAM read operation at the same time, thereby reducing an impact on the power distribution network (PDN) 56 on nearby programmable logic sectors 48. In other examples, how closely different programmable logic sectors 48 of a group having the same CRAM read start times may vary depending on current operation of the integrated circuit device 12/FPGA 40 (e.g., a condition of the power distribution network, condition of the operation of the integrated circuit device 12, and so forth).
A timing diagram 150 shown in FIG. 9 illustrates the impact of offsetting the start of CRAM read operations in different programmable logic sectors 48. Active CRAM read operations of a first group of programmable logic sectors 48 are represented by numeral 162, active CRAM read operations of a second group of programmable logic sectors 48 are represented by numeral 164, and active CRAM read operations of a third group of programmable logic sectors 48 are represented by numeral 166. The CRAM reads indicated by numeral 162 begin at a time indicated by READ OFFSET 1 from a GLOBAL READ time 168 (e.g., 0 ns after the GLOBAL READ time). A voltage change signal 170 caused by the CRAM reads indicated by numeral 162 initially dip but soon recover in time for the next READ OFFSET 2. At this point, CRAM reads indicated by numeral 164 begin at a time indicated by READ OFFSET 2 from the GLOBAL READ time 168 (e.g., 66 ns after the GLOBAL READ time). A voltage change signal 172 caused by the CRAM reads indicated by numeral 164 also initially dip but soon recover in time for the next READ OFFSET 3. Likewise, CRAM reads indicated by numeral 166 begin at a time indicated by READ OFFSET 3 from the GLOBAL READ time 168 (e.g., 132 ns after the GLOBAL READ time). A voltage change signal 174 caused by the CRAM reads indicated by numeral 166 also initially dip but soon recover in time for the CRAM reads indicated by numeral 162 to begin once more. Cumulatively, the voltage drops may be distributed as shown by a voltage signal 176 so that voltage drops 178 do not overlap, and therefore do not total beyond an unacceptable amount of power drawn on the power distribution network 56.
In some cases, certain behavior of the power distribution network 56 may be monitored and may be used to adjust the CRAM read operations. Adjusting the CRAM read operations may include adjusting the number, location, and offset of programmable logic sectors 48 of groups of programmable logic sectors 48 that initiate CRAM reads so as to keep noise on the power distribution network 56 below a desired threshold. Adjusting the CRAM read operations may also include temporarily stopping the CRAM read operations.
In examples shown in FIGS. 10 and 11, an analog-to-digital controller (ADC) 200 may read one or more conditions from the power distribution network 56, such as noise, voltage, and/or peak current on the power distribution network 56. The ADC 200 may output a digital signal indicating power distribution network conditions 202, which may be used by the device controller 60, as shown in FIG. 10, and/or the sector controllers 58 as shown in FIG. 11, to adjust CRAM read operations. Additionally or alternatively, as shown in FIG. 12, threshold logic 204 may compare the power distribution network conditions 202 to a threshold value and generate a control signal 206 that causes the device controller 60 to adjust the CRAM read operations. The threshold logic 204 may be programmable or hardened logic.
In another example shown in FIG. 13, a sensitized circuit 220 may operate to sense a power distribution network noise, where the sensitized circuit 220 may fail when a noise margin on the power distribution network 56 exceeds an acceptable level, providing a control signal to sector controllers 58 (and/or the device controller 60). As indicated in FIG. 14, other conditions of the integrated circuit device 12 may also be monitored, such as by a device condition sensor 230 that may obtain device conditions 232, which may be used by the device controller 60 and/or the sector controllers 58. By way of example, the device condition sensor 230 may be a temperature sensor and the device conditions 232 may include a temperature of the integrated circuit device 12.
In some cases, the CRAM reads may be coordinated based on a predicted program behavior of a circuit design, as shown by a flowchart 240 of FIG. 15. During a design or compile phase in the design software 14 and/or the compiler 16, a likely program behavior of the program (bitstream) 18 may be predicted (block 242). One example of a predicted likely program behavior may include a peak user current, average user current, sensitivity of the program (bitstream) 18 to noise on the power distribution network, and so forth. The program (bitstream) 18 (e.g., a circuit design) may be modified to include an indication of a read rate of one or more of the programmable logic sectors 48 (e.g., each sector) and/or a corresponding read offset. Other aspects of the CRAM read operations may also be controlled by the modification of the program (bitstream) 18, such as adjusting the number, location, and offset of programmable logic sectors 48 of groups of programmable logic sectors 48 that initiate CRAM reads so as to keep noise on the power distribution network 56 below a desired threshold. Adjusting the CRAM read operations may also include modifications that temporarily stop the CRAM read operations depending on the predicted likely program behavior. The modification may be made depending on the predicted program behavior to keep noise on the power distribution network 56 below a desired threshold (block 244). The CRAM reads of the programmable logic sector 48 may be formed using the determined number, location, and/or offsets of the programmable logic sector 48 (block 246).
In another example shown by a flowchart 260 in FIG. 16, during a design or compile phase in the design software and/or the compiler 16, CRAM read margins may be adjusted by distributing the program (bitstream) 18 (e.g., circuit design) to remote programmable logic sectors 48 where feasible (block 262). This may avoid putting too much strain on any one local portion of the power distribution network 56, and therefore may improve margins of the integrated circuit 12. This may also allow CRAM reads at a higher rate than were the program (bitstream) 18 not so modified (block 264).
In another example shown by a flowchart 270 of FIG. 17, during a design phase or a compile phase of the design software 14 and/or the compiler 16, the program (bitstream) 18 (e.g., circuit design) may be modified to include circuitry to indicate a current power distribution network 56 load of the program to the sector controller 58 or the device controller 60 (block 272). The CRAM read operation may be adjusted or determined (e.g., number, location, and/or offset of programmable logic sectors 48) dynamically depending on the current program load as indicated by the modified program configuration 20 (block 274). The CRAM read operations may be carried out as determined (e.g., using determined CRAM read rates) (block 276).
In another example shown by a flowchart 280 of FIG. 18, a dynamic manner of determining or adjusting CRAM read operations (e.g., determination or adjustment of number, location, and/or offsets of programmable logic sectors 48) may be determined using a calibration phase. For example, a calibration phase may be performed on an integrated circuit 12 having a particular circuit design programmed in as the program configuration 20. During the calibration phase, the program configuration 20 may be run at peak current while increasing a read rate (e.g., number, location, and/or offsets) until failures arise (block 282). Patterns of failure(s) may be identified (block 284) that may indicate a maximum read rate of different groups of programmable logic sectors 48 depending on the pattern of failures (block 286) and/or an appropriate number, location, and/or offset of programmable logic sectors 48. The CRAM read operations may be performed as determined from the maximum read rate (e.g., number, location, and/or offsets) (block 288).
The embodiments set forth in the present disclosure may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it may be understood that the disclosure is not intended to be limited to the particular forms disclosed. The disclosure is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the disclosure as defined by the following appended claims. In addition, the techniques presented and claimed herein are referenced and applied to material objects and concrete examples of a practical nature that demonstrably improve the present technical field and, as such, are not abstract, intangible or purely theoretical. Further, if any claims appended to the end of this specification contain one or more elements designated as “means for [perform]ing [a function] . . . ” or “step for [perform]ing [a function] . . . ”, it is intended that such elements are to be interpreted under 35 U.S.C. 112(f). However, for any claims containing elements designated in any other manner, it is intended that such elements are not to be interpreted under 35 U.S.C. 112(f).
a first sector of programmable logic comprising first configuration memory;
a second sector of programmable logic comprising second configuration memory;
a power distribution network that provides power to the first sector of programmable logic and the second sector of programmable logic; and
control circuitry that: causes a first memory read on the first configuration memory to start at a first time, thereby drawing a first spike of power from the power distribution network around the first time; and causes a second memory read on the second configuration memory to start at a second time, thereby drawing a second spike of power from the power distribution network around the second time, wherein the first memory read takes place over a first period, and wherein the second time occurs a first offset time from the first time within the first period, such that the first spike of power and the second spike of power are not simultaneous, thereby reducing simultaneous noise or jitter on the power distribution network; wherein the control circuitry is configured to determine the first time, the first period, the first offset time, or a combination thereof, based at least in part on a voltage level of the power distribution network; and wherein the control circuitry comprises a device controller that issues: a global read signal indicating a global read start time to a first sector controller of the first sector of programmable logic and to a second sector controller of the second sector of programmable logic; a first read offset signal indicating the first time by offset from the global read start time to the first sector controller of the first sector of programmable logic; and a second read offset signal indicating the second time by offset from the global read start time to the second sector controller of the first sector of programmable logic; wherein the global read signal and the first read offset signal enable the first sector controller to schedule the first memory read at the first time; and wherein the global read signal and the second read offset signal enable the second sector controller to schedule the second memory read at the second time.
2. The integrated circuit device of claim 1, comprising a third sector of programmable logic comprising third configuration memory, wherein the control circuitry causes a third memory read on the third configuration memory to start at a third time, and wherein the third time occurs a second offset time from the first time within the first period.
3. The integrated circuit device of claim 1, wherein the first sector controller schedules the first memory read at least in part by:
reading a first current time value of a first internal global timer of the first sector controller;
subtracting the global read start time from the first current time value to obtain a first global start time;
adding an offset value indicated by the first read offset signal to obtain the first time; and
initiating the first memory read at the first time.
4. The integrated circuit device of claim 1, comprising an analog-to-digital converter that generates a digital signal indicative of a condition of the power distribution network, wherein the control circuitry determines the first time, the first period, or the first offset time, or any combination thereof, at least partly in response to the digital signal indicative of the condition of the power distribution network.
5. The integrated circuit device of claim 4, wherein the condition of the power distribution network comprises a noise on the power distribution network, the voltage level of the power distribution network, a peak current drawn on the power distribution network, or any combination thereof.
6. The integrated circuit device of claim 1, comprising:
an analog-to-digital converter that generates a digital signal indicative of a condition of the power distribution network; and
threshold circuitry that generates a control signal indicating that digital signal indicative of the condition of the power distribution network has crossed a threshold value;
wherein the control circuitry determines the first time, the first period, or the first offset time, or any combination thereof, at least partly in response to the control signal.
7. The integrated circuit device of claim 1, wherein the first sector of programmable logic or the second sector of programmable logic, or both, comprise a sensitized circuit that fails when an amount of a noise on the power distribution network exceeds a threshold, and wherein a failure of the sensitized circuit causes the control circuitry to change the first time, the first period, or the first offset time, or any combination thereof, to reduce a likelihood of additional noise on the power distribution network due to the first memory read or the second memory read, or both.
8. The integrated circuit device of claim 1, comprising a device condition sensor that generates a signal indicative of a condition of the integrated circuit device that affects behavior of the power distribution network, wherein the control circuitry determines the first time, the first period, or the first offset time, or any combination thereof, at least partly in response to the signal indicative of the condition of the integrated circuit device.
9. The integrated circuit device of claim 8, wherein the device condition sensor comprises a thermal sensor.
selecting a first sector of a programmable logic device and a second sector of the programmable logic device from among a total number of sectors of the programmable logic device to physically spatially distribute a first memory read of configuration memory of the first sector and a second memory read of configuration memory of the second sector;
performing the first memory read and the second memory read, wherein each of the first memory read and the second memory read starts at a first start time within a first memory read period, and wherein the first memory read period comprises an amount of time involved to perform the first memory read or the second memory read; and
performing a third memory read of configuration memory of a third sector of the programmable logic device, wherein the third memory read starts at a second start time within the first memory read period, and wherein the second start time is different from the first start time.
11. The method of claim 10, wherein the second start time is offset from the first start time at least by an amount of time of a read current pulse width plus an amount of time of a read current settling time.
12. The method of claim 10, wherein the second start time is offset from the first start time at least by an amount of time of a read current pulse width, plus an amount of time of a read current settling time, plus an additional uncertainty time.
13. The method of claim 10, wherein the first sector and the second sector are selected based at least partly on a noise on a power distribution network of the programmable logic device, a voltage level of the power distribution network, a peak current drawn on the power distribution network, thermal feedback of the programmable logic device, or any combination thereof, to prevent an amount of noise or jitter on the power distribution network of the programmable logic device from exceeding an acceptable local level.
14. At least one article of manufacture comprising at least one tangible, non-transitory, machine-readable media comprising instructions to:
receive a circuit design into a processor;
modify the circuit design to physically spatially distribute the circuit design over at least configuration memory of a first sector of an integrated circuit device that the circuit design is programmed into and configuration memory of a second sector of the integrated circuit device to improve read margins; and
modify the circuit design to enable the integrated circuit device to perform error detection on configuration memory of the integrated circuit device at a first rate by offsetting a first start time of a first memory read of the configuration memory of the first sector and a second start time of a second memory read of the configuration memory of the second sector from a third start time of a third memory read of the configuration memory of a third sector of the integrated circuit device within a read period, wherein the first start time and the second start time are the same.
15. The article of manufacture of claim 14, comprising instructions to predict a peak current load of the circuit design that is expected to occur when the circuit design is programmed into the configuration memory of the integrated circuit device.
16. The article of manufacture of claim 14, wherein the instructions cause the circuit design to be modified to generate an indication to control circuitry of the integrated circuit device of a current load on a power distribution network of the integrated circuit device during runtime.
17. The article of manufacture of claim 14, wherein the instructions comprise instructions to calibrate the circuit design by running circuit design on the integrated circuit device at peak current while varying a read rate until a failure is identified, and wherein the first rate is determined based at least in part on the identified failure.
8793558 July 29, 2014 Cunningham
20030174573 September 18, 2003 Suzuki
20110029789 February 3, 2011 Tsai
20140108850 April 17, 2014 Simolon
20150318029 November 5, 2015 Liu
20160162002 June 9, 2016 Liang
20170090802 March 30, 2017 Margetts
20170212692 July 27, 2017 Camp
Patent number: 10446202
Inventor: Sean R. Atsatt (Santa Cruz, CA)
Primary Examiner: Min Huang
Application Number: 15/338,074
Current U.S. Class: Reference Signal (e.g., Dummy Cell) (365/185.2)
International Classification: G06F 1/26 (20060101); G11C 7/22 (20060101); G06F 3/06 (20060101); G11C 5/14 (20060101); G06F 17/50 (20060101);