Source: http://www.google.com/patents/US8134662?dq=5,266,072
Timestamp: 2014-07-10 08:21:02
Document Index: 537191487

Matched Legal Cases: ['Application No. 96141536', 'art 104', 'art 106', 'art 104', 'art 106', 'art 200', 'art 202', 'art 204', 'art 200', 'art 202', 'art 204', 'art 210', 'art 212', 'art 214', 'art 210', 'art 210', 'art 210', 'art 200', 'art 212', 'art 200', 'art 214', 'art 204', 'art 212', 'art 200', 'art 214', 'art 204', 'art 212', 'art 210', 'art 212', 'art 200', 'art 210', 'art 210', 'art 212', 'art 200', 'art 212', 'art 200', 'art 300', 'art 302', 'art 304', 'art 300', 'art 302', 'art 304', 'art 310', 'art 312', 'art 314', 'art 310', 'art 310', 'art 300', 'art 312', 'art 300', 'art 314', 'art 304', 'art 310', 'art 300', 'art 312', 'art 304', 'art 314', 'art 300', 'art 312', 'art 304', 'art 314', 'art 350', 'art 350', 'art 350', 'art 300', 'art 312', 'art 300', 'art 312', 'art 350', 'art 350', 'art 304', 'art 314', 'art 304', 'art 314', 'art 350', 'art 350']

Patent US8134662 - Pixel structure of transflective liquid crystal display array substrate and ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign in<nobr>Advanced Patent Search</nobr>PatentsA pixel structure of a transflective liquid crystal display array substrate includes a first patterned conductive layer, a second patterned conductive layer, a transparent patterned conductive layer, a passivation layer, and a patterned reflective metal layer. A first part of the second patterned conductive...http://www.google.com/patents/US8134662?utm_source=gb-gplus-sharePatent US8134662 - Pixel structure of transflective liquid crystal display array substrate and method for fabricating the sameAdvanced Patent SearchPublication numberUS8134662 B2Publication typeGrantApplication numberUS 13/225,599Publication dateMar 13, 2012Filing dateSep 6, 2011Priority dateNov 2, 2007Also published asUS8049847, US20090115948, US20120019751Publication number13225599, 225599, US 8134662 B2, US 8134662B2, US-B2-8134662, US8134662 B2, US8134662B2InventorsYung-Lun Lin, Hsiu-Chi Tung, Li-Ping LiuOriginal AssigneeAu Optronics CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (11), Non-Patent Citations (3), Classifications (8), Legal Events (1) External Links: USPTO, USPTO Assignment, EspacenetPixel structure of transflective liquid crystal display array substrate and method for fabricating the sameUS 8134662 B2Abstract A pixel structure of a transflective liquid crystal display array substrate includes a first patterned conductive layer, a second patterned conductive layer, a transparent patterned conductive layer, a passivation layer, and a patterned reflective metal layer. A first part of the second patterned conductive layer and a first part of the first patterned conductive layer form a first storage capacitor. The first part of the second patterned conductive layer and the transparent patterned conductive layer form a second storage capacitor. The passivation layer is formed to cover the patterned transparent conductive layer and has an opening to expose a part of the patterned transparent conductive layer. The patterned reflective metal layer is formed to cover the passivation layer and electrically connected with the patterned transparent conductive layer via the opening. A method for fabricating the pixel structure of the transflective liquid crystal display array substrate is also disclosed.
What is claimed is: 1. A pixel structure of a transflective liquid crystal display array substrate, comprising:
a first patterned conductive layer formed on a substrate and having a first part coupled to a pixel electrode voltage;
a first interlayer dielectric layer formed to cover the first patterned conductive layer;
a second patterned conductive layer formed on the first interlayer dielectric layer and having a first part coupled to a common electrode voltage, the first part of the second patterned conductive layer together with the first part of the first patterned conductive layer forming a first storage capacitor;
a second interlayer dielectric layer formed to cover the second patterned conductive layer;
a patterned transparent conductive layer formed on the second interlayer dielectric layer and coupled to the pixel electrode voltage, the patterned transparent conductive layer together with the first part of the second patterned conductive layer forming a second storage capacitor;
a passivation layer formed to cover the patterned transparent conductive layer and the substrate, the passivation layer having an opening to expose a part of the patterned transparent conductive layer; and
a patterned reflective metal layer formed to cover the passivation layer and electrically connected with the patterned transparent conductive layer via the opening.
2. The pixel structure as claimed in claim 1, wherein the second patterned conductive layer has a second part electrically connected with the first part of the first patterned conductive layer via at least one first contact hole in the first interlayer dielectric layer.
3. The pixel structure as claimed in claim 1, wherein the second patterned conductive layer has a second part electrically connected with the patterned transparent conductive layer via at least one second contact hole in the second interlayer dielectric layer.
4. The pixel structure as claimed in claim 1, wherein the passivation layer has a plurality of third contact holes on the first part of the first patterned conductive layer and a second part of the second patterned conductive layer and on a third part of the first patterned conductive layer and a third part of the second patterned conductive layer, respectively; and
wherein the patterned reflective metal layer has a first part and a second part, and the first part of the first patterned conductive layer electrically connects with the second part of the second patterned conductive layer through the first part of the patterned reflective metal layer, the third part of the first patterned conductive layer electrically connects with the third part of the second patterned conductive layer through the second part of the patterned reflective metal layer, and the first part of the patterned reflective metal layer electrically connects with the patterned transparent conductive layer.
5. The pixel structure as claimed in claim 1, wherein the first patterned conductive layer, the first interlayer dielectric layer, the second patterned conductive layer, the second interlayer dielectric layer and the patterned transparent conductive layer are arranged in between the patterned reflective metal layer and the substrate.
6. A method for fabricating a transflective liquid crystal display array substrate, the method comprising:
forming a first patterned conductive layer on a substrate, wherein the first patterned conductive layer has a first part coupled to a pixel electrode voltage;
forming a first interlayer dielectric layer to cover the first patterned conductive layer;
forming a second patterned conductive layer on the first interlayer dielectric layer, wherein the second patterned conductive layer has a first part coupled to a common electrode voltage, and the first part of the second patterned conductive layer together with the first part of the first patterned conductive layer form a first storage capacitor;
forming a second interlayer dielectric layer to cover the second patterned conductive layer;
forming a patterned transparent conductive layer on the second interlayer dielectric layer, wherein the patterned transparent conductive layer is coupled to the pixel electrode voltage, and the patterned transparent conductive layer together with the first part of the second patterned conductive layer form a second storage capacitor;
forming a passivation layer on the patterned transparent conductive layer;
etching the passivation layer to form an opening to expose a part of the patterned transparent conductive layer; and
forming a patterned reflective metal layer to cover the passivation layer, wherein the patterned reflective metal layer electrically connects with the patterned transparent conductive layer via the opening.
etching the first interlayer dielectric layer to form at least one first contact hole, such that the first part of the first patterned conductive layer electrically connects with a second part of the second patterned conductive layer through the first contact hole.
etching the second interlayer dielectric layer to form at least one second contact hole, such that a second part of the second patterned conductive layer electrically connects with the patterned transparent conductive layer through the second contact hole.
etching the passivation layer to form a plurality of third contact holes on the first part of the first patterned conductive layer and a second part of the second patterned conductive layer and on a third part of the first patterned conductive layer and a third part of the second patterned conductive layer, respectively;
wherein the patterned reflective metal layer has a first part and a second part, such that the first part of the first patterned conductive layer electrically connects with the second part of the second patterned conductive layer through the first part of the patterned reflective metal layer, the third part of the first patterned conductive layer electrically connects with the third part of the second patterned conductive layer through and the second part of the patterned reflective metal layer, and the first part of the patterned reflective metal layer electrically connects with the patterned transparent conductive layer.
10. The method as claimed in claim 6, wherein the first patterned conductive layer, the first interlayer dielectric layer, the second patterned conductive layer, the second interlayer dielectric layer and the patterned transparent conductive layer are arranged in between the patterned reflective metal layer and the substrate. Description
This is a divisional application of patent application Ser. No. 12/189,913 filed on Aug. 12, 2008, now allowed. The prior application Ser. No. 12/189,913 claims the benefit of Taiwan Patent Application No. 96141536 filed on Nov. 2, 2007, the disclosures of which are incorporated herein by reference in their entirety.
The present invention relates to a liquid crystal display array substrate and a fabricating method thereof. More particularly, the present invention relates to a pixel structure of a transflective liquid crystal display array substrate and a fabricating method thereof.
FIG. 1A illustrates a conventional pixel structure of a transflective liquid crystal display array substrate. The pixel structure is formed by data lines 100 crisscrossing scan lines 102 and includes a transparent part 104 and a reflective part 106. A backlight provided by a backlight module is transmitted to liquid crystal layers through the transparent part 104, and an outer light source is transmitted back to the liquid crystal layers after being reflected by the reflective part 106.
FIG. 1B illustrates an equivalent circuit of the pixel structure shown in FIG. 1A. The equivalent circuit includes a liquid crystal capacitor CLC, a parasitic capacitor CGD and a storage capacitor CST, in which the storage capacitor CST is usually arranged in the reflective part of the pixel structure and formed by a metal conductive layer coupled to a common electrode voltage overlapping another metal conductive layer coupled to a pixel electrode voltage. The storage capacitor CST interacts with the liquid crystal capacitor CLC during the charge operation of the pixel structure, so as to reduce the voltage drop, i.e. feed-through voltage drop, caused by the parasitic capacitor CGD after the charge operation of the pixel structure.
However, the size of the reflective part limits the capacitance of the storage capacitor CST. Particularly for the liquid crystal display with higher resolution, the area of the pixel structure (or the reflective area) becomes smaller, so the capacitance of the storage capacitor CST accordingly becomes smaller.
SUMMARY In accordance with one embodiment of the present invention, a pixel structure of a transflective liquid crystal display array substrate is provided. The pixel structure comprises a first patterned conductive layer, a first interlayer dielectric layer, a second patterned conductive layer, a second interlayer dielectric layer, a patterned transparent conductive layer, a passivation layer, and a patterned reflective metal layer. The first patterned conductive layer is formed on a substrate and has a first part coupled to a pixel electrode voltage. The first interlayer dielectric layer is formed to cover the first patterned conductive layer. The second patterned conductive layer is formed on the first interlayer dielectric layer and has a first part coupled to a common electrode voltage, in which the first part of the second patterned conductive layer together with the first part of the first patterned conductive layer form a first storage capacitor. The second interlayer dielectric layer is formed to cover the second patterned conductive layer. The patterned transparent conductive layer is formed on the second interlayer dielectric layer and coupled to the pixel electrode voltage, in which the patterned transparent conductive layer together with the first part of the second patterned conductive layer form a second storage capacitor. The passivation layer is formed to cover the patterned transparent conductive layer and the substrate, the passivation layer having an opening to expose a part of the patterned transparent conductive layer. The patterned reflective metal layer is formed to cover the passivation layer and electrically connected with the patterned transparent conductive layer via the opening.
In accordance with another embodiment of the present invention, a method for fabricating a transflective liquid crystal display array substrate is provided. The method comprises the steps of: forming a first patterned conductive layer on a substrate, wherein a first part of the first patterned conductive layer is coupled to a pixel electrode voltage; forming a first interlayer dielectric layer to cover the first patterned conductive layer; forming a second patterned conductive layer on the first interlayer dielectric layer, wherein a first part of the second patterned conductive layer is coupled to a common electrode voltage, and the first part of the second patterned conductive layer together with the first part of the first patterned conductive layer form a first storage capacitor; forming a second interlayer dielectric layer to cover the second patterned conductive layer; and forming a patterned transparent conductive layer on the second interlayer dielectric layer, wherein the patterned transparent conductive layer is coupled to the pixel electrode voltage, and the patterned transparent conductive layer together with the first part of the second patterned conductive layer form a second storage capacitor; forming a passivation layer on the patterned transparent conductive layer; etching the passivation layer to form an opening to expose a part of the patterned transparent conductive layer; and forming a patterned reflective metal layer to cover the passivation layer, wherein the patterned reflective metal layer electrically connects with the patterned transparent conductive layer via the opening.
FIG. 1A illustrates a conventional pixel structure of a transflective liquid crystal display array substrate;
FIG. 1B illustrates an equivalent circuit of the pixel structure shown in FIG. 1A;
FIGS. 2A-2D illustrate a fabrication process of a transflective liquid crystal display array substrate according to one embodiment of the present invention;
FIG. 2E illustrates a sectional view of part a-b in FIG. 2C;
FIG. 2F illustrates a sectional view of part a-b in FIG. 2D; and
FIGS. 3A-3F illustrate a fabrication process of a transflective liquid crystal display array substrate according to another embodiment of the present invention.
FIGS. 2A-2D illustrate a fabrication process of a transflective liquid crystal display array substrate according to one embodiment of the present invention. In the present embodiment, a pixel structure in the liquid crystal display array substrate includes a first area (I) and a second area (II), in which the first area (I) is, for example, a reflective area, and the second area (II) is, for example, a transparent area. Referring to FIG. 2A, a first patterned conductive layer is first formed on a substrate (not shown). The first patterned conductive layer includes a first part 200, a second part 202 and a third part 204. The first part 200 of the first patterned conductive layer is arranged in the first area (I) of the pixel structure and coupled to a pixel electrode voltage. The second part 202 of the first patterned conductive layer is used as a scan line of the liquid crystal display array substrate and also as a gate electrode of a thin film transistor. The third part 204 of the first patterned conductive layer is used as an underlayer data line segment of the liquid crystal display array substrate. Then, a first interlayer dielectric layer 201 (shown in FIG. 2E) is formed on the substrate to cover the first area (I) and the second area (II) of the pixel structure.
Referring to FIG. 2B, a patterned semiconductor layer 206 is then formed on the first interlayer dielectric layer 201 over the aforementioned gate electrode, in which the material of the patterned semiconductor layer 206 can be, for example, amorphous silicon (α-Si), such that the thin film transistor can be formed as an α-Si thin film transistor. After that, a second patterned conductive layer is formed on the patterned semiconductor layer 206 and the first interlayer dielectric layer 201. The second patterned conductive layer includes a first part 210, a second part 212 and a third part 214. The first part 210 of the second patterned conductive layer is arranged on the first interlayer dielectric layer 201 of the first area (I) of the pixel structure. The first part 210 of the second patterned conductive layer is used as a common line of the liquid crystal display array substrate and coupled to a common electrode voltage. The first part 210 of the second patterned conductive layer together with the first part 200 of the first patterned conductive layer form a first storage capacitor CST1 (shown in FIG. 2E) when they are coupled to the common electrode voltage and the pixel electrode voltage, respectively. The second part 212 of the second patterned conductive layer is used as a drain electrode of the thin film transistor and electrically connects with the first part 200 of the first patterned conductive layer. The third part 214 of the second patterned conductive layer is used as a source electrode of the thin film transistor and also used as an upperlayer data line segment of the liquid crystal display array substrate, so as to electrically connect with the third part 204 of the first patterned conductive layer to form the data line of the liquid crystal display array substrate. Then, a second interlayer dielectric layer 221 (shown in FIG. 2E) is formed to cover the foregoing structure in the first area (I) and the second area (II) of the pixel structure.
In addition, the first interlayer dielectric layer 201 can be etched to have a first contact hole 216 a, for the second part 212 of the second patterned conductive layer to electrically connect with the first part 200 of the first patterned conductive layer, and to have a plurality of contact holes 216 b, for the third part 214 of the second patterned conductive layer to electrically connect with the third part 204 of the first patterned conductive layer to form the data line of the liquid crystal display array substrate.
Referring to FIG. 2C, a patterned transparent conductive layer 220 is then formed on the second interlayer dielectric layer 221 of the first area (I) and the second area (II), so as to form a transparent part in the second area (II) of the pixel structure in the transflective liquid crystal display array substrate. The material of the patterned transparent conductive layer 220 can include transparent conductive material such as Indium Tin Oxide (ITO), Indium Zinc Oxide (IZO), etc. Furthermore, the patterned transparent conductive layer 220 electrically connects with the second part 212 of the second patterned conductive layer and is coupled to the pixel electrode voltage. The patterned transparent conductive layer 220 and the first part 210 of the second patterned conductive layer form a second storage capacitor CST2 (shown in FIG. 2E). Moreover, the second interlayer dielectric layer 221 can be etched to have at least one second contact hole 222, for the patterned transparent conductive layer 220 to electrically connect with the second part 212 of the second patterned conductive layer.
Referring to FIG. 2D, a passivation layer 230 (shown in FIG. 2F) is then formed to cover the foregoing structure in the first area (I) and the second area (II), in which the passivation layer 230 has an opening 232 to expose a part of the patterned transparent conductive layer 220 in the second area (II). At last, a patterned reflective metal layer 234 is formed to cover the passivation layer 230 in the first area (I) and the second area (II). The patterned reflective metal layer 234 also electrically connects with the patterned transparent conductive layer 220, so as to form a reflective part in the first area (I) of the pixel structure in the transflective liquid crystal display array substrate. The material of the patterned reflective metal layer 234 can include conductive material, such as aluminum, etc. Furthermore, during the patterning process for the patterned reflective metal layer 234, only a portion of the patterned reflective metal layer 234 at the central area of the opening 232 is removed and a portion of the patterned reflective metal layer 234 at the peripheral area of the opening 232 is thus left, such as the dotted line 238 shown in FIG. 2D, so that the patterned reflective metal layer 234 electrically connects with the patterned transparent conductive layer 220. In addition, the passivation layer 230 on the patterned transparent conductive layer 220 can be selectively formed. In one embodiment, the passivation layer 230 is not formed on the patterned transparent conductive layer 220; instead, the patterned reflective metal layer 234 is formed directly on the patterned transparent conductive layer 220.
FIG. 2E illustrates a sectional view of part a-b in FIG. 2C. As shown in FIG. 2E, the first part 200 of the first patterned conductive layer, which is coupled to the pixel electrode voltage, together with the first part 210 of the second patterned conductive layer, which is coupled to the common electrode voltage, form the first storage capacitor CST1. The first part 210 of the second patterned conductive layer, which is coupled to the common electrode voltage, together with the patterned transparent conductive layer 220, which is coupled to the pixel electrode voltage, form the second storage capacitor CST2. In addition, the first interlayer dielectric layer 201 is etched to have the first contact hole 216 a, for the second part 212 of the second patterned conductive layer to electrically connect with the first part 200 of the first patterned conductive layer, and the second interlayer dielectric layer 221 is also etched to have the second contact hole 222, for the patterned transparent conductive layer 220 to electrically connect with the second part 212 of the second patterned conductive layer, such that the patterned transparent conductive layer 220 can electrically connect with the first part 200 of the first patterned conductive layer through the first contact hole 216 a and the second contact hole 222, to be coupled to the pixel electrode voltage.
FIG. 2F illustrates a sectional view of part a-b in FIG. 2D. As shown in FIG. 2F, the passivation layer 230 is formed to cover the patterned transparent conductive layer 220 and the second interlayer dielectric layer 221 in the first area (I), and the patterned reflective metal layer 234 is formed to cover the passivation layer 230. That is, the first patterned conductive layer, the first interlayer dielectric layer 201, the second patterned conductive layer, the second interlayer dielectric layer 221 and the patterned transparent conductive layer 220 are all arranged in between the patterned reflective metal layer 234 and the substrate. The patterned reflective metal layer 234 is formed to cover the side wall of the passivation layer 230 and also cover a part of the patterned transparent conductive layer 220 at the peripheral area of the opening 232. During the patterning process, only the patterned reflective metal layer 234 at the central area of the opening 232 is removed and the patterned reflective metal layer 234 at the peripheral area of the opening 232 is thus left, such as the dotted line 238 shown in FIG. 2D (or the peripheral area 238 of the opening 232 shown in FIG. 2F), so that the patterned reflective metal layer 234 electrically connects with the patterned transparent conductive layer 220.
FIGS. 3A-3F illustrate a fabrication process of a transflective liquid crystal display array substrate according to another embodiment of the present invention. In the present embodiment, the pixel structure in the liquid crystal display array substrate includes a first area (I) and a second area (II) as well. Referring to FIG. 3A, a first patterned conductive layer is first formed on a substrate (not shown). The first patterned conductive layer includes a first part 300, a second part 302 and a third part 304. The first part 300 of the first patterned conductive layer is arranged in the first area (I) of the pixel structure and coupled to a pixel electrode voltage. The second part 302 of the first patterned conductive layer is used as a scan line of the liquid crystal display array substrate and also used as a gate electrode of a thin film transistor. The third part 304 of the first patterned conductive layer is used as a data line segment of the liquid crystal display array substrate. Then, a first interlayer dielectric layer (not shown) is formed to cover the first area (I) and the second area (II) of the pixel structure.
Referring to FIG. 3B, a patterned semiconductor layer 306, for example, amorphous silicon (α-Si), is then formed on the first interlayer dielectric layer over the aforementioned gate electrode, such that the thin film transistor can be formed as an α-Si thin film transistor. After that, a second patterned conductive layer is formed on the patterned semiconductor layer 306 and the first interlayer dielectric layer. The second patterned conductive layer includes a first part 310, a second part 312 and a third part 314. The first part 310 of the second patterned conductive layer is formed to cover the first interlayer dielectric layer of the first area (I) of the pixel structure and also used as a common line, coupled to the common electrode voltage, of the liquid crystal display array substrate. The first part 310 of the second patterned conductive layer together with the first part 300 of the first patterned conductive layer form a first storage capacitor CST1 (not shown) when they are coupled to the common electrode voltage and the pixel electrode voltage, respectively. The second part 312 of the second patterned conductive layer is used as a drain electrode of the thin film transistor and electrically connects with the first part 300 of the first patterned conductive layer. The third part 314 of the second patterned conductive layer is used as a source electrode of the thin film transistor and also used as an another data line segment of the liquid crystal display array substrate, so as to electrically connect with the third part 304 of the first patterned conductive layer to form the data line of the liquid crystal display array substrate. Then, a second interlayer dielectric layer (not shown) is formed to cover the foregoing structure in the first area (I) and the second area (II) of the pixel structure.
Referring to FIG. 3C, a patterned transparent conductive layer 320 is then formed on the second interlayer dielectric layer of the first area (I) and the second area (II), so as to form in the second area (II) a transparent part of the pixel structure in the transflective liquid crystal display array substrate. The material of the patterned transparent conductive layer 320 can include transparent conductive material such as Indium Tin Oxide (ITO), etc. Furthermore, the patterned transparent conductive layer 320 is coupled to the pixel electrode voltage. The patterned transparent conductive layer 320 and the first part 310 of the second patterned conductive layer, which is coupled to the common electrode voltage, form a second storage capacitor CST2 (not shown).
Referring to FIG. 3D, a passivation layer (not shown) is then formed to cover the foregoing structure in the first area (I) and the second area (II), in which the passivation layer has an opening 332 to expose a part of the patterned transparent conductive layer 320 in the second area (II). The passivation layer is etched to form the opening 232 and a contact hole 336 a on the first part 300 of the first patterned conductive layer and the second part 312 of the second patterned conductive layer, and to form a plurality of contact holes 336 b in the adjoining part between the third part 304 of the first patterned conductive layer and the third part 314 of the second patterned conductive layer.
Referring to FIG. 3E, the first interlayer dielectric layer on the first part 300 of the first patterned conductive layer and the second interlayer dielectric layer on the second part 312 of the second patterned conductive layer both are then etched, so as to form contact holes 340 a under the contact hole 336 a; the first interlayer dielectric layer on the third part 304 of the first patterned conductive layer and the second interlayer dielectric layer on the third part 314 of the second patterned conductive layer both are then etched, so as to form a plurality of contact holes 340 b under the contact holes 336 b. Referring to FIG. 3F, a patterned reflective metal layer is then formed on the passivation layer, which includes a first part 350 a and a second part 350 b. The first part 350 a of the patterned reflective metal layer is formed on the passivation layer in the first area (I) and the second area (II) to cover the contact hole 336 a and the contact holes 340 a on the first part 300 of the first patterned conductive layer and the second part 312 of the second patterned conductive layer, so as to form in the first area (I) a reflective part of the pixel structure in the transflective liquid crystal display array substrate, such that the first part 300 of the first patterned conductive layer electrically connects with the second part 312 of the second patterned conductive layer through the contact holes 340 a and the first part 350 a of the patterned reflective metal layer. The second part 350 b of the patterned reflective metal layer is formed on the passivation layer over the data line to cover the contact holes 336 b and the contact holes 340 b on the third part 304 of the first patterned conductive layer and the third part 314 of the second patterned conductive layer, such that the third part 304 of the first patterned conductive layer electrically connects with the third part 314 of the second patterned conductive layer through the contact holes 340 b and the second part 350 b of the patterned reflective metal layer, to form the data line in the liquid crystal display array substrate. Moreover, the first part 350 a of the patterned reflective metal layer can also electrically connect with the patterned transparent conductive layer 320 by being formed to cover the peripheral area of the opening 332 (dotted lines 338 shown in FIG. 3F).
For the foregoing embodiment of the present invention, the pixel structure of the transflective liquid crystal display array substrate and the method for fabricating the same can be used to provide more storage capacitance in the same pixel structure, such that the design for the storage capacitor is more flexible. Besides, the liquid crystal display can have better electrical characteristics, and the liquid crystal molecules can be more stable during the response time, as a result of the increased storage capacitance.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS6100947Jun 4, 1998Aug 8, 2000Seiko Epson CorporationLiquid crystal panel substrate, liquid crystal panel and electronic apparatus using the sameUS7199396Jun 28, 2002Apr 3, 2007Thales Avionics Lcd S.A.Active matrix of thin-film transistors (TFT) for an optical sensors or display screenUS7532263Jun 15, 2006May 12, 2009Lg Display Co., Ltd.Array substrate for liquid crystal display device with storage electrodes and method of fabricating the sameUS7576720Nov 30, 2005Aug 18, 2009Au Optronics CorporationTransflective liquid crystal displayUS7791692 *Jun 2, 2006Sep 7, 2010Samsung Electronics Co., Ltd.TFT array panel having a first pixel region having first transmissive with first and third reflective electrodes and a second pixel region having second transmissive with second and fourth reflective electrodes where the area ratios of the first and third reflective electrodes to the second and fourth reflective electrodes are differentUS20050161677Mar 18, 2005Jul 28, 2005Byung-Hoo JungThin film transistor array panelUS20060250551Jan 3, 2006Nov 9, 2006Samsung Electronics Co., Ltd.Liquid crystal displayUS20070171320May 11, 2006Jul 26, 2007Hsiang-Lin LinPixel structure and liquid crystal display and method for manufacturing the sameJP2007108513A Title not availableTW273313B Title not availableTW200712633A Title not available* Cited by examinerNon-Patent CitationsReference1English language translation of abstract of JP 2007-108513 (published Apr. 26, 2007).2English language translation of abstract of TW 200712633 (published Apr. 1, 2007).3English language translation of abstract of TW I273313 (published Feb. 11, 2007).Classifications U.S. Classification349/114, 349/138, 349/38International ClassificationG02F1/1335Cooperative ClassificationG02F1/133555, G02F1/136227, G02F1/136213European ClassificationG02F1/1362CLegal EventsDateCodeEventDescriptionSep 6, 2011ASAssignmentFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, YUNG-LUN;TUNG, HSIU-CHI;LIU, LI-PING;SIGNING DATES FROM 20080724 TO 20080729;REEL/FRAME:026857/0142Owner name: AU OPTRONICS CORPORATION, TAIWANRotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google