Source: http://www.google.com/patents/US8174101?dq=6335678
Timestamp: 2016-07-30 21:25:44
Document Index: 593165325

Matched Legal Cases: ['Application No. 06801402', 'Application No. 2008', 'Application No. 10', 'Application No. 2008', 'Application No. 095130920', 'Application No. 200505410']

Patent US8174101 - Microelectronic devices and microelectronic support devices, and associated ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsMicroelectronic devices, associated assemblies, and associated methods are disclosed herein. For example, certain aspects of the invention are directed toward a microelectronic device that includes a microfeature workpiece having a side and an aperture in the side. The device can further include a workpiece...http://www.google.com/patents/US8174101?utm_source=gb-gplus-sharePatent US8174101 - Microelectronic devices and microelectronic support devices, and associated assemblies and methodsAdvanced Patent SearchPublication numberUS8174101 B2Publication typeGrantApplication numberUS 11/218,256Publication dateMay 8, 2012Filing dateSep 1, 2005Priority dateAug 24, 2005Fee statusPaidAlso published asEP1929520A2, EP1929520B1, US7968369, US8778732, US9129862, US20070045797, US20070105272, US20110252623, US20140326488, WO2007024526A2, WO2007024526A3Publication number11218256, 218256, US 8174101 B2, US 8174101B2, US-B2-8174101, US8174101 B2, US8174101B2InventorsTeck Kheng Lee, David Yih Ming Chai, Hong Wan NgOriginal AssigneeMicron Technology, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (103), Non-Patent Citations (9), Referenced by (3), Classifications (79), Legal Events (5) External Links: USPTO, USPTO Assignment, EspacenetMicroelectronic devices and microelectronic support devices, and associated assemblies and methods
FIG. 3 is a partially schematic cross-sectional illustration of a microelectronic device assembly 300 with a microelectronic device 310 operatively or electrically coupled to a support member 340 in accordance with embodiments of the invention. In the illustrated embodiment, a microelectronic device 310 similar to the microelectronic device discussed with reference to FIGS. 2A-2D is structurally coupled to the support member (e.g., by an adhesive 346). The microelectronic device 310 includes a microfeature workpiece 320 add three workpiece contacts positioned in a three-dimensional array, shown as a first workpiece contact 330 a, a second workpiece contact 330 b, and a third workpiece contact 330 c (e.g., referred to collectively as workpiece contacts 330). Each workpiece contact 330 includes a first surface 334 a and a second surface 334 b. In the illustrated embodiment, the microfeature workpiece 320 includes a first side 322 a and a second side 322 b, and the first workpiece contact 330 a is carried by the first side 322 a. In FIG. 3, the second and third workpiece contacts 330 b, 330 c are positioned proximate to the second side 322 b. Additionally, the second and third workpiece contacts 330 b, 330 c are positioned so that at least a portion of the first surface 334 a of the second workpiece contact 330 b is accessible through a first passageway 324 a and at least a portion of the first surface 334 a of the third workpiece contact 330 c is accessible through a second passageway 324 b. In the illustrated embodiment, the first and second passageways 324 a, 324 b are tapered and the second and third workpiece contacts 330 b, 330 c have been configured to extend through at least a portion of their respective passageway 324 a, 324 b (e.g., the second and third workpiece contacts 330 b, 330 c can be “plated up” using electrostatic plating). Accordingly, because the second and third workpiece contacts 330 b, 330 c extend partially through the first and second tapered passageways 324 a, 324 b the effective bonding area can be increased and/or the bonding depth (e.g., the depth a connector 344 must extend into the first and second passageways 324 a, 324 b) can be reduced. In certain embodiments, a first protective material 314 a can cover at least a portion of the microfeature workpiece 320, the second surface 334 b of the second workpiece contact 330 b, and/or the second surface 334 b of the third workpiece contact 330 c to provide structural integrity and/or protection from the environment.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4807021Mar 5, 1987Feb 21, 1989Kabushiki Kaisha ToshibaSemiconductor device having stacking structureUS5062565Jul 13, 1990Nov 5, 1991Micron Technology, Inc.Method for combining die attach and wirebond in the assembly of a semiconductor packageUS5128831Oct 31, 1991Jul 7, 1992Micron Technology, Inc.High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled viasUS5252857Aug 5, 1991Oct 12, 1993International Business Machines CorporationStacked DCA memory chipsUS5518957Mar 28, 1994May 21, 1996Samsung Electronics Co., Ltd.Method for making a thin profile semiconductor packageUS5593927Dec 1, 1995Jan 14, 1997Micron Technology, Inc.Method for packaging semiconductor diceUS5739050Jan 26, 1996Apr 14, 1998Micron Technology, Inc.Method and apparatus for assembling a semiconductor package for testingUS5815000Dec 29, 1995Sep 29, 1998Micron Technology, Inc.Method for testing semiconductor dice with conventionally sized temporary packagesUS5883426Apr 18, 1997Mar 16, 1999Nec CorporationStack moduleUS5891797Oct 20, 1997Apr 6, 1999Micron Technology, Inc.Method of forming a support structure for air bridge wiring of an integrated circuitUS5894218Aug 7, 1996Apr 13, 1999Micron Technology, Inc.Method and apparatus for automatically positioning electronic dice within component packagesUS5946553Sep 25, 1995Aug 31, 1999Micron Technology, Inc.Process for manufacturing a semiconductor package with bi-substrate dieUS5986209Jul 9, 1997Nov 16, 1999Micron Technology, Inc.Package stack via bottom leaded plastic (BLP) packagingUS5990566May 20, 1998Nov 23, 1999Micron Technology, Inc.High density semiconductor packageUS6011694Aug 1, 1997Jan 4, 2000Fuji Machinery Mfg. & Electronics Co., Ltd.Ball grid array semiconductor package with solder ball openings in an insulative baseUS6018249Dec 11, 1997Jan 25, 2000Micron Technolgoy, Inc.Test system with mechanical alignment for semiconductor chip scale packages and diceUS6020624Apr 1, 1998Feb 1, 2000Micron Technology, Inc.Semiconductor package with bi-substrate dieUS6020629Jun 5, 1998Feb 1, 2000Micron Technology, Inc.Stacked semiconductor package and method of fabricationUS6025728Apr 25, 1997Feb 15, 2000Micron Technology, Inc.Semiconductor package with wire bond protective memberUS6028365Mar 30, 1998Feb 22, 2000Micron Technology, Inc.Integrated circuit package and method of fabricationUS6048744Sep 15, 1997Apr 11, 2000Micron Technology, Inc.Integrated circuit package alignment featureUS6051878Jan 19, 1999Apr 18, 2000Micron Technology, Inc.Method of constructing stacked packagesUS6072233May 4, 1998Jun 6, 2000Micron Technology, Inc.Stackable ball grid array packageUS6072236Mar 7, 1996Jun 6, 2000Micron Technology, Inc.Micromachined chip scale packageUS6072323Mar 3, 1997Jun 6, 2000Micron Technology, Inc.Temporary package, and method system for testing semiconductor dice having backside electrodesUS6081429Jan 20, 1999Jun 27, 2000Micron Technology, Inc.Test interposer for use with ball grid array packages assemblies and ball grid array packages including same and methodsUS6089920May 4, 1998Jul 18, 2000Micron Technology, Inc.Modular die sockets with flexible interconnects for packaging bare semiconductor dieUS6094058Oct 14, 1997Jul 25, 2000Micron Technology, Inc.Temporary semiconductor package having dense array external contactsUS6097087Oct 31, 1997Aug 1, 2000Micron Technology, Inc.Semiconductor package including flex circuit, interconnects and dense array external contactsUS6107122Aug 4, 1997Aug 22, 2000Micron Technology, Inc.Direct die contact (DDC) semiconductor packageUS6130474Oct 12, 1999Oct 10, 2000Micron Technology, Inc.Leads under chip IC packageUS6148509Aug 26, 1998Nov 21, 2000Micron Technology, Inc.Method for supporting an integrated circuit dieUS6150717Jun 16, 1998Nov 21, 2000Micron Technology, Inc.Direct die contact (DDC) semiconductor packageUS6163956Jun 29, 1999Dec 26, 2000Micron Technology, Inc.Method of making chip scale package with heat spreadeUS6165887Sep 7, 1999Dec 26, 2000Micron Technology , Inc.Method of improving interconnect of semiconductor devices by using a flattened ball bondUS6175149Feb 13, 1998Jan 16, 2001Micron Technology, Inc.Mounting multiple semiconductor dies in a packageUS6188232Jun 29, 1998Feb 13, 2001Micron Technology, Inc.Temporary package, system, and method for testing semiconductor dice and chip scale packagesUS6198172Feb 20, 1997Mar 6, 2001Micron Technology, Inc.Semiconductor chip packageUS6201304Oct 10, 1997Mar 13, 2001Micron Technology, Inc.Flip chip adaptor package for bare dieUS6208156Sep 3, 1998Mar 27, 2001Micron Technology, Inc.Test carrier for packaging semiconductor components having contact balls and calibration carrier for calibrating semiconductor test systemsUS6212767Aug 31, 1999Apr 10, 2001Micron Technology, Inc.Assembling a stacked die packageUS6214716Sep 30, 1998Apr 10, 2001Micron Technology, Inc.Semiconductor substrate-based BGA interconnection and methods of farication sameUS6225689Aug 14, 2000May 1, 2001Micron Technology, Inc.Low profile multi-IC chip package connectorUS6232666Dec 4, 1998May 15, 2001Mciron Technology, Inc.Interconnect for packaging semiconductor dice and fabricating BGA packagesUS6235554May 24, 1999May 22, 2001Micron Technology, Inc.Method for fabricating stackable chip scale semiconductor packageUS6239489Jul 30, 1999May 29, 2001Micron Technology, Inc.Reinforcement of lead bonding in microelectronics packagesUS6247629Feb 5, 1999Jun 19, 2001Micron Technology, Inc.Wire bond monitoring system for layered packagesUS6255833Jun 17, 1998Jul 3, 2001Micron Technology, Inc.Method for testing semiconductor dice and chip scale packagesUS6258623Jul 8, 1999Jul 10, 2001Micron Technology, Inc.Low profile multi-IC chip package connectorUS6258624May 1, 2000Jul 10, 2001Micron Technology, Inc.Semiconductor package having downset leadframe for reducing package bowUS6259153Jul 12, 2000Jul 10, 2001Micron Technology, Inc.Transverse hybrid LOC packageUS6261865Oct 6, 1998Jul 17, 2001Micron Technology, Inc.Multi chip semiconductor package and method of constructionUS6265766Jan 14, 2000Jul 24, 2001Micron Technology, Inc.Flip chip adaptor package for bare dieUS6281042Aug 31, 1998Aug 28, 2001Micron Technology, Inc.Structure and method for a high performance electronic packaging assemblyUS6281577Apr 22, 1997Aug 28, 2001Pac Tech-Packaging Technologies GmbhChips arranged in plurality of planes and electrically connected to one anotherUS6285204Jun 3, 2000Sep 4, 2001Micron Technology, Inc.Method for testing semiconductor packages using oxide penetrating test contactsUS6294839Aug 30, 1999Sep 25, 2001Micron Technology, Inc.Apparatus and methods of packaging and testing dieUS6297547May 19, 2000Oct 2, 2001Micron Technology Inc.Mounting multiple semiconductor dies in a packageUS6303981Sep 1, 1999Oct 16, 2001Micron Technology, Inc.Semiconductor package having stacked dice and leadframes and method of fabricationUS6326698Jun 8, 2000Dec 4, 2001Micron Technology, Inc.Semiconductor devices having protective layers thereon through which contact pads are exposed and stereolithographic methods of fabricating such semiconductor devicesUS6329222Dec 20, 1999Dec 11, 2001Micron Technology, Inc.Interconnect for packaging semiconductor dice and fabricating BGA packagesUS6331221Aug 3, 1999Dec 18, 2001Micron Technology, Inc.Process for providing electrical connection between a semiconductor die and a semiconductor die receiving memberUS6429528Feb 27, 1998Aug 6, 2002Micron Technology, Inc.Multichip semiconductor packageUS6437586Nov 3, 1997Aug 20, 2002Micron Technology, Inc.Load board socket adapter and interface methodUS6483044Aug 23, 2000Nov 19, 2002Micron Technology, Inc.Interconnecting substrates for electrical coupling of microelectronic componentsUS6548376Aug 30, 2001Apr 15, 2003Micron Technology, Inc.Methods of thinning microelectronic workpiecesUS6552910Jun 28, 2000Apr 22, 2003Micron Technology, Inc.Stacked-die assemblies with a plurality of microelectronic devices and methods of manufactureUS6560117Aug 30, 2001May 6, 2003Micron Technology, Inc.Packaged microelectronic die assemblies and methods of manufactureUS6607937Aug 23, 2000Aug 19, 2003Micron Technology, Inc.Stacked microelectronic dies and methods for stacking microelectronic diesUS6614092Aug 10, 2001Sep 2, 2003Micron Technology, Inc.Microelectronic device package with conductive elements and associated method of manufactureUS6650013Aug 30, 2001Nov 18, 2003Micron Technology, Inc.Method of manufacturing wire bonded microelectronic device assembliesUS6975035May 17, 2002Dec 13, 2005Micron Technology, Inc.Method and apparatus for dielectric filling of flip chip on interposer assemblyUS7180149 *Aug 24, 2004Feb 20, 2007Fujikura Ltd.Semiconductor package with through-holeUS7517790 *Feb 8, 2005Apr 14, 2009International Business Machines CorporationMethod and structure to enhance temperature/humidity/bias performance of semiconductor devices by surface modificationUS20020041027Oct 10, 2001Apr 11, 2002Kabushiki Kaisha ToshibaSemiconductor deviceUS20020155728Jun 5, 2002Oct 24, 2002Tessera, Inc.Semiconductor chip assemblies, methods of making same and components for sameUS20030049882 *Aug 30, 2001Mar 13, 2003Yin Leng NamWire bonded microelectronic device assemblies and methods of manufacturing sameUS20030062631Sep 24, 2002Apr 3, 2003Mitsubishi Denki Kabushiki KaishaSemiconductor device and method of fabricating the sameUS20030080428May 2, 2002May 1, 2003Mitsubishi Denki KabushikiSemiconductor deviceUS20030151139 *Jan 28, 2003Aug 14, 2003Nec Electronics CorporationSemiconductor deviceUS20040125579Dec 12, 2003Jul 1, 2004Satoru KonishiSemiconductor moduleUS20050098605 *Nov 6, 2003May 12, 2005International Business Machines CorporationApparatus and method for low pressure wirebondUS20050104171 *Nov 13, 2003May 19, 2005Benson Peter A.Microelectronic devices having conductive complementary structures and methods of manufacturing microelectronic devices having conductive complementary structuresUS20050104228Nov 13, 2003May 19, 2005Rigg Sidney B.Microelectronic devices, methods for forming vias in microelectronic devices, and methods for packaging microelectronic devicesUS20050127478Dec 10, 2003Jun 16, 2005Hiatt William M.Microelectronic devices and methods for filling vias in microelectronic devicesUS20050167850Mar 1, 2005Aug 4, 2005Moden Walter L.Flip-chip adaptor package for bare dieUS20050253245May 12, 2004Nov 17, 2005Mark LynchPackage design and method for electrically connecting die to packageUS20050287783 *Jun 29, 2004Dec 29, 2005Kirby Kyle KMicroelectronic devices and methods for forming interconnects in microelectronic devicesUS20060108666 *Nov 16, 2005May 25, 2006Shinko Electric Industries Co., Ltd.Semiconductor device and method of fabricating the sameUS20060261340 *Jul 28, 2006Nov 23, 2006Farnworth Warren MMicroelectronic imagers and methods of packaging microelectronic imagersUS20070105272Dec 28, 2006May 10, 2007Micron Technology, Inc.Microelectronic devices and microelectronic support devices, and associated assemblies and methodsUS20110252623Oct 20, 2011Micron Technology, Inc.Microelectronic devices and microelectronic support devices, and associated assemblies and methodsUSRE35385Nov 9, 1994Dec 3, 1996Sgs-Thomson Microelectronics, Sa.Method for fixing an electronic component and its contacts to a supportDE19536278A1Sep 28, 1995Apr 3, 1997Ods Gmbh & Co KgCarrier element for integrated circuit element of e.g. chip cardJP2001044357A Title not availableJP2001308122A Title not availableJP2002118198A Title not availableJP2002261194A Title not availableJP2003017495A Title not availableJP2003174120A Title not availableJP2004281982A Title not availableJP2005101067A Title not availableJP2006156436A Title not available* Cited by examinerNon-Patent CitationsReference1Communication pursuant to Article 94(3) EPC, EP Application No. 06801402.6, Sep. 26, 2008.2International Search Report and Written Opinion for Application No. PCT/US2006/031600, 13 pages, mailed Feb. 21, 2007.3Office Action issued Aug. 2, 2011 in Japan Application No. 2008-527989, 11 pages.4Office Action issued Aug. 6, 2010 in U.S. Appl. No. 11/617,567.5Office Action issued Feb. 23, 2010 in Korea Application No. 10-2008-7006163.6Office Action issued Feb. 4, 2010 in U.S. Appl. No. 11/617,567.7Office Action issued Feb. 8, 2011 in Japan Application No. 2008-527969, 8 pages.8Office Action issued Oct. 22, 2008 in R.O.C. (Taiwan) Application No. 095130920.9Search Report and Written Opinion for Singapore Application No. 200505410-1, 15 pages, mailed Feb. 8, 2007.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8466564 *Oct 21, 2011Jun 18, 2013Tessera, Inc.Enhanced stacked microelectronic assemblies with central contacts and improved ground or power distributionUS8885356Oct 21, 2011Nov 11, 2014Tessera, Inc.Enhanced stacked microelectronic assemblies with central contacts and improved ground or power distributionUS20120153435 *Jun 21, 2012Tessera, Inc.Enhanced stacked microelectronic assemblies with central contacts and improved ground or power distribution* Cited by examinerClassifications U.S. Classification257/678, 257/E21.518, 257/782, 257/774, 257/784, 257/777, 257/E21.519, 257/787International ClassificationH01L23/02Cooperative ClassificationH01L2924/12042, Y10T29/49826, H01L2924/15787, H01L2924/14, H01L2924/09701, H01L2224/4809, H01L2224/49, H01L24/85, H01L2224/48091, H01L24/05, H01L2924/0002, H01L2924/01079, H01L2224/73215, H01L2224/32225, H01L2224/48464, H01L2224/85205, H01L2224/85203, H01L2224/45144, H01L2224/48227, H01L2224/05571, H01L2924/01033, H01L2924/01029, H01L2224/48472, H01L2924/01028, H01L2224/05599, H01L2224/48599, H01L2224/85399, H01L23/13, H01L2924/15192, H01L2224/06136, H01L2924/01082, H01L2924/01031, H01L2924/01032, H01L2924/10253, H01L2224/73265, H01L2924/014, H01L2924/01078, H01L23/3135, H01L2224/04042, H01L2924/01006, H01L2924/00014, H01L21/76898, H01L2924/01005, H01L2224/4824, H01L2224/4845, H01L24/06, H01L23/3121, H01L2224/48235, H01L24/48, H01L24/32, H01L2224/2518, H01L24/73, H01L24/49, H01L2924/01047, H01L24/45, H01L2924/01014, H01L23/481, H01L2224/48095, H01L23/12European ClassificationH01L23/31H2, H01L23/13, H01L24/48, H01L24/05, H01L21/768T, H01L24/32, H01L24/49, H01L23/48J, H01L23/31H4, H01L24/06, H01L24/73Legal EventsDateCodeEventDescriptionDec 28, 2005ASAssignmentOwner name: MICRON TECHNOLOGY, INC., IDAHOFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, TECK KHENG;CHAI, DAVID YIH MING;NG, HONG WAN;REEL/FRAME:017415/0722;SIGNING DATES FROM 20051116 TO 20051122Owner name: MICRON TECHNOLOGY, INC., IDAHOFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, TECK KHENG;CHAI, DAVID YIH MING;NG, HONG WAN;SIGNING DATES FROM 20051116 TO 20051122;REEL/FRAME:017415/0722Jul 10, 2012CCCertificate of correctionOct 21, 2015FPAYFee paymentYear of fee payment: 4May 12, 2016ASAssignmentOwner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENFree format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001Effective date: 20160426Jun 2, 2016ASAssignmentOwner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERALFree format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001Effective date: 20160426RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services