Source: http://www.google.com/patents/US6821825?dq=patent:5992892
Timestamp: 2017-05-28 00:38:04
Document Index: 707199485

Matched Legal Cases: ['Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60', 'Application No. 60']

Patent US6821825 - Process for deposition of semiconductor films - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsChemical vapor deposition processes utilize chemical precursors that allow for the deposition of thin films to be conducted at or near the mass transport limited regime. The processes have high deposition rates yet produce more uniform films, both compositionally and in thickness, than films prepared...http://www.google.com/patents/US6821825?utm_source=gb-gplus-sharePatent US6821825 - Process for deposition of semiconductor filmsAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS6821825 B2Publication typeGrantApplication numberUS 10/074,563Publication dateNov 23, 2004Filing dateFeb 11, 2002Priority dateFeb 12, 2001Fee statusPaidAlso published asDE60223662D1, DE60223662T2, DE60227350D1, EP1374290A2, EP1374290B1, EP1374291A2, EP1374291B1, EP1421607A2, US6716713, US6716751, US6743738, US6900115, US6958253, US6962859, US7186582, US7273799, US7285500, US7547615, US7585752, US7893433, US8067297, US8360001, US20020168868, US20020173113, US20020197831, US20030022528, US20030068851, US20030068869, US20030082300, US20050048745, US20050064684, US20050208740, US20050250302, US20070102790, US20080014725, US20080073645, US20100012030, WO2002064853A2, WO2002064853A3, WO2002065508A2, WO2002065508A3, WO2002065516A2, WO2002065516A3, WO2002065516A8, WO2002065517A2, WO2002065517A3, WO2002080244A2, WO2002080244A3, WO2002080244A9Publication number074563, 10074563, US 6821825 B2, US 6821825B2, US-B2-6821825, US6821825 B2, US6821825B2InventorsMichael A. Todd, Mark HawkinsOriginal AssigneeAsm America, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (62), Non-Patent Citations (2), Referenced by (267), Classifications (130), Legal Events (5) External Links: USPTO, USPTO Assignment, EspacenetProcess for deposition of semiconductor films
4. The process as claimed in claim 1, wherein the temperature is in the range of from about 450° C. to about 750° C.
5. The process as claimed in claim 4, wherein the temperature is in the range of from about 550° C. to about 650° C.
23. The process as claimed in claim 22, wherein the nitrogen source is atomic nitrogen.
24. The process as claimed in claim 22, wherein the trisilane is introduced in pulses.
25. The process as claimed in claim 22, wherein the Si-containing film is a SiN film having a thickness in the range of about 10 Å to about 300 Å.
This application claims priority to U.S. Provisional Application No. 60/268,337, filed Feb. 12, 2001; U.S. Provisional Application No. 60/279,256, filed Mar. 27, 2001; U.S. Provisional Application No. 60/311,609, filed Aug. 9, 2001; U.S. Provisional Application No. 60/323,649, filed Sep. 19, 2001; U.S. Provisional Application No. 60/332,696, filed Nov. 13, 2001; U.S. Provisional Application No. 60/333,724, filed Nov. 28, 2001; and U.S. Provisional Application No. 60/340,454, filed Dec. 7, 2001; all of which are hereby incorporated by reference in their entireties. This application is related to, and incorporates by reference in their entireties, co-owned and co-pending U.S. patent application Ser. No.: 10/074,149 now U.S. Pat. No. 6,716,759; U.S. patent application Ser. Nos. 10/074,722; 10/074,633; 10/074,564; and 10/074,534, all of which were filed on February 11, 2002.
This invention relates generally to depositing semiconductor films, such as those containing Si, Ge and/or carbon for integrated circuit fabrication. More particularly, the invention relates to making these materials with greater thickness and compositional uniformity in chemical vapor deposition systems.
As the dimensions of microelectronic devices become smaller, the importance of the physical and chemical properties of the materials used in their manufacture becomes more important. This is particularly true for those advanced materials that can be integrated into existing generations of devices using already-proven manufacturing tools. For example, it would be desirable to incorporate epitaxial Si1−xGex and Si1−x−yGexCy alloys into Bipolar and BiCMOS device manufacturing processes. These advanced alloy materials have utility as base layers in heterojunction bipolar transistors (HBT), resistors in BiCMOS devices and as gate electrodes in CMOS devices and various other integrated electronic devices.
Conventional processes for the deposition of single crystal, amorphous and/or polycrystalline silicon, silicon germanium (SiGe) and silicon germanium carbon (SiGeC) alloys arc typically performed using batch thermal processes (either low pressure (LP) or ultra-high vacuum (UHV) conditions) or single wafer processes. Single wafer processes are becoming increasingly significant, but a number of problems remain. For instance, within-wafer and wafer-to-wafer uniformity, deposition rates, and process repeatability remain a concern with conventional single wafer processes, particularly for in situ doped semiconductor films. As wafers continue to increase in size (currently 300 mm wafers are being integrated into fabrication processes), maintaining uniformity is becoming more challenging still.
Japanese Patent Application Disclosure Number S60-43485 discloses the use of trisilane to make amorphous thin films at 300° C., apparently for photovoltaic applications. Japanese Patent Application Disclosure Number H5-62911 discloses the use of trisilane and germane to make thin films at 500° C. or less. Japanese Patent Application Disclosure Number H3-91239, H3-185817, H13-187215 and HO2-155225 each disclose the use of disilane, some also mentioning trisilane.
The art has generally focused on the use of disilane and trisilane for producing amorphous, hydrogenated silicon at relatively low deposition temperatures. However, there remains a need for a process for depositing semiconductor materials such as doped silicon, low-H content amorphous silicon and SiGe onto surfaces, preferably at high deposition rates without sacrificing good uniformity.
In accordance with one aspect of the invention, the use of particular precursors allows the deposition process to be conducted closer to, or within, a mass transport limited growth regime, relative to conventional precursors at the same temperature. Within this regime, temperature dependent non-uniformities, such as undesirable elemental concentration gradients and variable film deposition rates, and consequent thickness non-uniformities, can be avoided. Preferred chemical precursors include trisilane and trisilane in combination with digermane. Uniform deposition can be achieved at temperatures lower than those used for conventional chemical precursors, with higher film deposition rates.
In another aspect of the invention, flow rates of the preferred precursors are adjusted as a function of temperature to obtain higher deposition rates with equal or greater uniformity, as compared with deposition using conventional precursors (e.g., silane). The advantages of trisilane over silane have been found particularly applicable to the deposition of silicon-containing layers as active layers in integrated transistors.
In another aspect of this invention, methods are taught for stepwise or dynamically changing process parameters such as temperature, temperature distribution, pressure, reactant flow rate and reactant partial pressure in such a way as to reduce or eliminate such undesirable elemental concentration gradients, thickness non-uniformities and variable film deposition rates. These methods can be used in conjunction with the use of higher order silanes and/or germanes.
FIG. 1 is a flow chart generally illustrating the process of forming a gate stack in accordance with a preferred embodiment;
FIG. 2 illustrates a gate stack in accordance with a preferred embodiment;
FIG. 3 is a flow chart generally illustrating the process of changing the temperature set point during the deposition process in accordance with a preferred embodiment;
FIG. 4 shows a plot of film thickness as a function of measurement site for a preferred SiGe film;
FIG. 5 is a reproduction of a scanning electron photomicrograph illustrating a SiGe film deposited using silane and germane;
FIG. 6 is a reproduction of a scanning electron photomicrograph illustrating a cross section of the SiGe film shown in FIG. 5;
FIG. 7 is a reproduction of a scanning electron photomicrograph showing a SiGe film deposited using trisilane and germane;
FIG. 8 is a reproduction of a scanning electron photomicrograph showing a cross section of the SiGe film shown in FIG. 7;
FIG. 9 is a reproduction of a transmission electron photomicrograph showing a cross section of a preferred SiN film;
FIG. 10 shows an Arrhenius plot obtained under the conditions described below for silane, disilane, and trisilane;
FIG. 11 shows a plot illustrating film deposition rate on an oxide substrate as a function of trisilane (Silcore™) flow rate at 600° C., 40 Torr;
FIG. 12 shows a plot illustrating film thickness as a function of position for various deposition times using trisilane (Silcore™) at 650° C., 40 Torr;
FIG. 13 shows a plot of deposition rate as a function of diborane flow for deposition using trisilane;
FIG. 14 shows a RBS BRD spectrum for an amorphous silicon film deposited using trisilane at 600° C., 40 Torr;
FIG. 15 shows a series of X-ray diffraction patterns obtained for films deposited using trisilane at 600° C., 650° C., 700° C. and 750° C. (bottom to top, respectively);
FIG. 16 is a reproduction of a transmission electron photomicrograph of a cross-sectioned polycrystalline silicon film;
FIG. 17 shows a selected area diffraction pattern for a polycrystalline silicon film;
FIG. 18 is a reproduction of a scanning electron photomicrograph of a cross-sectioned conformal amorphous silicon film;
FIG. 19 shows a RBS spectrum for a silicon nitride film; and
FIG. 20 shows a RBS ERD spectrum for a silicon nitride film.
Dynamic temperature variations, due to limitations in heating and temperature control systems, play a significant role in the non-uniformity of film deposition on substrate surfaces by CVD. It is generally desirable for the deposited film to be as uniform as possible in both thickness and elemental composition, but existing processes tend to produce films that are non-uniform to varying degrees. Such non-uniformities often result from temperature variations across the surface of the substrate because the surface temperature of the substrate influences the deposition rate and the composition of the resulting film. Imperfect control over other process parameters, including gas flow rates and total pressure, are also believed to contribute to non-uniformities in film physical properties.
Uniformity is often sought by empirically tuning the deposition conditions e.g., gas flow rate, rotation speed of substrate, power distribution to heating elements, etc., to achieve an overall uniform thickness for the desired film. This is done by first depositing a large number of films on different substrates, each under a different pre-selected set of deposition conditions. The thickness variations within each film are then measured and the results analyzed to identify conditions that would eliminate the thickness variations. The inventors have realized, however, that this empirical process does not necessarily achieve uniform temperature distributions throughout the process; rather, the process effectively time-averages the thickness variations produced by the temperature variations for a specific reaction temperature ‘set-point’.
As will be appreciated by the skilled artisan, the temperature range for the mass transport limited regime can be determined for a given precursor and set of reaction conditions, and illustrated in an Arrhenius plot. For the chemical precursor trisilane, the transition point from temperature-dependent deposition rates to temperature-independent deposition rates is much lower than the transition point for silane or disilane, as illustrated in the Arrhenius plot shown in FIG. 10. The lower region of the plot up to the transition has a significant upward linear slope, indicating that deposition of trisilane within this temperature range is a strong function of temperature and therefore not within the mass transport limited regime. For example, FIG. 10 shows that trisilane deposition is not mass transport limited (i.e., is within the kinetic regime) at temperatures less than about 525° C., under the conditions used (25 sccm flow rate, 40 Torr pressure). In contrast, the region of the plot above the transition point is substantially flat, indicating that deposition of trisilane within this temperature range is independent of temperature and therefore within the mass transport limited regime. For example, FIG. 10 shows that trisilane deposition is clearly mass transport limited at temperatures of about 620° C. or greater. It will be understood that the transition occurs over a range of temperatures in which the declining slope of the Arrhenius plot indicates that the deposition of trisilane within this temperature range is substantially independent of temperature, near the mass transport limited regime. For example, FIG. 10 shows that trisilane deposition is substantially mass transport limited at temperatures of about 525° C. or greater. It will be understood that the transition point may increase somewhat at higher flow rates, and decrease somewhat at lower flow rates. For example, it has been determined experimentally that the transition point from temperature-dependent deposition to substantially mass transport limited deposition shifts to higher temperatures when the trisilane flow rate is increased. Accordingly, the use of trisilane enables substantially mass transport limited deposition at temperatures that are desirable for other reasons in contemporary fabrication (e.g., conservation of thermal budgets for maintaining crystal properties, controlling dopant profiles, etc.).
A variety of silicon- and germanium-containing chemical precursors can be suitably used in the film deposition processes disclosed herein to provide Si-containing films, Ge-containing films and alloy films that contain both Si and Ge, e.g., silicon germanium (SiGe, without implying stoichiometry) films. These chemical precursors may also be used in conjunction with carbon sources to provide alloy films, e.g., SiGeC (without implying stoichiometry) alloy thin films. Preferred Si-containing chemical precursors suitable for use in the instant invention include higher-order, non-halogenated hydrides of silicon, particularly silanes of the formula SinH2n+2 where n=2-6. Particular examples include disilane (H3SiSiH3), trisilane (H3SiSiH2SiH3), and tetrasilane (H3SiSiH2SiH2SiH3). Trisilane (also represented by Si3H8) is most preferred for achieving a balance of volatility and reactivity. Substantially or nearly mass transport limited deposition, at relatively low temperatures, is preferred (but not necessary) for SiGe deposition. Preferred Ge-containing chemical precursors suitable for use in the instant invention include higher-order germanes of the formula GenH2n+2 where n=2-3. In other arrangements, the germanium source can comprise (H3Ge)(GeH2)x(GeH3), where x=0-2. Particular examples include digermane (H3GeGeH3), trigermane (H3GeGeH2GeH3) and tetragermane (H3GeGeH2GeH2GeH3).
In a preferred embodiment, the chemical precursors are used in conjunction with a source of carbon. Preferred carbon sources include silylmethanes [(H3Si)4−xCRx] where x=0-3 and R=H and/or D. The preferred silylmethanes are disilylmethane, trisilylmethane and tetrasilylmethane (x=0-2), with tetrasilylmethane being most preferred. Additional preferred carbon sources include hydrocarbons such as methane, ethane, propane, butanes, etc.; carbon monoxide, carbon dioxide and HCN. These chemical precursors and carbon sources may be purchased from commercial sources or synthesized by methods known to those skilled in the art. Si-containing films such as SiC, SiNC and SiOC (none of which short forms imply a particular stoichiometry) have a variety of uses in the semiconductor manufacturing industry, e.g., as etch stop layers, hard masks, and passivation layers.
The films are preferably deposited at a temperature that is substantially within the mass transport limited regime for the particular chemical precursor that is used. For any particular chemical precursor and set of reaction conditions, the mass transport limited regime can be determined from an Arrhenius plot empirically-derived from deposition data at various temperatures. The Arrhenius plot for the most preferred silicon precursor, trisilane, for a particular set of conditions is appended as FIG. 10, discussed above.
In addition to employing preferred chemical precursors (particularly trisilane) as described herein and selecting a deposition temperature within the mass transport limited regime for that precursor, deposition using the first process preferably involves proper selection of other deposition parameters, particularly gas flow rate. Proper selection of gas flow rate, in combination with deposition substantially within the mass transport limited regime, has been found to yield films at much higher deposition rates compared to silane, while maintaining a high degree of uniformity. For depositions using silane at temperatures in the kinetic regime, film uniformity depends primarily on the temperature controller set points and, to a much lesser extent, the gas flow rate controller set points. In contrast, for depositions involving higher-order silanes at temperatures substantially within the mass transport limited regime, it has been found that the sensitivity to temperature controller set points and gas flow controller set points is reversed. For example, for depositions using trisilane at temperatures substantially within the mass transport limited regime, tuning the temperature controller set points has much less effect on film uniformity than tuning the gas flow rate controller set points.
For example, a preferred polycrystalline silicon film is made using trisilane and has greater uniformity at greater deposition rates than a comparable film made from a process separately optimized using silane in place of said trisilane at the same temperature. Similarly, the inventors have separately experimented with and found amorphous silicon (α-Si) layers and epitaxial silicon (epi-Si) layers formed with trisilane to exhibit better uniformity as compared with silane-deposited layers. See FIGS. 15-18 and corresponding text hereinbelow. Likewise, a preferred SiGe film is made using a higher order germane and has greater uniformity than a comparable film made using germane in place of said higher-order germane. Furthermore, higher deposition rates at a lower reaction temperature are also attainable using the silicon and germanium sources disclosed.
FIG. 11 shows that deposition rate is a linear function of the trisilane (referred to as “Silcore™” in some of the figures) flow rate at a deposition temperature of 600° C. and a pressure of 40 Torr. This linearity is a further indication that trisilane deposition is substantially or nearly mass transport limited under these conditions and further indicates very low nucleation times over oxide. FIG. 12 is a plot of film thickness as a function of measurement site for films deposited using trisilane under identical conditions (650° C., 40 torr), except that the deposition time was varied over a range from 90 seconds to 15 seconds as indicated. FIG. 12 shows that, at a fixed trisilane flow rate, exceptional film uniformity is obtained for a wide range of deposition times, indicating that the results arc not merely time-averaged but result from the nature of the precursor and selected conditions, and further that emissivity (or other thickness-dependent temperature control) effects do not alter the uniformity, since the layers remain uniform regardless of thickness. FIG. 13 is a plot of the deposition rates obtained using trisilane and diborane (a dopant precursor) at a deposition temperature of 600° C. and a pressure of 40 Torr, over a range of diborane flow rates (zero to 180 sccm). FIG. 13 shows that deposition rates using trisilane are relatively insensitive to the flow rate of the dopant precursor.
Selection of the deposition temperature can also depend partly upon the desired crystallinity in the layer being deposited. For example, predominantly crystalline silicon can be deposited in the range of about 620° C. to 800° C., which is clearly within the mass transport limited regime, as discussed above. More preferably, polysilicon deposition is conducted between 650° C. and 750° C. Lower temperatures can be used for amorphous silicon deposition, but preferably temperatures are selected to remain at least substantially mass transport limited (i.e., preferably at higher than 525° C. for the preferred conditions). Epitaxial silicon is largely dependent upon the purity of the surface upon which deposition is to take place. Namely, as will be recognized by the skilled artisan, an extremely clean single-crystal surface, such as the upper surface of a previously-deposited epitaxial layer or the upper surface of a single crystal wafer, enables epitaxial deposition at a large range of temperatures, depending upon flow rates, pressure, etc. Typically, epitaxial deposition upon a suitable surface can take place between 500° C. and 1160° C. It is preferred to employ the lower temperature ranges, such as from about 500° C. to about 750° C., for reasons of consideration of thermal budgets. See FIGS. 15-18 and corresponding text hereinbelow.
Deposition of these chemical precursors may be suitably conducted according to the various vapor deposition methods known to those skilled in the art, but the greatest benefits are obtained when deposition is conducted according to the improved chemical vapor deposition (CVD) process techniques taught herein. The disclosed processes may be suitably practiced by employing CVD, including plasma-enhanced chemical vapor deposition (PECVD) or thermal CVD, utilizing a feed gas comprised of a Si- and/or Ge-containing chemical precursor to deposit a Si- and/or Ge-containing film onto a substrate contained within the CVD chamber. In a preferred embodiment, the gas is comprised of trisilane and a Si-containing film is deposited. In another preferred embodiment, the gas is comprised of a higher-order silane and a higher-order germane, and a SiGe film is deposited.
A suitable manifold may be used to supply feed gas(es) to the CVD chamber. Experimental results described herein were conducted in a CVD chamber with horizontal gas flow, and preferably the chamber is a single-wafer, horizontal gas flow reactor, preferably radiatively heated. Suitable reactors of this type are commercially available, and preferred models include the Epsilon™ series of single wafer epitaxial reactors commercially available from ASM America, Inc. of Phoenix, Ariz. While the processes described herein can also be employed in alternative reactors, such as a showerhead arrangement, benefits in increased uniformity and deposition rates have been found particularly effective in the horizontal, single-pass, laminar gas flow arrangement of the Epsilon™ chambers.
The chemical precursors are preferably supplied to the CVD chamber in the form of a feed gas or as components of a feed gas, at the temperatures and pressures used for deposition. The total pressure in the CVD chamber is preferably in the range of about 0.001 Torr to about 700 Torr, more preferably in the range of about 0.1 Torr to about 200 Torr, most preferably in the range of about 1 Torr to about 60 Torr. The partial pressure of each Si- and/or Ge-containing chemical precursor is preferably in the range of about 1×10−6% to about 100% of the total pressure, more preferably about 1×10−4% to about 100%, same basis. At much lower pressures than 1 Torr (as is typical for batch LPCVD processes), high conformality can be achieved, but it is difficult to nucleate continuous layers. On the other hand, at much higher pressure ranges (e.g., atmospheric), it has been found that nucleation also appears to be less rapid. The preferred ranges achieve a fine balance of temperature control insensitivity to patterned wafers and attendant emissivity effects, while obtaining very fast nucleation over oxides, particularly using trisilane. Surprisingly, conformality remains excellent at the preferred pressure ranges using trisilane for CVD, despite much higher pressures than those employed in LPCVD processes. The partial pressure of each carbon source, if any, is preferably in the range from 0% to about 1% of the total pressure, more preferably about 1×10−6% to about 0.1%, same basis. If used, the partial pressure of the carbon source is preferably effective to provide the resulting Si-containing and/or Ge-containing film with a carbon content of about 20% or less (10% or less for single crystal materials), even more preferably about 10% or less (5% or less for single crystal materials), where the percentages are by weight based on total film weight.
The feed gas can also include gases other than chemical precursor(s) and carbon sources, such as inert carrier gases. Exemplary carrier gases include helium, argon, krypton and neon. Hydrogen is most preferred as a carrier gas for the processes described herein, particularly for single crystal materials. Nitrogen can also be employed for polycrystalline and amorphous film deposition. Other compounds can be present in the feed gas as desired. Preferably the gas is further comprised of one or more compounds selected from the group consisting of silane, disilane, tetrasilane, germane, digermane, trigermane, NF3, monosilylmethane, disilylmethane, trisilylmethane, tetrasilylmethane, and a dopant precursor.
Dopant precursors include diborane, deuterated diborane, phosphine, and arsine. Silylphosphines [(H3Si)3−xPRx] and silylarsines [(H3Si)3−xAsRx] where x=0-2 and Rx=H and/or D are preferred dopant sources of phosphorous and arsenic. SbH3 and trimethylindium are preferred sources of antimony and indium, respectively. Such dopants and dopant sources are useful for the preparation of preferred films such as boron-, phosphorous-, antimony-, indium-, and arsenic-doped silicon, SiGe and SiGeC films, by the methods described herein. The dopant concentration in these materials, when doped, is preferably in the range of from about 1×1014 to about 1×1022 atoms/cm3. Dopants can be incorporated using very low concentrations of the dopant sources, e.g., as mixtures in hydrogen with concentration ranging from about 1 ppm to about 1%, by weight based on total. These diluted mixtures can then be delivered to the reactor via a mass flow controller with set points ranging from 10 to 200 standard cubic centimeters per minute (sccm), depending on desired dopant concentration and dopant gas concentration. The dopant source is also preferably further diluted in the carrier gas delivered to the reactor with the silicon/germanium/carbon sources. Since typical flow rates often range from about 20 standard liters per minute (SLM) to about 180 SLM, the concentration of the dopant used in a typical process is typically very small.
The relative partial pressures of the chemical precursors (and carbon source, if any) can be held relatively constant over the course of depositing the Si-containing and/or Ge-containing film, or can be varied to produce a graded film that has differing amounts of Si and/or Ge as a function of depth within the thickness of the film. Preferably, the film has a thickness in the range of about 10 Å to about 5,000 Å. The elemental composition of the film may vary in a stepwise and/or continuous fashion. Film thickness may be varied according to the intended application as known in the art, by varying the deposition time and/or gas flow rates. Whether constant or graded, compound and doped films deposited by the methods described herein have relatively constant composition across a plane at any particular given depth. The “plane” in this sense may undulate if the film is deposited over a patterned substrate.
Deposition of the films described herein is preferably conducted at a rate of about 50 Å per minute or higher, more preferably about 75 Å per minute or higher, most preferably about 100 Å per minute or higher. The resulting Si-containing film is preferably selected from the group consisting of a SiGe film, a SiGeC film, a silicon nitride film (SiN, without implying stoichiometry), a silicon oxide film (SiO, without implying stoichiometry), a silicon oxynitride film (SiON, without implying stoichiometry), a boron-doped film, an arsenic-doped film, a phosphorous-doped film, and a film having a dielectric constant of about 2.2 or lower. Methods for making suitable low-k films are disclosed in co-pending and co-owned U.S. application Ser. No. 09/993,024, filed Nov. 13, 2001, the disclosure of which is incorporated herein by reference. The Si-containing film can be amorphous, polycrystalline or epitaxial. Trisilane has been shown to be particularly advantageous for improving deposition rates and uniformity of epitaxial silicon layers.
The preferred embodiments also provide another process for solving the uniformity problems discussed above. Examples of this process are given in FIG. 3 and Example 39, and the process is described more generally here. Through-thickness compositional non-uniformities in deposited films are believed to result from, inter alia, dynamic (as opposed to static) variations in substrate surface temperature. CVD chambers are generally equipped with a temperature controller that is configured to allow programming with a set of temperature control conditions that are kept constant throughout the deposition of a particular layer. This set point temperature is generally selected at the beginning of the process and maintained until the layer is completed. As discussed above, the thickness problem was approached in the past by empirically tuning the deposition conditions e.g., gas flow rate, rotation speed of substrate, power distribution to heating elements, etc., to effectively time-average the thickness effects of the temperature variations.
It has been found that a temperature set point, or a set of reactor conditions affecting temperature control more generally, that results in a film that is relatively uniform in composition and thickness for the first 5 Å to 1,000 Å of film deposition can be found empirically, but the film then typically becomes less uniform as deposition continues. The reasons for this are not well understood, and this invention is not limited by theory, but emissivity and other properties of the substrate, that change as a function of deposition time, can affect the temperature control system. This, in turn, can produce temperature variations that result in compositional and thickness variations.
Whatever the reason for the shift to less uniform deposition, it has now been found that a layer-by-layer approach can be used to produce films having greater uniformity. In accordance with this embodiment, a set of empirically-determined temperature set points T1, T2, T3, etc. can be determined on a layer-by-layer basis. A single film, having a single function at a particular point in an integrated circuit, is broken down into several layers during the empirical determination and optimal set points are determined for each layer. Accordingly, temperature control variations caused by the growing thickness of the film can be compensated by use of separately optimized set points during the deposition process.
A first layer is then prepared on several more workpieces at the identified set point T1 to serve as substrates for the empirical determination of the second set point T2. As in the determination of T1, a second layer is deposited onto the first film of each of these workpieces using various temperature set points, then the thickness and compositional variation of each layer is measured to identify which second set point resulted in the most uniform second layer. As above, the target thickness of the second layer may vary as desired, e.g., from about 50 Å to about 1,000 Å, preferably about 100 Å to about 700 Å, depending on the level of uniformity required for the particular application. The process can then be halted, if the optimized first and second layers form a multi-layer film having the desired thickness and degree of uniformity. If a thicker film is desired, the process can be continued by, e.g., preparing a batch of workpieces having two layers deposited at the first two identified set points T1 and T2, depositing a third layer onto the second layer of each workpiece using various temperature set points, measuring the thickness and compositional variation of each layer to identify which third set point T3 resulted in the most uniform third layer, etc.
Temperature set point is used herein as an example of a temperature control variable that is normally kept constant during a deposition process, but that can be varied during deposition by the empirical process taught above. This empirical process can also be applied to other temperature control variables that are normally kept constant during a single film deposition process, such as temperature offsets for a PID controller or PD coefficient(s).
Process variables such as gas flow rate, gas flow distribution, partial pressure and gas composition are preferably varied in processes similar to that described above for identifying the temperature set point, or during the same experiments, in order to identify the desired deposition conditions for each layer. Preferably, experimental design methods are used to determine the effect of the various process variables and combinations thereof on uniformity and/or deposition rate. Experimental design methods per se are well-known, see e.g., Douglas C. Montgomery, “Design and Analysis of Experiments,” 2nd Ed., John Wiley and Sons, 1984. For a particular process, after the effect of the various process variables and combinations thereof on layer uniformity and/or deposition rate has been determined by these experimental design methods, the process is preferably automated by computer control to ensure batch-to batch or wafer-to-wafer consistency. Most preferably, the process improvements result from in-situ, stepwise or dynamic adjustments to the process variables mentioned above. This empirical method of tuning process variables to individually improve the properties of the layers has been found to improve the properties of the overall single structural or functional film (comprising multiple layers from a process standpoint) regardless of any theory expressed herein. Therefore, the functioning of this embodiment does not depend on the correctness or incorrectness of any theory.
Having determined the desired set points T1, T2, T3, T4, etc., the preferred embodiment may be practiced using a CVD chamber that is equipped with a temperature controller configured to allow programming with multiple temperature set points for a single recipe. The process is preferably conducted by entering a temperature set point T1 into a temperature controller and introducing a first gas comprised of X1% of a first Si-containing chemical precursor to the CVD chamber; where X1 is in the range of about 0 to about 100. A first Si-containing layer is then deposited onto a substrate contained within the chamber. The process is preferably continued by entering a temperature set point T2 into the temperature controller, introducing a second gas comprised of X2% of a second Si-containing chemical precursor to the CVD chamber, and depositing a second Si-containing layer onto the first Si-containing layer, thereby forming a multi-layer Si-containing film. The second Si-containing chemical precursor may be chemically identical to the first Si-containing chemical precursor or may be different, as discussed below and illustrated by FIG. 3 and Example 39.
Preferred Si-containing chemical precursors include higher order silanes as described elsewhere herein, as well as conventional chemical precursors such as silane. Preferably at least one of the first Si-containing chemical precursor and the second Si-containing chemical precursor is selected from the group consisting of silane, disilane and trisilane. At least one of the first gas, second gas and third gas is preferably comprised of a compound selected from the group consisting of germane, digermane, trigermane, NF3, monosilylmethane, disilylmethane, trisilylmethane, tetrasilylmethane, and a dopant precursor, as described elsewhere herein. Preferably, the amount of each Si-containing chemical precursor Xn, for X1%, X2%, X3%, X4%, etc., in the gas is independently in the range of about 1×10−6% to about 100%, preferably about 1×10−4% to about 100%, by volume based on total volume, at any particular stage of the deposition process.
The substrate preferably has a temperature of about 350° C. or higher, more preferably in the range of 450° C. to about 700° C. The CVD chamber is preferably a single-wafer, horizontal gas flow reactor. The resulting multiple layer Si-containing film is preferably selected from the group consisting of a microdot, a SiGe film, a SiGeC film, a SiN film, a silicon-oxygen film, a silicon-oxygen-nitrogen film, a boron-doped film, an arsenic-doped film, a phosphorous-doped film, and a film having a dielectric constant of about 2.2 or lower. Methods for making suitable low-k films are disclosed in copending and co-owned U.S. application Ser. No. 09/993,024, filed Nov. 13, 2001, the disclosure of which is incorporated herein by reference.
The processes of the preferred embodiments may be practiced by depositing the multiple layers of the film in a stepwise or continuous fashion. Advantageously, when the deposition is paused to adjust the temperature set point, process variables such as flow rate, partial pressure and gas composition can also be adjusted as desired to produce films having various compositions. For instance, the deposited film may have a homogenous or uniform composition as discussed above, or may vary in composition step-wise or continuously. The identity of the Si-containing chemical precursor can be altered during the pause, and/or the amount in the gas X1%, X2%, X3%, X4%, etc. can be varied. In a preferred embodiment, the process involves the growth of a graded germanium concentration layer by noncontinuous or step-wise changes in germanium concentration, preferably achieved by preparing a superlattice with discontinuous periodicity by depositing layers of selected germanium concentration on top of each other. Example 39, in conjunction with Example 43 below, illustrates this embodiment.
Methods of determining film uniformity and deposition rates are well known. Deposition rates may be determined by measuring the average thickness of the film as a function of time and can be expressed in units of angstroms per minute (Å/min.). Preferred deposition rates are about 20 Å/min. or greater, more preferably about 50 Å/min. or greater, most preferably 100 Å/min. or greater. Suitable methods for measuring film thickness include multiple-point ellipsometric methods. Instruments for measuring film thickness are well known and commercially available and preferred instruments include the NanoSpec® series of instruments from Nanometrics, Inc., Sunnyvale, Calif.
The term “uniformity,” as used herein to refer to the uniformity of deposited films, is used to refer to both thickness uniformity and compositional uniformity. Film thickness uniformity is preferably determined by making multiple-point thickness measurements, determining the mean thickness, and determining the average amount that the multiple measurements differ from the mean. To enable comparisons, the result can be expressed as percent non-uniformity. Preferably, the percent non-uniformity is about 10% or less, more preferably about 5% or less, most preferably about 2% or less. Compositional uniformity may be determined using electrical measurements (i.e. 4-point probe), SIMS (Secondary Ion Mass Spectrometry), RBS (Rutherford Backscattering Spectroscopy), Spectroscopic Ellipsometry and/or high resolution X-ray diffractometry (HR-XRD).
FIG. 14 is a Rutherford Backscattering spectrum (elastic recoil detection, ERD) of an amorphous silicon film deposited using trisilane at a deposition rate of 1306 Å per minute and a pressure of 40 Torr, at a deposition temperature of 600° C. The solid lines are the raw data from the film and the dashed line is a model generated from the data simulation software RUMP™ for an assumed residual hydrogen concentration of 0.5 at. %.
The raw data indicate slight surface contamination, possibly due to absorbed hydrocarbons and/or moisture, but the spectrum indicates that the residual hydrogen concentration within the film is below detection limits, corresponding to a hydrogen concentration of less than 0.2 atomic %.
FIG. 15 shows X-ray diffraction spectra for a series of silicon films deposited using trisilane at deposition temperatures of 600° C., 650° C., 700° C. and 750° C. (bottom to top of FIG. 15, respectively). The X-ray diffraction patterns show that the film deposited at 600° C. was amorphous, the film deposited at 650° C. was partially crystalline, and that the films deposited at 700° C. and 750° C. were increasingly more crystalline. FIG. 16 shows a reproduction of a transmission electron photomicrograph of a cross section of the film deposited at 750° C. (middle layer), showing that it has a relatively high degree of film thickness uniformity, despite thinness, in a polycrystalline film deposited using trisilane. A selected area diffraction (SAD) pattern of the film (FIG. 17) shows no preferential orientation within the film, indicating that it was polycrystalline.
FIG. 18 shows a reproduction of a scanning electron photomicrograph of a cross section of an amorphous silicon film deposited using trisilane at 600° C. and 40 Torr. The film was deposited onto a curved substrate and shows excellent conformality even into deep, narrow seams.
In another embodiment, higher-order silanes may also be employed for the CVD synthesis, preferably low temperature, low pressure CVD, of silicon nitride (SiN) materials with compositions ranging from almost pure silicon to Si3N4. Preferred nitrogen sources include chemical precursors such as (H3Si)3N (trisilylamine), ammonia, atomic nitrogen, and NF3. Atomic nitrogen is preferably generated using a remote microwave radical generator. The relative amounts of nitrogen source and higher-order silane introduced to the CVD chamber are preferably selected to provide the resulting SiN film with a greater degree of uniformity than a comparable film made using silane in place of the higher-order silane. In a preferred embodiment, atomic nitrogen is introduced continuously, and trisilane is introduced either continuously or in pulses, preferably in one or more pulses. It has been found that greater film uniformity can be obtained by introducing the higher-order silane in pulses, and that extremely thin, highly uniform SiN films can be obtained by intermittent CVD, as demonstrated in the Examples below. Preferred SiN films prepared in accordance with this embodiment have a thickness in the range of about 10 Å to about 300 Å, more preferably about 15 Å to about 150 Å.
The use of these nitrogen sources as chemical precursors in conjunction with trisilane, especially at low temperatures, enables the deposition of SiN materials with a minimal number of N—H bonds in the thin film at deposition rates much higher than those afforded by processes which employ traditional Si sources such as silane. Similar results can be found with other higher-order silanes. For deposition temperatures in excess of 450° C., hydrogen content is preferably less than 4 atomic %, more preferably less than about 2 atomic % and most preferably less than about 1 atomic %. Preferably, deposition is conducted in the mass transport limited regime, as discussed above.
In another embodiment, higher-order silanes may also be employed for the CVD synthesis, preferably low temperature, low pressure CVD, of silicon oxide materials and silicon oxynitride materials. The low temperature/high growth rate advantages of higher-order silanes, especially under low pressure CVD conditions, provide a manufacturing advantage over processes based upon silane. The oxygen source(s) can include ozone, oxygen, water, nitric oxide, nitrous oxide, hydrogen peroxide and the like. The nitrogen sources for the introduction of nitrogen into these materials include trisilylamine, atomic nitrogen, ammonia, and NF3 (as described above). Such oxygen and nitrogen sources can be employed continuously or in discrete steps or in a method involving a combination of these processes. Preferably, deposition is conducted in at least the nearly mass transport limited regime, as discussed above. Deposition using trisilylamine and trisilane is preferably conducted in the range of about 350° C. to about 750° C., more preferably about 400° C. to about 700° C., most preferably about 450° C. to about 650° C. Deposition using NF3 and trisilane is preferably conducted in the range of about 300° C. to about 750° C.; more preferably about 350° C. to about 700° C., most preferably about 400° C. to about 650° C.
While separate examples are not given for the deposition of oxides and oxynitrides, the skilled artisan will readily appreciate that the principles disclosed herein and as described above for silicon nitride and silicon germanium compound layers are equally applicable to silicon oxide deposition. Similarly, the advantages of trisilane with respect to lower activation energies and lower temperatures for achieving mass transport limited deposition have value for vapor deposition, and particularly chemical vapor deposition, of various silicon compound materials.
A preferred embodiment provides films useful in the microelectronic industry for various applications. A preferred Si-containing film has a thickness non-uniformity of less than about 2% and a compositional non-uniformity as described above, with respect to different proportions of elements in the film. Films such as described herein are useful in various applications, e.g., as a transistor gate electrode. The layers described herein are particularly useful for forming critical device layers in integrated circuits, such as gate layers in integrated transistors. Other examples include semiconductor layers in heterojunction bipolar transistors (HBT's). Processes for making such integrated circuits from such films are known to those skilled in the art. These integrated circuits may be incorporated into computer systems by methods known to those skilled in the art and thus a further preferred embodiment provides a computer system comprised of one or more of such integrated circuits.
FIG. 1 is a flow diagram showing a preferred process flow in which deposition processes described herein can be employed. A gate dielectric is formed 100 over a semiconductor substrate. The gate dielectric is cleaned 110, if necessary, and a silicon-containing layer is deposited 120, as described herein, preferably including flowing trisilane. An optional further metal layer can also be deposited 130 over the Si-containing, if desired for improved lateral signal transmission. These multiple layers are then photolithographically patterned 140, and fabrication continues 150.
FIG. 2 illustrates a gate stack 200 formed by the process of FIG. 1. A gate dielectric 210 is formed over a semiconductor substrate 220. An electrically doped Si-containing film 230 is formed over the gate dielectric 210 and an optional metal layer 240 is positioned over the Si-containing film 230 to form the gate stack 200. The stack 200 is then patterned to form gate electrodes (not shown in FIG. 2) and the fabrication of the integrated circuit is continued.
Desirably, the gate dielectric 210 comprises at least one high k material, with a dielectric constant greater than 5 and more preferably greater than 10. Exemplary materials comprise aluminum oxide, hafnium oxide and zirconium oxide, preferably formed by atomic layer deposition (ALD) for high quality, pinhole free layers. Advantageously, the use of trisilane at or near the mass transport limited regime, particularly in conjunction with a higher-order germane, compensates for slow nucleation times of traditional silicon deposition over such high k materials.
Another preferred embodiment provides an apparatus for depositing a Si-containing material on a surface. This apparatus comprises a CVD chamber, a vessel containing trisilane, a feed line operatively connecting the vessel to the CVD chamber to allow passage of the trisilane from the vessel to the CVD chamber, and a temperature controller operatively disposed about said vessel and maintained at a temperature in the range of about 10° C. to about 70° C., preferably 15° C. to about 52° C., to thereby control the vaporization rate of the trisilane. Examples of suitable temperature controllers include thermoelectric controllers and/or liquid-filled jackets. Preferably, the CVD chamber is a single-wafer, horizontal gas flow reactor. Preferably, the apparatus is also comprised of a manifold operatively connected to the feed line to control the passage of the trisilane from the vessel to the chemical vapor deposition chamber. Preferably, a heat source is operatively disposed about the feed line and the gas lines are heated to about 35° C. to about 70° C., more preferably between about 40° C. and 52° C., to prevent condensation at high gas flow rates. Preferably, trisilane is introduced by way of a bubbler used with a carrier gas to entrain trisilane vapor, more preferably a temperature-controlled bubbler, most preferably a temperature-controlled bubbler in combination with heated gas lines to deliver trisilane.
Si-containing films were deposited using trisilane as chemical precursor according to the parameters shown in Table 1. The deposition temperature was 700° C., well within the mass transport limited regime for trisilane. However, the resulting films were not uniform and instead had a concave deposition profile (thin in middle and thicker at edges) because the flow rate was inadequate (under these particular deposition conditions) to provide a uniform film.
Si3H8 SiO2 Concave
Si-containing amorphous films were deposited using trisilane and silane as chemical precursors and diborane as a dopant according to the parameters shown in Table 1. About 120 sccm of 1% B2H6 in H2 was diluted in 2 slm H2 and 120 sccm of this mixture was introduced into the reactor where it was mixed with 20 slm H2 and trisilane or silane at the flow rate shown in Table 2. These results show that much higher deposition rates were generally obtained at a given temperature using trisilane, as compared to silane, even when the flow rate for trisilane was lower than that for silane.
SiH4 SiO2 46
SiH4 Si<100>
Si3H8 Si<100>
SiH4 SiO2 19
Si3H8 SiO2 359
SiH4 SiO2 <1
SiH4 SiO2 7
Si3H8 SiO2 287
SiH4 SiO2 2
Si-containing films were deposited using trisilane and silane as chemical precursors, according to the parameters shown in Table 3. Deposition times were adjusted so that the films each had an average thickness of about 500 Å. Deposition rates were determined by measuring average film thickness using a Nanometrics ellipsometer and then dividing this number by the deposition time. Film non-uniformity was determined from a 49-point thickness map of the film thickness. The results show that a much more uniform film was obtained at a much higher deposition rate by using trisilane at the indicated temperature in place of silane. This is true at 550° C., but dramatically more so at 600° C.
SiH4 600
Si3H8 600
SiH4 550
Si3H8 550
A Si-containing film having a mean thickness of 1,038 Å was deposited using trisilane and germane as chemical precursors at a deposition temperature of 650° C. and a pressure of 40 torr. The set points for gas flow injectors had been empirically tuned in the usual manner in a series of previous runs. The resulting SiGe film had a thickness non-uniformity of 0.37% (range of 8 Å) as measured by a 49 point linear dimension scan with 6 mm edge exclusion. FIG. 4 is a plot of film thickness as a function of measurement site for this film.
Example 41 (Comparative)
A Si-containing film was deposited onto a SiO2 substrate (without a nucleation layer) at a temperature of 600° C. using silane and germane as precursors. The surface roughness of the resulting SiGe film (as measured by atomic force microscopy) was 226 Å for a 10 micron×10 micron scan area. Scanning electron microscopy (SEM) of the SiGe film revealed pyramidal, faceted grains indicative of an island-type deposition, as demonstrated in the SEM micrographs shown in FIGS. 5 and 6.
A Si-containing film was deposited at 600° C. as described in Example 41, but trisilane and germane was used in place of silane and germane as precursors. The surface roughness of the resulting SiGe film (as measured by atomic force microscopy) was 18.4 Å for a 10 micron×10 micron scan area. SEM of the SiGe film revealed a much more uniform surface, as demonstrated in the SEM micrographs shown in FIGS. 7 and 8 (same magnifications and tilt angles as FIGS. 5 and 6, respectively).
A series of Si-containing films were deposited onto a SiO2 substrate (without a nucleation layer) at a pressure of 40 torr using trisilane and germane. The trisilane flow rate was constant at 77 sccm (hydrogen carrier, bubbler) for the examples of Table 4. Germane flow (10% germane, 90% H2) and deposition temperature were varied as shown in Table 4. Germanium concentration (atomic %) and thickness of the resulting SiGe films were determined by RBS, and surface roughness was determined by atomic force microscopy (AFM). The results shown in Table 4 demonstrate that highly uniform films can be prepared over a range of temperatures and flow rate conditions, particularly over a range of germane concentration.
*Thickness measured by optical technique nd: not determined Examples 64-78
A series of Si-containing films were deposited on the native oxide of Si <100> substrates under the conditions shown in Table 5 using trisilane and ammonia (Examples 64-77) or silane and ammonia (comparative Example 78). The carrier gas flow was 30 slm and the ammonia flow rate was 7 slm. Table 5 shows the observed deposition rates and refractive indices (“RI”) for the resulting SiN films, as well as the atomic ratio of silicon to nitrogen (“Si/N”) and the hydrogen content (“%H”, atomic percent) of selected films.
Silicon source/
Si/N
N2 Trisilane/20
N2 Trisilane/80
H2 Trisilane/80
H2 Trisilane/20
N2 Trisilane/40
N2 Trisilane/160
H2 Trisilane/160
N2 Silane/40
nd: not determined The values for Si/N and %H were determined by Rutherford Backscattering (RBS). FIG. 19 is a representative RBS spectrum (2 MeV He++) of a silicon nitride sample deposited using trisilane at 775° C. and 20 Torr. An ERD spectrum obtained using Elastic Recoil Detection (ERD) is shown in FIG. 20. These Figures show both the raw data and simulations based on the RUMP modeling program that enable quantification of the silicon, nitrogen, and hydrogen concentrations. The simulations indicate that the film has a stoichiometry of about Si45N51H4. The RBS ERD spectrum shown in FIG. 17 also reveals that the hydrogen is distributed uniformly throughout the film.
Example 79-82
A series of Si-containing materials were deposited onto the native oxide of Si <100> substrates using trisilane and atomic nitrogen. Atomic nitrogen was generated remotely using a commercially available 800 watt microwave radical generator (MRG) and was supplied to the CVD chamber. Trisilane was supplied to the CVD chamber along with the atomic nitrogen via a bubbler using a nitrogen carrier gas at a flow rate of 5 slm (10 slm for Example 82), at the deposition temperatures shown in Table 6. Trisilane was introduced to the chamber either continuously (Example 79) or in pulses (Examples 80-82). Pulsed introduction was accomplished by continuously introducing atomic nitrogen, and introducing trisilane in pulses at intervals of about 1 minute and 30 seconds. Each of the trisilane pulses lasted about 6 seconds, under the flow conditions described above. Each of the resulting SiN films had a stoichiometry in the range of approximately Si43N54-56H3-1.
Table 6 shows the thicknesses, refractive indices and hydrogen levels (atomic %) in the resulting SiN films. The SiN film of Example 79 was not uniform because it was significantly thicker at the center than the edge, and the measured refractive index varied significantly across the surface of the film (higher at center than edge). Uniformity was improved by using the pulsed processes of Examples 80-82. Uniform films can also be obtained using the continuous process by increasing the flow rate of atomic nitrogen and/or decreasing the flow rate of trisilane.
1.97-2.2
A thin, uniform, continuous SiN film having a thickness of about 18 Å was deposited at 650° C. at a pressure of 3 torr using remotely generated atomic nitrogen and a single six-second pulse of trisilane, as generally described above for Examples 80-82. The film was coated with epoxy, cross-sectioned and imaged using transmission electron microscopy (TEM), as shown in the TEM photomicrograph of FIG. 9. The film/substrate interface was found to be essentially free of native oxide.
A series of epitaxial silicon films were deposited onto cleaned Si <100> substrates using trisilane at a deposition pressure of 40 Torr and various flow rates, and at the deposition temperatures and deposition rates shown in Table 7. High quality epitaxial silicon films were produced, as indicated by the χ-min values obtained from Rutherford Backscattering channeling spectra as shown in Table 7.
χ-min (%)
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4363828Dec 12, 1979Dec 14, 1982International Business Machines Corp.Method for depositing silicon films and related materials by a glow discharge in a disiland or higher order silane gasUS4495218Sep 22, 1983Jan 22, 1985Hitachi, Ltd.Process for forming thin filmUS4585671Nov 15, 1983Apr 29, 1986Mitsui Toatsu Chemicals, IncorporatedFormation process of amorphous silicon filmUS4684542Aug 11, 1986Aug 4, 1987International Business Machines CorporationLow pressure chemical vapor deposition of tungsten silicideUS5214002Dec 3, 1991May 25, 1993Agency Of Industrial Science And TechnologyProcess for depositing a thermal CVD film of Si or Ge using a hydrogen post-treatment step and an optional hydrogen pre-treatment stepUS5227329Aug 30, 1991Jul 13, 1993Hitachi, Ltd.Method of manufacturing semiconductor deviceUS5356821Aug 12, 1993Oct 18, 1994Kabushiki Kaisha ToshibaMethod for manufacturing semiconductor integrated circuit deviceUS5389398Jan 14, 1994Feb 14, 1995Hoya CorporationMethod of manufacturing magnetic recording medium for contact recordingUS5389570Aug 18, 1992Feb 14, 1995Kabushiki Kaisha ToshibaMethod of forming boron doped silicon layer and semiconductorUS5453858 *Feb 3, 1995Sep 26, 1995Semiconductor Energy Laboratory Co., Ltd.Electro-optical device constructed with thin film transistorsUS5471330Jul 29, 1993Nov 28, 1995Honeywell Inc.Polysilicon pixel electrodeUS5607724Apr 28, 1995Mar 4, 1997Applied Materials, Inc.Low temperature high pressure silicon deposition methodUS5614257May 18, 1995Mar 25, 1997Applied Materials, IncLow temperature, high pressure silicon deposition methodUS5648293Jul 22, 1994Jul 15, 1997Nec CorporationMethod of growing an amorphous silicon filmUS5656531Dec 15, 1995Aug 12, 1997Micron Technology, Inc.Method to form hemi-spherical grain (HSG) silicon from amorphous siliconUS5695819May 2, 1996Dec 9, 1997Applied Materials, Inc.Method of enhancing step coverage of polysilicon depositsUS5698771Mar 30, 1995Dec 16, 1997The United States Of America As Represented By The United States National Aeronautics And Space AdministrationVarying potential silicon carbide gas sensorUS5700520Jun 19, 1996Dec 23, 1997Applied Materials, Inc.Low temperature, high pressure silicon deposition methodUS5786027 *Jul 7, 1997Jul 28, 1998Micron Technology, Inc.Method for depositing polysilicon with discontinuous grain boundariesUS5789030Mar 18, 1996Aug 4, 1998Micron Technology, Inc.Method for depositing doped amorphous or polycrystalline silicon on a substrateUS5837580Apr 23, 1997Nov 17, 1998Micron Technology, Inc.Method to form hemi-spherical grain (HSG) siliconUS5874129Dec 10, 1996Feb 23, 1999Applied Materials, Inc.Low temperature, high pressure silicon deposition methodUS5876797Oct 8, 1997Mar 2, 1999Applied Materials, Inc.Low temperature high pressure silicon deposition methodUS5885869Sep 14, 1995Mar 23, 1999Micron Technology, Inc.Method for uniformly doping hemispherical grain polycrystalline siliconUS6027705Nov 30, 1998Feb 22, 2000Showa Denko K.K.Method for producing a higher silaneUS6083810Dec 5, 1996Jul 4, 2000Lucent TechnologiesIntegrated circuit fabrication processUS6103600Sep 24, 1998Aug 15, 2000Sharp Kabushiki KaishaMethod for forming ultrafine particles and/or ultrafine wire, and semiconductor device using ultrafine particles and/or ultrafine wire formed by the forming methodUS6159828Dec 8, 1998Dec 12, 2000Micron Technology, Inc.Semiconductor processing method of providing a doped polysilicon layerUS6171662Dec 10, 1998Jan 9, 2001Mitsubishi Denki Kabushiki KaishaMethod of surface processingUS6197669Apr 15, 1999Mar 6, 2001Taiwan Semicondcutor Manufacturing CompanyReduction of surface defects on amorphous silicon grown by a low-temperature, high pressure LPCVD processUS6197694Jul 31, 1996Mar 6, 2001Applied Materials, Inc.In situ method for cleaning silicon surface and forming layer thereon in same chamberUS6228181Sep 28, 1998May 8, 2001Shigeo YamamotoMaking epitaxial semiconductor deviceUS6326311Mar 29, 1999Dec 4, 2001Sharp Kabushiki KaishaMicrostructure producing method capable of controlling growth position of minute particle or thin and semiconductor device employing the microstructureUS6455892Sep 15, 2000Sep 24, 2002Denso CorporationSilicon carbide semiconductor device and method for manufacturing the sameUS6613695Aug 31, 2001Sep 2, 2003Asm America, Inc.Surface preparation prior to depositionUS20020098627Aug 31, 2001Jul 25, 2002Pomarede Christophe F.Surface preparation prior to depositionEP0368651A2Nov 9, 1989May 16, 1990Fujitsu LimitedEpitaxial growth process and growing apparatusEP0486047A2Nov 15, 1991May 20, 1992Seiko Epson CorporationThin film semiconductor device, process for fabricating the same, and silicon filmEP0747974A2May 29, 1996Dec 11, 1996Canon Kabushiki KaishaPhotovoltaic element and fabrication process thereofEP1065728A2Jun 21, 2000Jan 3, 2001Matsushita Electric Industrial Co., Ltd.Heterojunction bipolar transistor and method for fabricating the sameGB2332564A Title not availableJPH0391239A Title not availableJPH0521378A Title not availableJPH0562911A Title not availableJPH01217958A Title not availableJPH01268064A Title not availableJPH02155225A Title not availableJPH03185817A Title not availableJPH03187215A Title not availableJPH03292741A Title not availableJPH04323834A Title not availableJPH07249618A * Title not availableJPH08242006A Title not availableJPH11317530A Title not availableJPS633414A Title not availableJPS633463A * Title not availableJPS5978918A Title not availableJPS5978919A Title not availableJPS6043485A Title not availableJPS6276812A Title not availableJPS57209810A Title not availableJPS61153277A Title not available* Cited by examinerNon-Patent CitationsReference1Ikoma et al., Growth of Si/3C-SiC/Si(100) hetrostructures by pulsed supersonic free jets, Applied Physics Letters, vol. 75, No. 25, Pp. 3977-3979, Dec. 1999.2Olivares, J. et al.; "Solid-phase crystallization of amorphous SiGe films deposited by LPCVD on SiO2 and glass," Thin Solid Films 337 (1999) pp. 51-54.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS6962859 *Feb 11, 2002Nov 8, 2005Asm America, Inc.Thin films and method of making themUS7078302Feb 23, 2004Jul 18, 2006Applied Materials, Inc.Gate electrode dopant activation method for semiconductor manufacturing including a laser annealUS7132338May 14, 2004Nov 7, 2006Applied Materials, Inc.Methods to fabricate MOSFET devices using selective deposition processUS7166528Oct 10, 2003Jan 23, 2007Applied Materials, Inc.Methods of selective deposition of heavily doped epitaxial SiGeUS7175966 *Sep 19, 2003Feb 13, 2007International Business Machines CorporationWater and aqueous base soluble antireflective coating/hardmask materialsUS7192626 *Sep 24, 2003Mar 20, 2007L'Air Liquide, Société Anonyme á Directoire et Conseil de Surveillance pour l'Etude et l'Exploitation des Procédés Georges ClaudeMethods for producing silicon nitride films and silicon oxynitride films by thermal chemical vapor depositionUS7235492Jan 31, 2005Jun 26, 2007Applied Materials, Inc.Low temperature etchant for treatment of silicon-containing surfacesUS7285500Jul 12, 2005Oct 23, 2007Asm America, Inc.Thin films and methods of making themUS7294581Oct 17, 2005Nov 13, 2007Applied Materials, Inc.Method for fabricating silicon nitride spacer structuresUS7294582Aug 25, 2005Nov 13, 2007Asm International, N.V.Low temperature silicon compound depositionUS7312128Dec 1, 2004Dec 25, 2007Applied Materials, Inc.Selective epitaxy process with alternating gas supplyUS7351644Sep 14, 2006Apr 1, 2008Silicon Genesis CorporationThin handle substrate method and structure for fabricating devices using one or more films provided by a layer transfer processUS7365362 *Nov 9, 2005Apr 29, 2008Kabushiki Kaisha ToshibaSemiconductor device and method of fabricating semiconductor device using oxidationUS7399500 *Aug 7, 2003Jul 15, 2008Schott AgRapid process for the production of multilayer barrier layersUS7416995Nov 12, 2005Aug 26, 2008Applied Materials, Inc.Method for fabricating controlled stress silicon nitride filmsUS7427554Aug 12, 2005Sep 23, 2008Silicon Genesis CorporationManufacturing strained silicon substrates using a backing materialUS7438760 *Jan 30, 2006Oct 21, 2008Asm America, Inc.Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor depositionUS7439142Oct 9, 2006Oct 21, 2008Applied Materials, Inc.Methods to fabricate MOSFET devices using a selective deposition processUS7439191 *Apr 5, 2002Oct 21, 2008Applied Materials, Inc.Deposition of silicon layers for active matrix liquid crystal display (AMLCD) applicationsUS7465669Nov 12, 2005Dec 16, 2008Applied Materials, Inc.Method of fabricating a silicon nitride stackUS7517775May 30, 2006Apr 14, 2009Applied Materials, Inc.Methods of selective deposition of heavily doped epitaxial SiGeUS7521365May 31, 2006Apr 21, 2009Applied Materials, Inc.Selective epitaxy process with alternating gas supplyUS7540920Oct 17, 2003Jun 2, 2009Applied Materials, Inc.Silicon-containing layer deposition with silicon compoundsUS7560352Mar 17, 2006Jul 14, 2009Applied Materials, Inc.Selective depositionUS7572715May 7, 2007Aug 11, 2009Applied Materials, Inc.Selective epitaxy process with alternating gas supplyUS7588980Jul 30, 2007Sep 15, 2009Applied Materials, Inc.Methods of controlling morphology during epitaxial layer formationUS7598153Mar 31, 2006Oct 6, 2009Silicon Genesis CorporationMethod and structure for fabricating bonded substrate structures using thermal processing to remove oxygen speciesUS7611976Jul 5, 2006Nov 3, 2009Applied Materials, Inc.Gate electrode dopant activation method for semiconductor manufacturingUS7629267Mar 6, 2006Dec 8, 2009Asm International N.V.High stress nitride film and method for formation thereofUS7629270Aug 24, 2005Dec 8, 2009Asm America, Inc.Remote plasma activated nitridationUS7638170Jun 21, 2007Dec 29, 2009Asm International N.V.Low resistivity metal carbonitride thin film deposition by atomic layer depositionUS7645339Oct 12, 2006Jan 12, 2010Applied Materials, Inc.Silicon-containing layer deposition with silicon compoundsUS7648690Oct 2, 2008Jan 19, 2010Asm America Inc.Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor depositionUS7648927Jun 20, 2006Jan 19, 2010Applied Materials, Inc.Method for forming silicon-containing materials during a photoexcitation deposition processUS7651953Oct 23, 2007Jan 26, 2010Asm America, Inc.Method to form ultra high quality silicon-containing compound layersUS7651955Jun 20, 2006Jan 26, 2010Applied Materials, Inc.Method for forming silicon-containing materials during a photoexcitation deposition processUS7655543Dec 21, 2007Feb 2, 2010Asm America, Inc.Separate injection of reactive species in selective formation of filmsUS7674337Apr 6, 2007Mar 9, 2010Applied Materials, Inc.Gas manifolds for use during epitaxial film formationUS7674687Jul 27, 2005Mar 9, 2010Silicon Genesis CorporationMethod and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving processUS7682940Sep 14, 2005Mar 23, 2010Applied Materials, Inc.Use of Cl2 and/or HCl during silicon epitaxial film formationUS7687383Jan 30, 2006Mar 30, 2010Asm America, Inc.Methods of depositing electrically active doped crystalline Si-containing filmsUS7691750Nov 9, 2006Apr 6, 2010Asm International N.V.Methods of forming films in semiconductor devices with solid state reactantsUS7691757Jun 21, 2007Apr 6, 2010Asm International N.V.Deposition of complex nitride filmsUS7718518Dec 14, 2006May 18, 2010Asm International N.V.Low temperature doped silicon layer formationUS7732305Jul 28, 2006Jun 8, 2010Applied Materials, Inc.Use of Cl2 and/or HCl during silicon epitaxial film formationUS7732350Dec 4, 2006Jun 8, 2010Asm International N.V.Chemical vapor deposition of TiN films in a batch reactorUS7737007Aug 29, 2008Jun 15, 2010Applied Materials, Inc.Methods to fabricate MOSFET devices using a selective deposition processUS7741200Jul 16, 2007Jun 22, 2010Applied Materials, Inc.Formation and treatment of epitaxial layer containing silicon and carbonUS7758697Jan 3, 2008Jul 20, 2010Applied Materials, Inc.Silicon-containing layer deposition with silicon compoundsUS7759199Sep 19, 2007Jul 20, 2010Asm America, Inc.Stressor for engineered strain on channelUS7759220Apr 5, 2007Jul 20, 2010Silicon Genesis CorporationMethod and structure for fabricating solar cells using a layer transfer processUS7772088Feb 24, 2006Aug 10, 2010Silicon Genesis CorporationMethod for manufacturing devices on a multi-layered substrate utilizing a stiffening backing substrateUS7776698Oct 5, 2007Aug 17, 2010Applied Materials, Inc.Selective formation of silicon carbon epitaxial layerUS7790556Jun 9, 2005Sep 7, 2010Asm America, Inc.Integration of high k gate dielectricUS7794540 *Dec 16, 2003Sep 14, 2010Nxp B.V.Method of manufacturing a semiconductor deviceUS7799376 *Jul 27, 2007Sep 21, 2010Dalsa Semiconductor Inc.Method of controlling film stress in MEMS devicesUS7816236Jan 30, 2006Oct 19, 2010Asm America Inc.Selective deposition of silicon-containing filmsUS7833906Dec 11, 2008Nov 16, 2010Asm International N.V.Titanium silicon nitride depositionUS7837790Dec 1, 2006Nov 23, 2010Applied Materials, Inc.Formation and treatment of epitaxial layer containing silicon and carbonUS7863157Mar 13, 2007Jan 4, 2011Silicon Genesis CorporationMethod and structure for fabricating solar cells using a layer transfer processUS7863163Dec 22, 2006Jan 4, 2011Asm America, Inc.Epitaxial deposition of doped semiconductor materialsUS7893433Sep 12, 2007Feb 22, 2011Asm America, Inc.Thin films and methods of making themUS7897491Dec 16, 2009Mar 1, 2011Asm America, Inc.Separate injection of reactive species in selective formation of filmsUS7897495Dec 12, 2006Mar 1, 2011Applied Materials, Inc.Formation of epitaxial layer containing silicon and carbonUS7901508Jan 24, 2007Mar 8, 2011Widetronix, Inc.Method, system, and apparatus for the growth of SiC and related or similar material, by chemical vapor deposition, using precursors in modified cold-wall reactorUS7911016Jan 27, 2010Mar 22, 2011Silicon Genesis CorporationMethod and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving processUS7939447Oct 26, 2007May 10, 2011Asm America, Inc.Inhibitors for selective deposition of silicon containing filmsUS7943527May 21, 2009May 17, 2011The Board Of Trustees Of The University Of IllinoisSurface preparation for thin film growth by enhanced nucleationUS7947552 *Apr 21, 2008May 24, 2011Infineon Technologies AgProcess for the simultaneous deposition of crystalline and amorphous layers with dopingUS7960236Dec 17, 2007Jun 14, 2011Applied Materials, Inc.Phosphorus containing Si epitaxial layers in N-type source/drain junctionsUS7960256May 12, 2010Jun 14, 2011Applied Materials, Inc.Use of CL2 and/or HCL during silicon epitaxial film formationUS7964513Aug 24, 2009Jun 21, 2011Asm America, Inc.Method to form ultra high quality silicon-containing compound layersUS7966969Mar 31, 2005Jun 28, 2011Asm International N.V.Deposition of TiN films in a batch reactorUS8012855Jan 27, 2010Sep 6, 2011Silicon Genesis CorporationMethod and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving processUS8017182Jun 21, 2007Sep 13, 2011Asm International N.V.Method for depositing thin films by mixed pulsed CVD and ALDUS8029620Jul 31, 2007Oct 4, 2011Applied Materials, Inc.Methods of forming carbon-containing silicon epitaxial layersUS8067297Dec 20, 2006Nov 29, 2011Asm America, Inc.Process for deposition of semiconductor filmsUS8071463Jan 27, 2010Dec 6, 2011Silicon Genesis CorporationMethod and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving processUS8093154Oct 3, 2005Jan 10, 2012Applied Materials, Inc.Etchant treatment processes for substrate surfaces and chamber surfacesUS8102052 *Feb 14, 2011Jan 24, 2012Infineon Technologies AgProcess for the simultaneous deposition of crystalline and amorphous layers with dopingUS8110412Dec 22, 2006Feb 7, 2012Spansion LlcIntegrated circuit wafer system with control strategyUS8110503Apr 26, 2011Feb 7, 2012The Board Of Trustees Of The University Of IllinoisSurface preparation for thin film growth by enhanced nucleationUS8153513Jul 24, 2007Apr 10, 2012Silicon Genesis CorporationMethod and system for continuous large-area scanning implantation processUS8241996Feb 24, 2006Aug 14, 2012Silicon Genesis CorporationSubstrate stiffness method and resulting devices for layer transfer processUS8278176Sep 28, 2006Oct 2, 2012Asm America, Inc.Selective epitaxial formation of semiconductor filmsUS8309437 *Feb 26, 2008Nov 13, 2012Soitec(110) oriented silicon substrate and a bonded pair of substrates comprising said (110) oriented silicon substrateUS8329252Jul 31, 2011Dec 11, 2012Widetronix, Inc.Method for the growth of SiC, by chemical vapor deposition, using precursors in modified cold-wall reactorUS8329532 *Dec 8, 2011Dec 11, 2012Infineon Technologies AgProcess for the simultaneous deposition of crystalline and amorphous layers with dopingUS8360001 *Jul 16, 2009Jan 29, 2013Asm America, Inc.Process for deposition of semiconductor filmsUS8367528Nov 17, 2009Feb 5, 2013Asm America, Inc.Cyclical epitaxial deposition and etchUS8367548Feb 21, 2008Feb 5, 2013Asm America, Inc.Stable silicide films and methods for making the sameUS8377783Sep 30, 2010Feb 19, 2013Suvolta, Inc.Method for reducing punch-through in a transistor deviceUS8387557Oct 13, 2009Mar 5, 2013Applied MaterialsMethod for forming silicon-containing materials during a photoexcitation deposition processUS8394196 *Dec 12, 2006Mar 12, 2013Applied Materials, Inc.Formation of in-situ phosphorus doped epitaxial layer containing silicon and carbonUS8400219Mar 24, 2011Mar 19, 2013Suvolta, Inc.Analog circuits having improved transistors, and methods thereforUS8404551Dec 3, 2010Mar 26, 2013Suvolta, Inc.Source/drain extension control for advanced transistorsUS8421162Sep 30, 2010Apr 16, 2013Suvolta, Inc.Advanced transistors with punch through suppressionUS8445389Jan 9, 2012May 21, 2013Applied Materials, Inc.Etchant treatment processes for substrate surfaces and chamber surfacesUS8461875Feb 18, 2011Jun 11, 2013Suvolta, Inc.Digital circuits having improved transistors, and methods thereforUS8486191Apr 7, 2009Jul 16, 2013Asm America, Inc.Substrate reactor with adjustable injectors for mixing gases within reaction chamberUS8492284Nov 28, 2011Jul 23, 2013Applied Materials, Inc.Low temperature etchant for treatment of silicon-containing surfacesUS8501594Jun 15, 2010Aug 6, 2013Applied Materials, Inc.Methods for forming silicon germanium layersUS8525271Mar 3, 2011Sep 3, 2013Suvolta, Inc.Semiconductor structure with improved channel stack and method for fabrication thereofUS8530286Dec 17, 2010Sep 10, 2013Suvolta, Inc.Low power semiconductor transistor structure and method of fabrication thereofUS8530340Sep 9, 2009Sep 10, 2013Asm America, Inc.Epitaxial semiconductor deposition methods and structuresUS8563384Feb 19, 2013Oct 22, 2013Suvolta, Inc.Source/drain extension control for advanced transistorsUS8569128Dec 3, 2010Oct 29, 2013Suvolta, Inc.Semiconductor structure and method of fabrication thereof with mixed metal typesUS8569156May 16, 2012Oct 29, 2013Suvolta, Inc.Reducing or eliminating pre-amorphization in transistor manufactureUS8586456May 31, 2011Nov 19, 2013Applied Materials, Inc.Use of CL2 and/or HCL during silicon epitaxial film formationUS8599623Dec 23, 2011Dec 3, 2013Suvolta, Inc.Circuits and methods for measuring circuit elements in an integrated circuit deviceUS8614128Aug 22, 2012Dec 24, 2013Suvolta, Inc.CMOS structures and processes based on selective thinningUS8629016Apr 30, 2012Jan 14, 2014Suvolta, Inc.Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayerUS8637955Aug 31, 2012Jan 28, 2014Suvolta, Inc.Semiconductor structure with reduced junction leakage and method of fabrication thereofUS8645878Aug 22, 2012Feb 4, 2014Suvolta, Inc.Porting a circuit design from a first semiconductor process to a second semiconductor processUS8653604Sep 21, 2012Feb 18, 2014Suvolta, Inc.Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayerUS8686511Sep 18, 2013Apr 1, 2014Suvolta, Inc.Source/drain extension control for advanced transistorsUS8713511Sep 17, 2012Apr 29, 2014Suvolta, Inc.Tools and methods for yield-aware semiconductor manufacturing process target generationUS8735987Jun 6, 2012May 27, 2014Suvolta, Inc.CMOS gate stack structures and processesUS8748270Jul 20, 2012Jun 10, 2014Suvolta, Inc.Process for manufacturing an improved analog transistorUS8748986Jul 26, 2012Jun 10, 2014Suvolta, Inc.Electronic device with controlled threshold voltageUS8759872Dec 17, 2010Jun 24, 2014Suvolta, Inc.Transistor with threshold voltage set notch and method of fabrication thereofUS8796048May 11, 2012Aug 5, 2014Suvolta, Inc.Monitoring and measurement of thin film layersUS8806395Feb 3, 2014Aug 12, 2014Suvolta, Inc.Porting a circuit design from a first semiconductor process to a second semiconductor processUS8809170May 19, 2011Aug 19, 2014Asm America Inc.High throughput cyclical epitaxial deposition and etch processUS8811068May 14, 2012Aug 19, 2014Suvolta, Inc.Integrated circuit devices and methodsUS8816754Nov 2, 2012Aug 26, 2014Suvolta, Inc.Body bias circuits and methodsUS8819603Dec 14, 2012Aug 26, 2014Suvolta, Inc.Memory circuits and methods of making and designing the sameUS8847684Feb 19, 2013Sep 30, 2014Suvolta, Inc.Analog circuits having improved transistors, and methods thereforUS8863064Feb 26, 2013Oct 14, 2014Suvolta, Inc.SRAM cell layout structure and devices therefromUS8877619Jan 23, 2013Nov 4, 2014Suvolta, Inc.Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefromUS8883600Dec 21, 2012Nov 11, 2014Suvolta, Inc.Transistor having reduced junction leakage and methods of forming thereofUS8895327Dec 8, 2012Nov 25, 2014Suvolta, Inc.Tipless transistors, short-tip transistors, and methods and circuits thereforUS8916937Feb 14, 2014Dec 23, 2014Suvolta, Inc.Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayerUS8921205Jan 24, 2007Dec 30, 2014Asm America, Inc.Deposition of amorphous silicon-containing filmsUS8937005Oct 4, 2013Jan 20, 2015Suvolta, Inc.Reducing or eliminating pre-amorphization in transistor manufactureUS8963249May 30, 2014Feb 24, 2015Suvolta, Inc.Electronic device with controlled threshold voltageUS8970289Jan 22, 2013Mar 3, 2015Suvolta, Inc.Circuits and devices for generating bi-directional body bias voltages, and methods thereforUS8976575Aug 29, 2013Mar 10, 2015Suvolta, Inc.SRAM performance monitorUS8988153Mar 9, 2013Mar 24, 2015Suvolta, Inc.Ring oscillator with NMOS or PMOS variation insensitivityUS8994415Mar 1, 2013Mar 31, 2015Suvolta, Inc.Multiple VDD clock bufferUS8995204Jun 23, 2011Mar 31, 2015Suvolta, Inc.Circuit devices and methods having adjustable transistor body biasUS8999861May 11, 2012Apr 7, 2015Suvolta, Inc.Semiconductor structure with substitutional boron and method for fabrication thereofUS9006843Feb 24, 2014Apr 14, 2015Suvolta, Inc.Source/drain extension control for advanced transistorsUS9018108Mar 15, 2013Apr 28, 2015Applied Materials, Inc.Low shrinkage dielectric filmsUS9041126Sep 5, 2013May 26, 2015Mie Fujitsu Semiconductor LimitedDeeply depleted MOS transistors having a screening layer and methods thereofUS9054219Feb 5, 2014Jun 9, 2015Mie Fujitsu Semiconductor LimitedSemiconductor devices having fin structures and fabrication methods thereofUS9064960Jan 31, 2007Jun 23, 2015Applied Materials, Inc.Selective epitaxy process controlUS9070477Dec 12, 2013Jun 30, 2015Mie Fujitsu Semiconductor LimitedBit interleaved low voltage static random access memory (SRAM) and related methodsUS9093469May 9, 2014Jul 28, 2015Mie Fujitsu Semiconductor LimitedAnalog transistorUS9093550Jan 31, 2013Jul 28, 2015Mie Fujitsu Semiconductor LimitedIntegrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making sameUS9093997Nov 15, 2013Jul 28, 2015Mie Fujitsu Semiconductor LimitedSlew based process and bias monitors and related methodsUS9105711Dec 19, 2013Aug 11, 2015Mie Fujitsu Semiconductor LimitedSemiconductor structure with reduced junction leakage and method of fabrication thereofUS9111785Jul 31, 2013Aug 18, 2015Mie Fujitsu Semiconductor LimitedSemiconductor structure with improved channel stack and method for fabrication thereofUS9112057Sep 18, 2012Aug 18, 2015Mie Fujitsu Semiconductor LimitedSemiconductor devices with dopant migration suppression and method of fabrication thereofUS9112484Dec 20, 2013Aug 18, 2015Mie Fujitsu Semiconductor LimitedIntegrated circuit process and bias monitors and related methodsUS9112495Mar 15, 2013Aug 18, 2015Mie Fujitsu Semiconductor LimitedIntegrated circuit device body bias circuits and methodsUS9117746Jul 21, 2014Aug 25, 2015Mie Fujitsu Semiconductor LimitedPorting a circuit design from a first semiconductor process to a second semiconductor processUS9127345Mar 6, 2012Sep 8, 2015Asm America, Inc.Methods for depositing an epitaxial silicon germanium layer having a germanium to silicon ratio greater than 1:1 using silylgermane and a diluentUS9154123Aug 19, 2014Oct 6, 2015Mie Fujitsu Semiconductor LimitedBody bias circuits and methodsUS9184750May 10, 2013Nov 10, 2015Mie Fujitsu Semiconductor LimitedDigital circuits having improved transistors, and methods thereforUS9190515Feb 12, 2010Nov 17, 2015Asm America, Inc.Structure comprises an As-deposited doped single crystalline Si-containing filmUS9196727Nov 6, 2014Nov 24, 2015Mie Fujitsu Semiconductor LimitedHigh uniformity screen and epitaxial layers for CMOS devicesUS9218963Dec 19, 2013Dec 22, 2015Asm Ip Holding B.V.Cyclical deposition of germaniumUS9224733Oct 4, 2013Dec 29, 2015Mie Fujitsu Semiconductor LimitedSemiconductor structure and method of fabrication thereof with mixed metal typesUS9231541Sep 29, 2014Jan 5, 2016Mie Fujitsu Semiconductor LimitedAnalog circuits having improved transistors, and methods thereforUS9236466Oct 5, 2012Jan 12, 2016Mie Fujitsu Semiconductor LimitedAnalog circuits having improved insulated gate transistors, and methods thereforUS9263523Feb 24, 2014Feb 16, 2016Mie Fujitsu Semiconductor LimitedAdvanced transistors with punch through suppressionUS9268885Feb 28, 2013Feb 23, 2016Mie Fujitsu Semiconductor LimitedIntegrated circuit device methods and models with predicted device metric variationsUS9276561Jul 24, 2015Mar 1, 2016Mie Fujitsu Semiconductor LimitedIntegrated circuit process and bias monitors and related methodsUS9281248Apr 30, 2014Mar 8, 2016Mie Fujitsu Semiconductor LimitedCMOS gate stack structures and processesUS9297850Sep 15, 2014Mar 29, 2016Mie Fujitsu Semiconductor LimitedCircuits and methods for measuring circuit elements in an integrated circuit deviceUS9299698Jun 25, 2013Mar 29, 2016Mie Fujitsu Semiconductor LimitedSemiconductor structure with multiple transistors having various threshold voltagesUS9299801Mar 14, 2013Mar 29, 2016Mie Fujitsu Semiconductor LimitedMethod for fabricating a transistor device with a tuned dopant profileUS9312131May 31, 2012Apr 12, 2016Asm America, Inc.Selective epitaxial formation of semiconductive filmsUS9319013Aug 19, 2014Apr 19, 2016Mie Fujitsu Semiconductor LimitedOperational amplifier input offset correction with transistor threshold voltage adjustmentUS9319034Jun 30, 2015Apr 19, 2016Mie Fujitsu Semiconductor LimitedSlew based process and bias monitors and related methodsUS9362291Aug 9, 2014Jun 7, 2016Mie Fujitsu Semiconductor LimitedIntegrated circuit devices and methodsUS9368624Jul 24, 2015Jun 14, 2016Mie Fujitsu Semiconductor LimitedMethod for fabricating a transistor with reduced junction leakage currentUS9385047Jun 23, 2015Jul 5, 2016Mie Fujitsu Semiconductor LimitedIntegrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making sameUS9385121Nov 5, 2014Jul 5, 2016Mie Fujitsu Semiconductor LimitedTipless transistors, short-tip transistors, and methods and circuits thereforUS9391076Dec 18, 2014Jul 12, 2016Mie Fujitsu Semiconductor LimitedCMOS structures and processes based on selective thinningUS9406567Feb 28, 2012Aug 2, 2016Mie Fujitsu Semiconductor LimitedMethod for fabricating multiple transistor devices on a substrate with varying threshold voltagesUS9418987Jun 5, 2014Aug 16, 2016Mie Fujitsu Semiconductor LimitedTransistor with threshold voltage set notch and method of fabrication thereofUS9424385Oct 10, 2014Aug 23, 2016Mie Fujitsu Semiconductor LimitedSRAM cell layout structure and devices therefromUS9431068Oct 31, 2013Aug 30, 2016Mie Fujitsu Semiconductor LimitedDynamic random access memory (DRAM) with low variation transistor peripheral circuitsUS9449967Mar 15, 2013Sep 20, 2016Fujitsu Semiconductor LimitedTransistor array structureUS9478571May 23, 2014Oct 25, 2016Mie Fujitsu Semiconductor LimitedBuried channel deeply depleted channel transistorUS9496261Aug 19, 2013Nov 15, 2016Mie Fujitsu Semiconductor LimitedLow power semiconductor transistor structure and method of fabrication thereofUS9508728Jan 21, 2016Nov 29, 2016Mie Fujitsu Semiconductor LimitedCMOS gate stack structures and processesUS9508800Dec 22, 2015Nov 29, 2016Mie Fujitsu Semiconductor LimitedAdvanced transistors with punch through suppressionUS9514940Jan 20, 2015Dec 6, 2016Mie Fujitsu Semiconductor LimitedReducing or eliminating pre-amorphization in transistor manufactureUS9548086Jul 15, 2015Jan 17, 2017Mie Fujitsu Semiconductor LimitedIntegrated circuit device body bias circuits and methodsUS9576794Dec 15, 2015Feb 21, 2017Asm Ip Holding B.V.Cyclical deposition of germaniumUS9577041Feb 25, 2016Feb 21, 2017Mie Fujitsu Semiconductor LimitedMethod for fabricating a transistor device with a tuned dopant profileUS9583484Jun 10, 2016Feb 28, 2017Mie Fujitsu Semiconductor LimitedTipless transistors, short-tip transistors, and methods and circuits thereforUS20020197831 *Feb 11, 2002Dec 26, 2002Todd Michael A.Thin Films and Methods of Making ThemUS20040088273 *Oct 16, 2003May 6, 2004Canon Kabushiki KaishaInformation processing device and methodUS20040241948 *May 29, 2003Dec 2, 2004Chun-Feng NiehMethod of fabricating stacked gate dielectric layerUS20050064322 *Sep 19, 2003Mar 24, 2005Babich Katherina E.Water and aqueous base soluble antireflective coating/hardmask materialsUS20050064629 *Sep 22, 2003Mar 24, 2005Chen-Hua YuTungsten-copper interconnect and method for fabricating the sameUS20050079691 *Oct 10, 2003Apr 14, 2005Applied Materials, Inc.Methods of selective deposition of heavily doped epitaxial SiGeUS20050079692 *May 14, 2004Apr 14, 2005Applied Materials, Inc.Methods to fabricate MOSFET devices using selective deposition processUS20050100670 *Sep 24, 2003May 12, 2005Christian DussarratMethods for producing silicon nitride films and silicon oxynitride films by thermal chemical vapor depositionUS20050118428 *Aug 7, 2003Jun 2, 2005Matthias BickerRapid process for the production of multilayer barrier layersUS20050186765 *Feb 23, 2004Aug 25, 2005Yi MaGate electrode dopant activation method for semiconductor manufacturingUS20050250302 *Jul 12, 2005Nov 10, 2005Todd Michael AThin films and methods of making themUS20060051975 *Sep 7, 2004Mar 9, 2006Ashutosh MisraNovel deposition of SiON dielectric filmsUS20060088985 *Aug 25, 2005Apr 27, 2006Ruben HaverkortLow temperature silicon compound depositionUS20060110943 *Aug 24, 2005May 25, 2006Johan SwertsRemote plasma activated nitridationUS20060138555 *Nov 9, 2005Jun 29, 2006Kiyotaka MiyanoSemiconductor device and method of fabricating the sameUS20060148257 *Dec 16, 2003Jul 6, 2006Magnee Petrus Hubertus CMethod of manufacturing a semiconductor deviceUS20060169668 *Jan 31, 2005Aug 3, 2006Applied Materials, Inc.Low temperature etchant for treatment of silicon-containing surfacesUS20060199357 *Mar 6, 2006Sep 7, 2006Wan Yuet MHigh stress nitride film and method for formation thereofUS20060205180 *Feb 24, 2006Sep 14, 2006Silicon Genesis CorporationApplications and equipment of substrate stiffness method and resulting devices for layer transfer processes on quartz or glassUS20060205194 *Jan 30, 2006Sep 14, 2006Matthias BauerMethods of depositing electrically active doped crystalline Si-containing filmsUS20060234504 *Jan 30, 2006Oct 19, 2006Matthias BauerSelective deposition of silicon-containing filmsUS20060240630 *Jan 30, 2006Oct 26, 2006Matthias BauerMethods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor depositionUS20060286763 *Jul 5, 2006Dec 21, 2006Yi MaGate electrode dopant activation method for semiconductor manufacturingUS20070010072 *Jul 7, 2006Jan 11, 2007Aviza Technology, Inc.Uniform batch film deposition process and films so producedUS20070026638 *Jul 27, 2005Feb 1, 2007Silicon Genesis CorporationMethod and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving processUS20070029043 *Aug 8, 2005Feb 8, 2007Silicon Genesis CorporationPre-made cleavable substrate method and structure of fabricating devices using one or more films provided by a layer transfer processUS20070032084 *Sep 14, 2006Feb 8, 2007Silicon Genesis CorporationThin handle substrate method and structure for fabricating devices using one or more films provided by a layer transfer processUS20070037323 *Aug 12, 2005Feb 15, 2007Silicon Genesis CorporationManufacturing strained silicon substrates using a backing materialUS20070059932 *Nov 9, 2006Mar 15, 2007Granneman Ernst HMethods of forming films in semiconductor devices with solid state reactantsUS20070066023 *Sep 18, 2006Mar 22, 2007Randhir ThakurMethod to form a device on a soi substrateUS20070082451 *Oct 9, 2006Apr 12, 2007Samoilov Arkadii VMethods to fabricate mosfet devices using a selective deposition processUS20070087575 *Oct 17, 2005Apr 19, 2007Applied Materials, Inc.Method for fabricating silicon nitride spacer structuresUS20070111538 *Nov 12, 2005May 17, 2007Applied Materials, Inc.Method of fabricating a silicon nitride stackUS20070111546 *Nov 12, 2005May 17, 2007Applied Materials, Inc.Method for fabricating controlled stress silicon nitride filmsUS20070134433 *Feb 14, 2007Jun 14, 2007Christian DussarratMethods for producing silicon nitride films and silicon oxynitride films by thermal chemical vapor depositionUS20070141812 *Dec 14, 2006Jun 21, 2007Zagwijn Peter MLow temperature doped silicon layer formationUS20070161216 *Dec 22, 2006Jul 12, 2007Matthias BauerEpitaxial deposition of doped semiconductor materialsUS20070232022 *Mar 31, 2006Oct 4, 2007Silicon Genesis CorporationMethod and structure for fabricating bonded substrate structures using thermal processing to remove oxygen speciesUS20070240632 *Oct 12, 2006Oct 18, 2007Singh Kaushal KSilicon-containing layer deposition with silicon compoundsUS20080014725 *Aug 22, 2007Jan 17, 2008Asm America, Inc.Deposition over mixed substrates using trisilaneUS20080038936 *Oct 23, 2007Feb 14, 2008Asm America, Inc.Method to form ultra high quality silicon-containing compound layersUS20080131619 *Jul 16, 2007Jun 5, 2008Yonah ChoFormation and treatment of epitaxial layer containing silicon and carbonUS20080132018 *Dec 1, 2006Jun 5, 2008Applied Materials, Inc.Formation and treatment of epitaxial layer containing silicon and carbonUS20080132039 *Dec 1, 2006Jun 5, 2008Yonah ChoFormation and treatment of epitaxial layer containing silicon and carbonUS20080138939 *Dec 12, 2006Jun 12, 2008Yihwan KimFormation of in-situ phosphorus doped epitaxial layer containing silicon and carbonUS20080138955 *Dec 12, 2006Jun 12, 2008Zhiyuan YeFormation of epitaxial layer containing siliconUS20080138964 *Dec 12, 2006Jun 12, 2008Zhiyuan YeFormation of Epitaxial Layer Containing Silicon and CarbonUS20080153180 *Dec 22, 2006Jun 26, 2008Spansion LlcIntegrated circuit wafer system with control strategyUS20080173239 *Jan 24, 2007Jul 24, 2008Yuri MakarovMethod, system, and apparatus for the growth of SiC and related or similar material, by chemical vapor deposition, using precursors in modified cold-wall reactorUS20080173242 *Jan 24, 2007Jul 24, 2008Yuri MakarovMethod, system, and apparatus for the growth of SiC and related or similar material, by chemical vapor deposition, using precursors in modified cold-wall reactorUS20080182075 *Dec 17, 2007Jul 31, 2008Saurabh ChopraPhosphorus Containing Si Epitaxial Layers in N-Type Source/Drain JunctionsUS20080182397 *Jan 31, 2007Jul 31, 2008Applied Materials, Inc.Selective Epitaxy Process ControlUS20080224317 *Feb 21, 2008Sep 18, 2008Asm America, Inc.Stable silicide films and methods for making the sameUS20080317972 *Jun 21, 2007Dec 25, 2008Asm International N.V.Method for depositing thin films by mixed pulsed cvd and aldUS20090029533 *Jul 27, 2007Jan 29, 2009Dalsa Semiconductor Inc.Method of controlling film stress in mems devicesUS20090163001 *Dec 21, 2007Jun 25, 2009Asm America, Inc.Separate injection of reactive species in selective formation of filmsUS20090261327 *Apr 21, 2008Oct 22, 2009Infineon Technologies AgProcess for the simultaneous deposition of crystalline and amorphous layers with dopingUS20090267118 *Apr 29, 2008Oct 29, 2009International Business Machines CorporationMethod for forming carbon silicon alloy (csa) and structures thereofUS20090311857 *Aug 24, 2009Dec 17, 2009Asm America, Inc.Method to form ultra high quality silicon-containing compound layersUS20100006024 *Sep 9, 2009Jan 14, 2010Asm America, Inc.Epitaxial semiconductor deposition methods and structuresUS20100038756 *Feb 26, 2008Feb 18, 2010S.O.I.Tec Silicon On Insulator Technologies(110) oriented silicon substrate and a bonded pair of substrates comprising said (110) oriented silicon substrateUS20100048029 *May 21, 2009Feb 25, 2010Kumar NavneetSurface Preparation for Thin Film Growth by Enhanced NucleationUS20100126587 *Jan 27, 2010May 27, 2010Silicon Genesis CorporationMethod and Structure for Fabricating Multiple Tiled Regions Onto a Plate Using a Controlled Cleaving ProcessUS20100140744 *Feb 12, 2010Jun 10, 2010Asm America, Inc.Methods of depositing electrically active doped crystalline si-containing filmsUS20100178758 *Jan 15, 2009Jul 15, 2010Macronix International Co., Ltd.Methods for fabricating dielectric layer and non-volatile memoryUS20100317177 *Jun 15, 2010Dec 16, 2010Applied Materials, Inc.Methods for forming silicon germanium layersUS20110133188 *Feb 14, 2011Jun 9, 2011Infineon Technologies AgProcess for Simultaneous Deposition of Crystalline and Amorphous Layers with DopingUS20110200762 *Apr 26, 2011Aug 18, 2011Kumar NavneetSurface Preparation for Thin Film Growth by Enhanced NucleationUS20120074405 *Dec 8, 2011Mar 29, 2012Infineon Technologies AgProcess for the Simultaneous Deposition of Crystalline and Amorphous Layers with DopingCN100580890COct 17, 2006Jan 13, 2010应用材料公司Method for fabricating silicon nitride spacer wall structuresWO2007058720A1 *Oct 12, 2006May 24, 2007Applied Materials, Inc.Method for fabricating controlled stress silicon nitride filmsWO2013025968A1 *Aug 17, 2012Feb 21, 2013Intermolecular, Inc.Low temperature migration enhanced si-ge epitaxy with plasma assisted surface activation* Cited by examinerClassifications U.S. Classification438/150, 438/787, 117/88, 438/585, 257/E21.119, 438/151, 257/E21.17, 427/255.29, 257/E21.166, 438/197, 427/248.1, 427/255.394, 438/791, 257/E21.101, 257/E21.102, 257/E21.131International ClassificationH01L21/425, H01L21/337, H01L29/51, H01L21/469, H01L21/205, H01L21/28, H01L21/285, H01L29/78, H01L31/20, C23C16/42, H01L21/331, C30B25/02, H01L31/18, H01L21/316, H01L21/20, C23C16/02, H01L21/8238, H01L27/092, H01L29/737, C23C16/24Cooperative ClassificationY02P70/521, B82Y30/00, Y10S438/933, Y02E10/547, H01L21/0243, H01L21/02529, C23C16/345, H01L21/32055, H01L21/0262, H01L28/84, H01L21/02576, H01L21/02579, C23C16/36, C23C16/308, H01L21/28556, H01L21/28044, H01L31/202, Y02E10/546, H01L21/02598, H01L21/02667, C23C16/24, B82Y10/00, H01L21/02532, H01L21/02422, H01L21/0251, H01L31/182, H01L29/127, H01L21/0245, C23C16/30, H01L29/66181, H01L29/518, H01L21/02595, C23C16/22, H01L21/28525, C30B29/06, C23C16/325, H01L21/02592, H01L31/1804, H01L21/3185, H01L21/2257, H01L29/66242, H01L29/51, H01L29/517, C30B25/02, C23C16/56, H01L21/28035, H01L21/28194, C23C16/0272European ClassificationB82Y30/00, B82Y10/00, H01L21/02K4C1A3, C30B25/02, C30B29/06, H01L21/02K4C3C2, H01L21/02K4A1K, H01L21/02K4E3C, H01L21/02K4C3C1, H01L21/02K4B1A3, H01L21/02K4A5S, C23C16/36, C23C16/22, H01L21/02K4C5M1, H01L21/28E2C2D, H01L21/28E2B2, C23C16/32B, H01L21/225A4F, H01L21/02K4C1A2, H01L29/66M6D6, H01L29/12W4, C23C16/30E, H01L21/3205N, H01L21/02K4B5L7, C23C16/56, H01L29/51M, H01L21/02K4C5M2, H01L29/66M6T2H, C23C16/34C, H01L21/318B, C23C16/30, H01L21/02K4C5M3, C23C16/24, H01L29/51, H01L28/84, H01L21/28E2B2P, H01L21/285B4H, H01L21/205, H01L21/20B, H01L21/285B4B, H01L31/20B, C23C16/02H, H01L31/18C, H01L21/20C, H01L31/18C5, H01L21/205BLegal EventsDateCodeEventDescriptionMay 23, 2002ASAssignmentOwner name: ASM AMERICA, INC., ARIZONAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TODD, MICHAEL A.;HAWKINS, MARK;REEL/FRAME:012908/0604;SIGNING DATES FROM 20020419 TO 20020422Dec 12, 2006CCCertificate of correctionMay 20, 2008FPAYFee paymentYear of fee payment: 4Apr 25, 2012FPAYFee paymentYear of fee payment: 8May 12, 2016FPAYFee paymentYear of fee payment: 12RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services