Source: http://www.google.es/patents/US8053837?dq=flatulence
Timestamp: 2015-05-26 03:50:32
Document Index: 459321262

Matched Legal Cases: ['Application No. 2010', 'Application No. 10', 'Application No. 10', 'Application No. 10', 'Application No. 10', 'Application No. 10', 'Application No. 10', 'Application No. 2007', 'Application No. 2009', 'Application No. 2009', 'Application No. 11', 'Application No. 2007']

Patente US8053837 - Semiconductor device - Google PatentesB�squeda Im�genes Maps Play YouTube Noticias Gmail Drive M�s »Iniciar sesi�n B�squeda avanzada de patentesPatentesThere is provided a method of removing trap levels and defects, which are caused by stress, from a single crystal silicon thin film formed by an SOI technique. First, a single crystal silicon film is formed by using a typical bonding SOI technique such as Smart-Cut or ELTRAN. Next, the single crystal...http://www.google.es/patents/US8053837?utm_source=gb-gplus-sharePatente US8053837 - Semiconductor device B�squeda avanzada de patentes N�mero de publicaci�nUS8053837 B2Tipo de publicaci�nConcesi�n N�mero de solicitudUS 11/978,612 Fecha de publicaci�n8 Nov 2011 Fecha de presentaci�n30 Oct 2007 Fecha de prioridad22 Jun 1998TarifaPagadasTambi�n publicado comoUS6380046, US7199024, US7790570, US7816736, US7834398, US8187926, US8241997, US8288248, US8314010, US8575741, US20020109144, US20040147095, US20070173000, US20080061301, US20080067529, US20080067597, US20080083953, US20080213953, US20080286941, US20080286942, US20080286956, US20130143387 N�mero de publicaci�n11978612, 978612, US 8053837 B2, US 8053837B2, US-B2-8053837, US8053837 B2, US8053837B2 InventoresShunpei Yamazaki Cesionario originalSemiconductor Energy Laboratory Co., Ltd.Exportar citaBiBTeX, EndNote, RefManCitas de patentes (107), Otras citas (73), Citada por (5), Clasificaciones (30), Eventos legales (2) Enlaces externos: USPTO, Cesi�n de USPTO, EspacenetSemiconductor device
US 8053837 B2 Resumen
Citas de patentes Patente citada Fecha de presentaci�n Fecha de publicaci�n Solicitante T�tuloUS3964941 *7 May 197322 Jun 1976Motorola, Inc.Method of making isolated complementary monolithic insulated gate field effect transistorsUS421715331 Mar 197812 Ago 1980Mitsubishi Denki Kabushiki KaishaMethod of manufacturing semiconductor deviceUS458312225 May 198315 Abr 1986Hitachi, Ltd.Imaging display deviceUS46654191 Abr 198612 May 1987Fujitsu LimitedSemiconductor deviceUS473394723 Oct 198529 Mar 1988Ngk Insulators, Ltd.Multicolor liquid crystal display panelUS475389621 Nov 198628 Jun 1988Texas Instruments IncorporatedSidewall channel stop processUS476807611 Sep 198530 Ago 1988Hitachi, Ltd.Recrystallized CMOS with different crystal planesUS478695524 Feb 198722 Nov 1988General Electric CompanySemiconductor device with source and drain depth extenders and a method of making the sameUS48227526 Mar 198718 Abr 1989Agency Of Industrial Science And TechnologyProcess for producing single crystal semiconductor layer and semiconductor device produced by said processUS485798614 Jul 198615 Ago 1989Kabushiki Kaisha ToshibaShort channel CMOS on 110 crystal planeUS48992028 Jul 19886 Feb 1990Texas Instruments IncorporatedHigh performance silicon-on-insulator transistor with body node to source node connectionUS493329819 Dic 198812 Jun 1990Fujitsu LimitedMethod of making high speed semiconductor device having a silicon-on-insulator structureUS494383710 Mar 198824 Jul 1990Hitachi, Ltd.Thin film semiconductor device and method of fabricating the sameUS50026306 Jun 198926 Mar 1991Rapro TechnologyMethod for high temperature thermal processing with reduced convective heat lossUS505930430 Nov 198822 Oct 1991Chevron Research CompanyProcess for removing sulfur from a hydrocarbon feedstream using a sulfur sorbent with alkali metal components or alkaline earth metal componentsUS506003510 Jul 199022 Oct 1991Mitsubishi Denki Kabushiki KaishaSilicon-on-insulator metal oxide semiconductor device having conductive sidewall structureUS513077014 Jun 199114 Jul 1992BrevatomeIntegrated circuit in silicon on insulator technology comprising a field effect transistorUS521593127 Jul 19921 Jun 1993Texas Instruments IncorporatedMethod of making extended body contact for semiconductor over insulator transistorUS52432138 Jul 19917 Sep 1993Sony CorporationMis semiconductor device formed by utilizing soi substrate having a semiconductor thin film formed on a substrate through an insulating layerUS525832329 Dic 19922 Nov 1993Honeywell Inc.Single crystal silicon on quartzUS52619998 May 199116 Nov 1993North American Philips CorporationProcess for making strain-compensated bonded silicon-on-insulator material free of dislocationsUS52890305 Mar 199222 Feb 1994Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with oxide layerUS531723631 Dic 199131 May 1994Kopin CorporationSingle crystal silicon arrayed devices for display panelsUS53174331 Dic 199231 May 1994Canon Kabushiki KaishaImage display device with a transistor on one side of insulating layer and liquid crystal on the other sideUS53410283 Oct 199123 Ago 1994Mitsubishi Denki Kabushiki KaishaSemiconductor device and a method of manufacturing thereofUS53710375 Ago 19916 Dic 1994Canon Kabushiki KaishaSemiconductor member and process for preparing semiconductor memberUS537456415 Sep 199220 Dic 1994Commissariat A L'energie AtomiqueProcess for the production of thin semiconductor material filmsUS53875553 Sep 19927 Feb 1995Harris CorporationBonded wafer processing with metal silicidationUS54037592 Oct 19924 Abr 1995Texas Instruments IncorporatedMethod of making thin film transistor and a silicide local interconnectUS540783718 Ago 199318 Abr 1995Texas Instruments IncorporatedMethod of making a thin film transistorUS542423029 Jul 199413 Jun 1995Casio Computer Co., Ltd.Method of manufacturing a polysilicon thin film transistorUS542606229 Jun 199420 Jun 1995Texas Instruments IncorporatedMethod for forming a silicon on insulator deviceUS544428230 Jun 199422 Ago 1995Mitsubishi Denki Kabushiki KaishaSemiconductor device and a method of manufacturing thereofUS550820927 Sep 199416 Abr 1996Semiconductor Energy Laboratory Co., Ltd.Method for fabricating thin film transistor using anodic oxidationUS555007016 Dic 199427 Ago 1996Sharp Kabushiki KaishaMethod for producing crystalline semiconductor film having reduced concentration of catalyst elements for crystallization and semiconductor device having the sameUS55696208 Dic 199429 Oct 1996Harris CorporationBonded wafer processing with metal silicidationUS55739619 Nov 199512 Nov 1996Taiwan Semiconductor Manufacturing Company Ltd.Method of making a body contact for a MOSFET device fabricated in an SOI layerUS55742925 May 199312 Nov 1996Seiko Instruments Inc.Semiconductor device with monosilicon layerUS557655616 Ago 199419 Nov 1996Semiconductor Energy Laboratory Co., Ltd.Thin film semiconductor device with gate metal oxide and sidewall spacerUS55810926 Sep 19943 Dic 1996Semiconductor Energy Laboratory Co., Ltd.Gate insulated semiconductor deviceUS56122306 Abr 199518 Mar 1997Canon Kabushiki KaishaProcess for manufacturing a semiconductor device by applying a non-single-crystalline material on a sidewall inside of an opening portion for growing a single-crystalline semiconductor bodyUS56400333 Abr 199617 Jun 1997Kabushiki Kaisha ToshibaMOSFET having fine gate electrode structureUS564382625 Oct 19941 Jul 1997Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor deviceUS56441475 Jul 19951 Jul 1997Semiconductor Energy Laboratory Co., Ltd.Electro-optical device incorporating pixel transistors with plural gate electrodesUS56482772 Nov 199415 Jul 1997Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing a semiconductor deviceUS569395910 Abr 19962 Dic 1997Canon Kabushiki KaishaThin film transistor and liquid crystal display using the sameUS5698869 *13 Sep 199516 Dic 1997Kabushiki Kaisha ToshibaInsulated-gate transistor having narrow-bandgap-sourceUS571005712 Jul 199620 Ene 1998Kenney; Donald M.SOI fabrication methodUS571439512 Sep 19963 Feb 1998Commissariat A L'energie AtomiqueProcess for the manufacture of thin films of semiconductor materialUS571906528 Sep 199417 Feb 1998Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device with removable spacersUS57290452 Abr 199617 Mar 1998Advanced Micro Devices, Inc.Field effect transistor with higher mobilityUS575000025 Nov 199612 May 1998Canon Kabushiki KaishaSemiconductor member, and process for preparing same and semiconductor device formed by use of sameUS576752928 Mar 199616 Jun 1998Semiconductor Energy Laboratory Co., Ltd.Thin-film transistor having a plurality of island-like regionsUS577823714 Dic 19957 Jul 1998Hitachi, Ltd.Data processor and single-chip microcomputer with changing clock frequency and operating voltageUS578413116 Oct 199621 Jul 1998Lg Semicon Co., Ltd.Method for fabricating liquid crystal display in which the pixel electrode has a particular connection to the drain electrode and is formed over a storage capacitorUS578413216 Jun 199721 Jul 1998Sony CorporationDisplay deviceUS57930731 Mar 199611 Ago 1998Ricoh Co., Ltd.Semiconductor thin film sensor device with (110) planeUS581807630 Ene 19966 Oct 1998Semiconductor Energy Laboratory Co., Ltd.Transistor and semiconductor deviceUS582113816 Feb 199613 Oct 1998Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing a semiconductor device using a metal which promotes crystallization of silicon and substrate bondingUS5837569 *30 Dic 199617 Nov 1998Sharp Kabushiki KaishaSemiconductor device and method for producing the sameUS58406168 Sep 199524 Nov 1998Canon Kabushiki KaishaMethod for preparing semiconductor memberUS584117313 Jun 199624 Nov 1998Matsushita Electric Industrial Co., Ltd.MOS semiconductor device with excellent drain currentUS584962728 Abr 199515 Dic 1998Harris CorporationBonded wafer processing with oxidative bondingUS58541237 Oct 199629 Dic 1998Canon Kabushiki KaishaMethod for producing semiconductor substrateUS58545092 May 199629 Dic 1998Mitsubishi Denki Kabushiki KaishaMethod of fabricating semiconductor device and semiconductor deviceUS585622927 May 19975 Ene 1999Canon Kabushiki KaishaProcess for production of semiconductor substrateUS586938713 Mar 19959 Feb 1999Canon Kabushiki KaishaProcess for producing semiconductor substrate by heating to flatten an unpolished surfaceUS587707031 May 19972 Mar 1999Max-Planck SocietyMethod for the transfer of thin layers of monocrystalline material to a desirable substrateUS588298726 Ago 199716 Mar 1999International Business Machines CorporationSmart-cut process for the production of thin semiconductor material filmsUS588638520 Ago 199723 Mar 1999Kabushiki Kaisha ToshibaSemiconductor device and manufacturing method thereofUS589373019 Feb 199713 Abr 1999Semiconductor Energy Laboratory Co., Ltd.Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the sameUS589971111 Oct 19964 May 1999Xerox CorporationMethod for enhancing hydrogenation of thin film transistors using a metal capping layer and method for batch hydrogenationUS590452817 Ene 199718 May 1999Advanced Micro Devices, Inc.Method of forming asymmetrically doped source/drain regionsUS591311117 Ene 199615 Jun 1999Canon Kabushiki KaishaMethod of manufacturing an insulaed gate transistorUS592396228 Abr 199513 Jul 1999Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor deviceUS59264305 Dic 199720 Jul 1999Hitachi, Ltd.Semiconductor integrated circuit device and method of activating the sameUS594310525 Jun 199724 Ago 1999Sharp Kabushiki KaishaLiquid crystal display device having specified structure for contact hole connecting pixel electrode with source/drain electrodes via a connecting electrodeUS59491075 Nov 19967 Sep 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of fabricating sameUS595362215 Sep 199714 Sep 1999Hyundai Electronics Industries Co., Ltd.Method for fabricating semiconductor wafersUS596289730 Jun 19975 Oct 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for forming the sameUS596591818 Mar 199912 Oct 1999Kabushiki Kaisha ToshibaSemiconductor device including field effect transistorUS596659418 Dic 199612 Oct 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the sameUS596662014 Nov 199712 Oct 1999Canon Kabshiki KaishaProcess for producing semiconductor articleUS598200227 Ene 19939 Nov 1999Seiko Instruments Inc.Light valve having a semiconductor film and a fabrication process thereofUS598568124 Sep 199716 Nov 1999Nec CorporationMethod of producing bonded substrate with silicon-on-insulator structureUS598574016 Ene 199716 Nov 1999Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing a semiconductor device including reduction of a catalystUS59899812 Jul 199723 Nov 1999Nippon Telegraph And Telephone CorporationMethod of manufacturing SOI substrateUS602025214 May 19971 Feb 2000Commissariat A L'energie AtomiqueMethod of producing a thin layer of semiconductor materialUS602798820 Ago 199722 Feb 2000The Regents Of The University Of CaliforniaMethod of separating films from bulk substrates by plasma immersion ion implantationUS60312498 Jul 199729 Feb 2000Semiconductor Energy Laboratory Co., Ltd.CMOS semiconductor device having boron doped channelUS60444748 Abr 199728 Mar 2000Klein; Dean A.Memory controller with buffered CAS/RAS external synchronization capability for reducing the effects of clock-to-signal skewUS604909210 Abr 199711 Abr 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the sameUS60514535 Sep 199618 Abr 2000Semiconductor Energy Laboratory Co., Ltd.Process for fabricating semiconductor deviceUS605436312 Nov 199725 Abr 2000Canon Kabushiki KaishaMethod of manufacturing semiconductor articleUS606370628 Ene 199816 May 2000Texas Instruments--Acer IncorporatedMethod to simulataneously fabricate the self-aligned silicided devices and ESD protective devicesUS607773117 Ene 199720 Jun 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for fabricating the sameUS609393719 Feb 199725 Jul 2000Semiconductor Energy Laboratory Co. Ltd.Semiconductor thin film, semiconductor device and manufacturing method thereofUS609658223 Jul 19971 Ago 2000Canon Kabushiki KaishaMethod of making a semiconductor deviceUS610763925 Ago 199822 Ago 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with rod like crystals and a recessed insulation layerUS61076548 Feb 199922 Ago 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor deviceUS61181484 Nov 199712 Sep 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereofUS612111720 Jul 199819 Sep 2000Canon Kabushiki KaishaProcess for producing semiconductor substrate by heat treatingUS6124613 *4 May 199826 Sep 2000Nec CorporationSOI-MOS field effect transistor that withdraws excess carrier through a carrier path silicon layerUS6133073 *23 Abr 199817 Oct 2000Semiconductor Energy Laboratory Co., Ltd.Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the sameUS6191452 *29 Sep 199820 Feb 2001Sanyo Electric Co., Ltd.Thin film transistor having a stopper layerUS6243155 *19 Oct 19985 Jun 2001Semiconductor Energy Laboratory Co., Ltd.Electronic display device having an active matrix display panelUS6548828 *28 Sep 199815 Abr 2003Sanyo Electric Co., Ltd.Thin-film transistor and method of manufacturing thin-film transistor with tapered gate of 20 degrees or less* Citada por examinadorOtras citasReferencia1"SILICON or SILICA" Mineral Information Institute, www.mii.org, retrieved from http://www.mii.org/Minerals/photosil.html on Apr. 24, 2010, 3 pages.2A.J. Auberton-Herve et al., "Industrial Research Society (Kogyo Chosa Kai)," Electronic Material, pp. 83-87, Aug. 1997.3Auberton-Herve et al., Unibond SOI Wafer by Smart Cut, Electronic Material, Industrial Research Society (Kogyo Chosa Kai), Aug. 1997, pp. 83-87.4Auberton-Herve.A, "Smart-Cut�: The Basic Fabrication Process for Unibond� SOI Wafers", IEICE Trans. Electron. (IEICE Transactions on Electronics), Mar. 1997, vol. E80C , No. 3 , pp. 358-363.5Bell, T., et al., "A Dissolved Wafer Process Using A Porous Silicon Sacrificial Layer And A Lightly-Doped Bulk Silicon Etch-Stop," Micro Electro Mechanical Systems 1998 MEMS 98 Proceedings, pp. 251-256.6Bruel, "Silicon on Insulator Material Technology," Electronics Letters, vol. 31, Issue 14, Jul. 1995, pp. 1201-1202.7Decision in Patent Application 10-174482 dated Mar. 15, 2011.8Fari Assaderaghi et al.; "A 7.9/5.5 psec Room/Low Temperature SOI CMOS"; IEEE/IEDM : Technical Digest of International Electron Devices Meeting; pp. 415-418; Dec. 7-10, 1997.9Izumi, K., et al., "C.M.O.S. Devices Fabricated On Buried SiO2 Layers Formed by Oxygen Implantation Into Silicon," Electronics Letters, Aug. 31, 1978, vol. 14, No. 18., pp. 593-594.10Japanese Office Action (Application No. 2010-033935) dated Apr. 5, 2011.11K. Sakaguchi et al., "Current Progress in Epitaxial Layer Transfer (ELTRAN)," IEICE Trans. Electron, vol. E80 C. No. 3, pp. 378-387, Mar. 1997.12M. Nandakumar et al.; "Shallow Trench Isolation for advanced ULSI CMOS Technologies"; IEEE/IEDM : Technical Digest of International Electron Devices Meeting pp. 133-136; Dec. 6-9, 1998.13Notice of Allowance (U.S. Appl. No. 11/716,583) dated Aug. 31, 2011.14Notice of Allowance (U.S. Appl. No. 11/716,583) dated Mar. 4, 2011.15Notice of Allowance (U.S. Appl. No. 11/978,586) dated Jun. 25, 2010.16Notice of Allowance (U.S. Appl. No. 11/978,605) dated May 17, 2010.17Notice of Allowance (U.S. Appl. No. 12/216,754) dated Apr. 15, 2010.18Notice of Allowance (U.S. Appl. No. 12/418,245) dated Nov. 26, 2010.19Notice of Allowance (U.S. Appl. No. 12/418,280) dated Aug. 16, 2010.20Notice of Allowance (U.S. Appl. No. 12/418,334) dated Aug. 30, 2010.21Office Action (Japanese Patent Application No. 10-174482) dated Feb. 5, 2009, with full English Translation, 2 pages.22Office Action (Japanese Patent Application No. 10-174482) dated Jul. 15, 2008, with full English Translation, 6 pages.23Office Action (Japanese Patent Application No. 10-174482) dated Oct. 7, 2008, with full English Translation, 7 pages.24Office Action (Japanese Patent Application No. 10-1774482) dated Feb. 5, 2009, with full English Translation, 2 pages.25Office Action (Japanese Patent Application No. 10-1774482) dated Jul. 15, 2008, with full English Translation, 6 pages.26Office Action (Japanese Patent Application No. 10-1774482) dated Oct. 7, 2008, with full English Translation, 7 pages.27Office Action (Japanese Patent Application No. 2007-024310) dated Jan. 20, 2009, with full English Translation, 7 pages.28Office Action (Japanese Patent Application No. 2009-190690) dated Oct. 6, 2009, with full English Translation, 8 pages.29Office Action (Japanese Patent Application No. 2009-190694) dated Oct. 6, 2009, with full English Translation, 10 pages.30Office Action (JP Application No. 11-234963) dated Dec. 8, 2009.31Office Action (JP Application No. 2007-024645) dated Dec. 8, 2009.32Office Action (U.S. Appl. No. 11/670,462) dated May 8, 2009, 12 pages.33Office Action (U.S. Appl. No. 11/716,583) dated Jun. 15, 2010.34Office Action (U.S. Appl. No. 11/716,583) dated Sep. 5, 2008, 18 pages.35Office Action (U.S. Appl. No. 11/926,520) dated Feb. 26, 2009, 28 pages.36Office Action (U.S. Appl. No. 11/926,598) dated Dec. 3, 2009.37Office Action (U.S. Appl. No. 11/926,598) dated May 22, 2009, 26 pages.38Office Action (U.S. Appl. No. 11/926,623) dated Apr. 28, 2011.39Office Action (U.S. Appl. No. 11/926,623) dated Aug. 20, 2010.40Office Action (U.S. Appl. No. 11/926,623) dated Dec. 12, 2008, 23 pages.41Office Action (U.S. Appl. No. 11/926,623) dated Jun. 25, 2008, 16 pages.42Office Action (U.S. Appl. No. 11/926,623) dated Jun. 26, 2009, 24 pages.43Office Action (U.S. Appl. No. 11/978,586) dated Feb. 9, 2010.44Office Action (U.S. Appl. No. 11/978,586) dated May 29, 2009, 31 pages.45Office Action (U.S. Appl. No. 11/978,605) dated Dec. 31, 2008, 23 pages.46Office Action (U.S. Appl. No. 11/978,605) dated Jun. 9, 2008, 20 pages.47Office Action (U.S. Appl. No. 11/978,609) dated Apr. 29, 2010.48Office Action (U.S. Appl. No. 11/978,609) dated Aug. 23, 2011.49Office Action (U.S. Appl. No. 11/978,609) dated Dec. 18, 2009.50Office Action (U.S. Appl. No. 11/978,609) dated Jan. 20, 2011.51Office Action (U.S. Appl. No. 11/978,609) dated May 29, 2009, 23 pages.52Office Action (U.S. Appl. No. 11/978,610) dated Apr. 27, 2010.53Office Action (U.S. Appl. No. 11/978,610) dated Jun. 8, 2011.54Office Action (U.S. Appl. No. 11/978,610) dated Oct. 7, 2009, 32 pages.55Office Action (U.S. Appl. No. 11/978,610) dated Sep. 22, 2010.56Office Action (U.S. Appl. No. 12/216,754) dated Apr. 9, 2009, 24 pages.57Office Action (U.S. Appl. No. 12/216,755) dated Apr. 27, 2011.58Office Action (U.S. Appl. No. 12/216,755) dated Sep. 16, 2010.59Office Action (U.S. Appl. No. 12/216,756) dated Jul. 9, 2010.60Office Action (U.S. Appl. No. 12/216,756) dated Jun. 14, 2011.61Office Action (U.S. Appl. No. 12/216,756) dated Nov. 24, 2009.62Office Action (U.S. Appl. No. 12/418,245) dated May 14, 2010.63Office Action (U.S. Appl. No. 12/418,245) dated Sep. 22, 2010.64Office Action (U.S. Appl. No. 12/418,280) dated Dec. 16, 2009.65Office Action (U.S. Appl. No. 12/418,280) dated May 13, 2010.66Office Action (U.S. Appl. No. 12/428,497) dated Jul. 16, 2010.67Robert Chau et al.; "Scalability of Partially Depleted SOI Technology for SUB-0.25mum Logic Applications"; IEEE/IEDM : Technical Digest of International Electron Devices Meeting; pp. 591-594; Dec. 7-10, 1997.68Robert Chau et al.; "Scalability of Partially Depleted SOI Technology for SUB-0.25μm Logic Applications"; IEEE/IEDM : Technical Digest of International Electron Devices Meeting; pp. 591-594; Dec. 7-10, 1997.69Specification, claims, abstract and drawings of U.S. Appl. No. 12/216,754, filed Jul. 10, 2008.70Specification, claims, abstract and drawings of U.S. Appl. No. 12/216,755, filed Jul. 10, 2008.71Specification, claims, abstract and drawings of U.S. Appl. No. 12/216,756, filed Jul. 10, 2008.72Toshihiko Ishiyama et al.; "Application of Reversed Silicon Wafer Direct Bonding to Thin-Film SOI Power ICs"; Extended Abstracts of the 1997 International Conference on Solid State Devices and Materials; pp. 162-163; Sep. 16-19, 1997.73Wolf, S., Silicon Processing For The VLSI ERA, 1990, vol. 2, pp. 238-239, Lattice Press. Citada por Patente citante Fecha de presentaci�n Fecha de publicaci�n Solicitante T�tuloUS8222124 *24 Jun 201017 Jul 2012Sumco CorporationMethod for manufacturing SIMOX wafer and SIMOX waferUS832408614 Ene 20094 Dic 2012Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor substrate by laser irradiationUS8466538 *19 Feb 200918 Jun 2013Shin-Etsu Handotai Co., Ltd.SOI wafer, semiconductor device, and method for manufacturing SOI waferUS20100314722 *19 Feb 200916 Dic 2010Shin-Etsu Handotai Co., Ltd.Soi wafer, semiconductor device, and method for manufacturing soi waferUS20100327397 *24 Jun 201030 Dic 2010Sumco CorporationMethod for manufacturing simox wafer and simox wafer* Citada por examinadorClasificaciones Clasificaci�n de EE.UU.257/347, 257/382, 438/479, 438/406, 438/585, 257/E21.426, 438/517, 257/E21.193, 257/413 Clasificaci�n internacionalH01L27/12, H01L27/01, H01L31/0392, H01L21/336, H01L21/762, H01L29/786 Clasificaci�n cooperativaH01L21/76254, H01L29/78606, H01L27/1214, H01L29/78654, H01L29/66772, H01L27/1266, H01L21/76259, H01L29/78621 Clasificaci�n europeaH01L27/12, H01L29/786E2, H01L27/12T, H01L29/786B, H01L27/12T30A2, H01L21/762D8B, H01L29/66M6T6F15CEventos legales FechaC�digoEventoDescripci�n22 Abr 2015FPAYFee paymentYear of fee payment: 415 May 2012CCCertificate of correctionGirarImagen originalP�gina principal de Google - Sitemap - Descargas masivas de USPTO - Pol�tica de privacidad - Condiciones de servicio - Acerca de Google Patentes - Enviar sugerenciasDatos proporcionados por IFI CLAIMS Patent Services