Source: http://www.google.com/patents/US6239459?dq=6076065
Timestamp: 2016-09-29 05:24:58
Document Index: 504558358

Matched Legal Cases: ['application No. 08', 'application No. 08', 'application No. 08', 'application No. 08', 'application No. 08', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09', 'application No. 09']

Patent US6239459 - Capacitors, methods of forming capacitors and integrated circuitry - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsIn accordance with one implementation the invention, a capacitor comprises two conductive capacitor electrodes separated by a capacitor dielectric layer, with at least one of the capacitor electrodes comprising at least one of Pt and Pd, and also comprising another metal which is capable of forming a...http://www.google.com/patents/US6239459?utm_source=gb-gplus-sharePatent US6239459 - Capacitors, methods of forming capacitors and integrated circuitryAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS6239459 B1Publication typeGrantApplication numberUS 09/393,078Publication dateMay 29, 2001Filing dateSep 7, 1999Priority dateMay 21, 1998Fee statusPaidAlso published asUS6255186Publication number09393078, 393078, US 6239459 B1, US 6239459B1, US-B1-6239459, US6239459 B1, US6239459B1InventorsHusam N. Al-Shareef, Scott Jeffery DeBoer, Randhir P. S. ThakurOriginal AssigneeMicron Technology, Inc.Export CitationBiBTeX, EndNote, RefManPatent Citations (60), Non-Patent Citations (27), Referenced by (7), Classifications (12), Legal Events (5) External Links: USPTO, USPTO Assignment, EspacenetCapacitors, methods of forming capacitors and integrated circuitry
A capacitor dielectric layer 26 is formed over first capacitor electrode 24. The invention is seen to have its greatest applicability where capacitor dielectric layer 26 is formed to be a high K and oxygen-containing dielectric layer. In the context of this document, “high K” defines any dielectric constant of at least 20. Example and preferred materials for layer 26 are (Ba,Sr)TiO3, SrTiO3, (Pb,Zr)TiO3, Ta2O5 and Nb2O5. As one example, a process for depositing (Ba,Sr)TiO3 includes utilizes precursors of Ba(DPM)2, Sr(DPM)2, and Ti(OC3H7)4, and O2 at 0.5 Torr and 410� C., where “DPM” denotes dipivaloylmethanato. The oxide can be substantially amorphous or crystalline as formed depending in large part on the processing temperature, with a substantially amorphous layer being formed from the above precursor gases at a temperature of 410� C. Substrate 10 and accordingly high K capacitor dielectric layer 26 will then subjected to one or more annealings in the presence of oxygen atoms, for example as described above in the “Background” section.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS4333808Feb 13, 1981Jun 8, 1982International Business Machines CorporationMethod for manufacture of ultra-thin film capacitorUS4464701Aug 29, 1983Aug 7, 1984International Business Machines CorporationProcess for making high dielectric constant nitride based materials and devices using the sameUS4891682Dec 1, 1983Jan 2, 1990Olympus Optical Co., Ltd.Solid state image pick-up device having a number of static induction transistor image sensorsUS4952904Dec 23, 1988Aug 28, 1990Honeywell Inc.Adhesion layer for platinum based sensorsUS5053917Aug 30, 1990Oct 1, 1991Nec CorporationThin film capacitor and manufacturing method thereofUS5079191May 1, 1990Jan 7, 1992Hitachi, Ltd.Process for producing a semiconductor deviceUS5142438Nov 15, 1991Aug 25, 1992Micron Technology, Inc.Dram cell having a stacked capacitor with a tantalum lower plate, a tantalum oxide dielectric layer, and a silicide buried contactUS5191510Apr 29, 1992Mar 2, 1993Ramtron International CorporationUse of palladium as an adhesion layer and as an electrode in ferroelectric memory devicesUS5234556Aug 20, 1990Aug 10, 1993Hitachi, Ltd.Polymeric metal oxide materials and their formation and useUS5279985Sep 15, 1992Jan 18, 1994Nec CorporationSemiconductor device and method of fabrication thereofUS5293510Dec 20, 1991Mar 8, 1994Ramtron International CorporationSemiconductor device with ferroelectric and method of manufacturing the sameUS5316982May 28, 1992May 31, 1994Sharp Kabushiki KaishaSemiconductor device and method for preparing the sameUS5330935Jul 21, 1992Jul 19, 1994International Business Machines CorporationLow temperature plasma oxidation processUS5335138Feb 12, 1993Aug 2, 1994Micron Semiconductor, Inc.High dielectric constant capacitor and method of manufactureUS5348894Jan 27, 1993Sep 20, 1994Texas Instruments IncorporatedMethod of forming electrical connections to high dielectric constant materialsUS5352623Feb 15, 1994Oct 4, 1994Nec CorporationMethod for manufacturing a semiconductor deviceUS5362632Feb 8, 1994Nov 8, 1994Micron Semiconductor, Inc.Barrier process for Ta2 O5 capacitorUS5372859Oct 20, 1992Dec 13, 1994The United States Of America As Represented By The Administrator Of The National Aeronautics And Space AdministrationEnhanced fatigue and retention in ferroelectric thin film memory capacitors by post-top electrode anneal treatmentUS5397446Jul 1, 1993Mar 14, 1995Sharp Kabushiki KaishaMethod of forming a ferroelectric filmUS5442213Jun 7, 1994Aug 15, 1995Mitsubishi Denki Kabushiki KaishaSemiconductor device with high dielectric capacitor having sidewall spacersUS5466629Feb 3, 1995Nov 14, 1995Symetrix CorporationProcess for fabricating ferroelectric integrated circuitUS5468687Jul 27, 1994Nov 21, 1995International Business Machines CorporationMethod of making TA2 O5 thin film by low temperature ozone plasma annealing (oxidation)US5471364Mar 31, 1993Nov 28, 1995Texas Instruments IncorporatedElectrode interface for high-dielectric-constant materialsUS5504041Aug 1, 1994Apr 2, 1996Texas Instruments IncorporatedConductive exotic-nitride barrier layer for high-dielectric-constant materialsUS5508953May 16, 1994Apr 16, 1996Texas Instruments IncorporatedCapacitor, electrode structure, and semiconductor memory deviceUS5510651Nov 18, 1994Apr 23, 1996Motorola, Inc.Semiconductor device having a reducing/oxidizing conductive materialUS5552337Sep 9, 1994Sep 3, 1996Samsung Electronics Co., Ltd.Method for manfacturing a capacitor for a semiconductor memory device having a tautalum oxide filmUS5555486Dec 29, 1994Sep 10, 1996North Carolina State UniversityHybrid metal/metal oxide electrodes for ferroelectric capacitorsUS5561307Jul 18, 1994Oct 1, 1996Symetrix CorporationFerroelectric integrated circuitUS5585300Aug 1, 1994Dec 17, 1996Texas Instruments IncorporatedMethod of making conductive amorphous-nitride barrier layer for high-dielectric-constant material electrodesUS5617290Jun 7, 1995Apr 1, 1997Texas Instruments IncorporatedBarium strontium titanate (BST) thin films using boronUS5641702Apr 12, 1995Jun 24, 1997Kabushiki Kaisha ToshibaMethod of making semiconductor integrated-circuit capacitorUS5654222May 17, 1995Aug 5, 1997Micron Technology, Inc.Method for forming a capacitor with electrically interconnected constructionUS5663088May 19, 1995Sep 2, 1997Micron Technology, Inc.Method of forming a Ta2 O5 dielectric layer with amorphous diffusion barrier layer and method of forming a capacitor having a Ta2 O5 dielectric layer and amorphous diffusion barrier layerUS5688724Dec 23, 1994Nov 18, 1997National Semiconductor CorporationMethod of providing a dielectric structure for semiconductor devicesUS5728603Dec 9, 1996Mar 17, 1998Northern Telecom LimitedMethod of forming a crystalline ferroelectric dielectric material for an integrated circuitUS5780359Dec 11, 1995Jul 14, 1998Applied Materials, Inc.Polymer removal from top surfaces and sidewalls of a semiconductor waferUS5786248Oct 12, 1995Jul 28, 1998Micron Technology, Inc.Semiconductor processing method of forming a tantalum oxide containing capacitorUS5790366Dec 6, 1996Aug 4, 1998Sharp Kabushiki KaishaHigh temperature electrode-barriers for ferroelectric and other capacitor structuresUS5798903Dec 26, 1995Aug 25, 1998Bell Communications Research, Inc.Electrode structure for ferroelectric capacitor integrated on siliconUS5814852Jun 11, 1996Sep 29, 1998Micron Technology, Inc.Method of forming a Ta2 O5 dielectric layer, method of forming a capacitor having a Ta2 O5 dielectric layer, and capacitor constructionUS5837591Feb 19, 1997Nov 17, 1998Matsushita Electric Industrial Co., Ltd.Method of manufacturing a semiconductor deviceUS5837593Sep 3, 1996Nov 17, 1998Samsung Electronics Co., Ltd.Methods of fabricating microelectronic capacitors having tantalum pentoxide dielectricsUS5838035Jun 10, 1997Nov 17, 1998Bell Communications Research, Inc.Barrier layer for ferroelectric capacitor integrated on siliconUS5843830Jun 26, 1996Dec 1, 1998Micron Technology, Inc.Capacitor, and methods for forming a capacitorUS5844771Aug 15, 1997Dec 1, 1998Micron Technology, Inc.Capacitor constructionUS5899740Sep 4, 1997May 4, 1999Samsung Electronics Co., Ltd.Methods of fabricating copper interconnects for integrated circuitsUS5910218Sep 12, 1996Jun 8, 1999Samsung Electronics Co., Ltd.Systems for forming films having high dielectric constantsUS5916634Oct 1, 1996Jun 29, 1999Sandia CorporationChemical vapor deposition of W-Si-N and W-B-NUS5930584Apr 30, 1996Jul 27, 1999United Microelectronics Corp.Process for fabricating low leakage current electrode for LPCVD titanium oxide filmsUS5990507 *Jul 9, 1997Nov 23, 1999Kabushiki Kaisha ToshibaSemiconductor device having ferroelectric capacitor structuresUS6010744Dec 23, 1997Jan 4, 2000Advanced Technology Materials, Inc.Method for nucleation controlled chemical vapor deposition of metal oxide ferroelectric thin filmsUS6015989 *Dec 20, 1996Jan 18, 2000Mitsubishi Denki Kabushiki KaishaSemiconductor device having a capacitor electrode formed of iridum or ruthenium and a quantity of oxygenUS6027969 *Jun 4, 1998Feb 22, 2000Taiwan Semiconductor Manufacturing CompanyCapacitor structure for a dynamic random access memory cellUS6028360 *Jun 29, 1998Feb 22, 2000Hitachi, Ltd.Semiconductor integrated circuit device in which a conductive film is formed over a trap film which in turn is formed over a titanium filmUS6051859 *Jan 16, 1998Apr 18, 2000Kabushiki Kaisha ToshibaDRAM having a cup-shaped storage node electrode recessed within an insulating layerJP40534364A Title not availableJPH0621333A Title not availableJPH01222469A Title not availableJPH05221644A Title not available* Cited by examinerNon-Patent CitationsReference1Eimori, T., et al. "Newly Designed Planar Stacked Capacitor Cell with High Dielectric Constant Film for 256Mbit DRAM" I.E.E.E., IEDM 93-631-4, pp. 631-4 (1993).2Farooq, M.A., et al., "Tantalum Nitride as a Diffusion Barrier Between Pd2Si, CoSi2 and Aluminum", 1989 American Institute of Physics, pp. 3017-3022.3Fazan, P.C., et al., "A High-C Capacitor (20.4fF/mum2) with Ultrathin CVD-Ta2O5 Films Deposited on Rugged Poly-Si for High Density DRAMs", I.E.E.E., pp. 263-266 (1992).4Fazan, P.C., et al., "A High-C Capacitor (20.4fF/μm2) with Ultrathin CVD-Ta2O5 Films Deposited on Rugged Poly-Si for High Density DRAMs", I.E.E.E., pp. 263-266 (1992).5Kamiyama, S., et. al., "Highly Reliable 2.5nm Ta2O5 Capacitor Process Technology for 256Mbit DRAMs", I.E.E.E., pp. 827-830 (1991).6Kamiyama, S., et. al., "Ultrathin Tantalum Oxide Capacitor Dielectric Layers Fabricated Using Rapid Thermal Nitridation Prior to Low Pressure Chemical Vapor Deposition", J. Electrochem. Soc., vol. 140, No. 6, pp. 1617-1625 (Jun. 1993).7Lesaicherre, P-Y, et. al., "A Gbit-Scale DRAM Stacked Capacitor Technology with ECR MOCVD SrTiO3 and RIE Patterned RuO2/TiN Storage Nodes", I.E.E.E., pp. 831-834 (1994).8McIntyre, Paul C. et al., "Kinetics And Mechanisms Of TiN Oxidation Beneath Pt/TiN Films", J. Appl. Phys., vol. 82, No. 9, pp. 4577-4585 (Nov. 1997).9Onishi, Shigeo et al., "A Half-Micron Ferroelectric Memory Cell Technology With Stacked Capacitor Structure", I.E.E.E., IDEM 94-843, pp. 843-6 (1994).10U.S. application No. 08/738,789, Sandhu et al., filed Oct. 29, 1996.11U.S. application No. 08/858,027, Sandhu et al., filed May 16, 1997.12U.S. application No. 08/881,561, Sandhu et al., filed Jun. 24, 1997.13U.S. application No. 08/916,771, DeBoer et al., filed Aug. 20, 1997.14U.S. application No. 08/994,054, Parekh et al., filed Dec. 19, 1997.15U.S. application No. 09/033,063, Al-Shareef et al., filed Feb. 28, 1998.16U.S. application No. 09/033,064, Al-Shareef et al., filed Feb. 28,1998.17U.S. application No. 09/058,612, Agarwal et al., filed Apr. 10, 1998.18U.S. application No. 09/059,057, Agarwal et al., filed Apr. 10, 1998.19U.S. application No. 09/074,638, Agarwal et al., filed May 7, 1998.20U.S. application No. 09/086,389, Sandhu et al., filed May 28, 1998.21U.S. application No. 09/098,035, DeBoer et al., filed Jun. 15, 1998.22U.S. application No. 09/122,473, Schuegraf, filed Jul. 23, 1998.23U.S. application No. 09/137,780, Al-Shareef et al., filed Aug. 20, 1998.24U.S. application No. 09/185,412, Graettinger et al., filed Nov. 3, 1998.25U.S. application No. 09/229,518, DeBoer et al., filed Jan. 13, 1999.26Wolf, S., and Tauber, R.N., Silicon Processing for the VLSI Era, vol. 2, Lattice press, pp. 589-591.27Yamaguchi, H., et al., "Structural and Electrical Characterization of SrTiO3 Thin Films Prepared by Metal Organic Chemical Vapor Deposition", Jpn. J. Appl. Phys., vol. 32 (Pt. 1, No. 9B), pp. 4069-4073 (1993).Referenced byCiting PatentFiling datePublication dateApplicantTitleUS6518670 *Mar 6, 2002Feb 11, 2003International Business Machines CorporationElectrically porous on-chip decoupling/shielding layerUS6535413 *Aug 31, 2000Mar 18, 2003Micron Technology, Inc.Method of selectively forming local interconnects using design rulesUS6627508Oct 6, 2000Sep 30, 2003Micron Technology, Inc.Method of forming capacitors containing tantalumUS6930901Sep 17, 2002Aug 16, 2005Micron Technology, Inc.Method of selectively forming local interconnects using design rulesUS7525140 *Dec 14, 2005Apr 28, 2009Intel CorporationIntegrated thin film capacitors with adhesion holes for the improvement of adhesion strengthUS20030036258 *Sep 17, 2002Feb 20, 2003Micron Technology, Inc.Method of selectively forming local interconnects using design rulesUS20070132063 *Dec 14, 2005Jun 14, 2007Yongki MinIntegrated thin film capacitors with adhesion holes for the improvement of adhesion strength* Cited by examinerClassifications U.S. Classification257/296, 257/306, 257/295, 257/E21.011, 257/E21.009, 257/E21.648International ClassificationH01L21/8242, H01L21/02Cooperative ClassificationH01L28/55, H01L28/60, H01L27/10852European ClassificationH01L28/60Legal EventsDateCodeEventDescriptionSep 22, 2004FPAYFee paymentYear of fee payment: 4Oct 30, 2008FPAYFee paymentYear of fee payment: 8Sep 28, 2012FPAYFee paymentYear of fee payment: 12May 12, 2016ASAssignmentOwner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENFree format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001Effective date: 20160426Jun 2, 2016ASAssignmentOwner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERALFree format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001Effective date: 20160426RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services