Source: https://patents.justia.com/patent/20150170885
Timestamp: 2019-12-06 21:10:21
Document Index: 569839757

Matched Legal Cases: ['art 1100', 'art 1100', 'art 1100', 'art 1100', 'art 1100', 'art 1100', 'art 1100']

US Patent Application for PLASMA THERMAL SHIELD FOR HEAT DISSIPATION IN PLASMA CHAMBER Patent Application (Application #20150170885 issued June 18, 2015) - Justia Patents Search
Justia Patents US Patent Application for PLASMA THERMAL SHIELD FOR HEAT DISSIPATION IN PLASMA CHAMBER Patent Application (Application #20150170885)
Methods of and apparatuses for dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a plasma thermal shield for a plasma processing chamber includes an annular ring body having an inner opening. A plasma-facing surface of the annular ring body has a general topography. A bottom surface of the annular ring body reciprocates the general topography with recessed regions disposed therein, providing one or more protruding regions at the bottom surface of the annular ring body.
This application is a continuation of U.S. patent application Ser. No. 14/109,820, filed on Dec. 17, 2013, the entire contents of which are hereby incorporated by reference herein.
In an embodiment, a plasma thermal shield for a plasma processing chamber includes an annular ring body having an inner opening. A plasma-facing surface of the annular ring body has a general topography. A bottom surface of the annular ring body reciprocates the general topography with recessed regions disposed therein, providing one or more protruding regions at the bottom surface of the annular ring body.
In another embodiment, a shadow ring assembly for a plasma processing chamber includes a shadow ring having an annular body and an inner opening. The shadow ring assembly also includes a plasma thermal shield nested on the shadow ring. The plasma thermal shield includes an annular ring body having an inner opening approximately the same size, and aligned with, the inner opening of the shadow ring. A plasma-facing surface of the annular ring body of the plasma thermal shield has a general topography. A bottom surface of the annular ring body of the plasma thermal shield reciprocates the general topography with recessed regions disposed therein, providing one or more protruding regions at the bottom surface of the annular ring body. The one or more protruding regions are in contact with the shadow ring.
In another embodiment, a method of dicing a semiconductor wafer having a plurality of integrated circuits involves introducing a substrate supported by a substrate carrier into a plasma etch chamber. The substrate has a patterned mask thereon covering integrated circuits and exposing streets of the substrate. The method also involves clamping the substrate carrier below a shadow ring having a plasma thermal shield disposed thereon. The method also involves plasma etching the substrate through the streets to singulate the integrated circuits. The shadow ring and plasma thermal shield protect the substrate carrier from the plasma etching. The plasma thermal shield dissipates heat away from the shadow ring during the plasma etching.
FIG. 4 illustrates the substrate carrier of FIG. 3 with an overlying actively-cooled shadow ring or a plasma thermal shield, or both, in accordance with an embodiment of the present invention.
FIG. 6 illustrates an enlarged view of the plasma exposed coupler of the support apparatus of FIG. 5, in accordance with an embodiment of the present invention.
FIG. 7 illustrates an enlarged view of the bellows feed-through of the support apparatus of FIG. 5, in accordance with an embodiment of the present invention.
FIG. 8 illustrates an angled top view and angled bottom view of a plasma thermal shield, in accordance with an embodiment of the present invention.
FIG. 9 illustrates an enlarged angled cross-sectional view of the plasma thermal shield of FIG. 8 as positioned on a top surface of a shadow ring, in accordance with an embodiment of the present invention.
FIG. 10 illustrates a cross-sectional view of an etch reactor, in accordance with an embodiment of the present invention.
FIG. 11 is a Flowchart representing operations in a method of dicing a semiconductor wafer including a plurality of integrated circuits, in accordance with an embodiment of the present invention.
FIG. 12A illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operation 1102 of the Flowchart of FIG. 11, in accordance with an embodiment of the present invention.
FIG. 12B illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operation 1104 of the Flowchart of FIG. 11, in accordance with an embodiment of the present invention.
FIG. 12C illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operation 1108 of the Flowchart of FIG. 11, in accordance with an embodiment of the present invention.
FIG. 13 illustrates the effects of using a laser pulse in the femtosecond range versus longer pulse times, in accordance with an embodiment of the present invention.
FIG. 14 illustrates compaction on a semiconductor wafer achieved by using narrower streets versus conventional dicing which may be limited to a minimum width, in accordance with an embodiment of the present invention.
FIG. 15 illustrates freeform integrated circuit arrangement allowing denser packing and, hence, more die per wafer versus grid alignment approaches, in accordance with an embodiment of the present invention.
FIG. 16 illustrates a block diagram of a tool layout for laser and plasma dicing of wafers or substrates, in accordance with an embodiment of the present invention.
FIG. 17 illustrates a block diagram of an exemplary computer system, in accordance with an embodiment of the present invention.
One or more embodiments described herein are directed to an actively-cooled shadow ring for heat dissipation in a plasma etch chamber. Embodiments may include plasmas and plasma based processes, thermal management, active cooling, and heat dissipation. One or more embodiments described herein are directed to a plasma thermal shield for heat dissipation in a plasma chamber. Embodiments may include plasmas and plasma based processes, thermal management, shielding of plasma generated species, and heat dissipation. Applications for either of the actively-cooled shadow ring or the plasma thermal shield, or both, may include die singulation but other high power etch processes or differentiated etch chemistries may benefit from embodiments described herein. The plasma thermal shield may be used on its own as an inexpensive, passive component, or it may be combined with an actively-cooled shadow ring as a thermal shield to modify plasma conditions. In the latter case, the plasma thermal shield is effectively used as a dopant source in a plasma etch process.
In another aspect, a hybrid wafer or substrate dicing process involving an initial laser scribe and subsequent plasma etch may be implemented for die singulation. The laser scribe process may be used to cleanly remove a mask layer, organic and inorganic dielectric layers, and device layers. The laser etch process may then be terminated upon exposure of, or partial etch of, the wafer or substrate. The plasma etch portion of the dicing process may then be employed to etch through the bulk of the wafer or substrate, such as through bulk single crystalline silicon, to yield die or chip singulation or dicing. In one embodiment, an actively-cooled shadow ring or a plasma thermal shield, or both, are implemented during the etch portion of the dicing process. In an embodiment, the wafer or substrate is supported by a substrate carrier during the singulation process, including during the etch portion of the singulation process.
In accordance with an embodiment of the present invention, described herein are one or more apparatuses for, and methods of, protecting a substrate carrier composed of thin wafer tape and a tape frame during plasma etch in a singulation process. For example, an apparatus may be used to support and protect the film and film frame used to hold a thin silicon wafer from etch gases. The manufacturing processes related to integrated circuit (IC) packaging may require that a thinned silicon wafer be supported and mounted on a film such as a die attach film. In one embodiment, a die attach film is also supported by a substrate carrier and is used to adhere a thin silicon wafer to the substrate carrier.
Referring to FIG. 2, the semiconductor wafer 100 has a mask 200 deposited upon the semiconductor wafer 100. In one embodiment, the mask is deposited in a conventional manner to achieve an approximately 4-10 micron thick layer. The mask 200 and a portion of the semiconductor wafer 100 are, in one embodiment, patterned with a laser scribing process to define the locations (e.g., gaps 202 and 204) along the streets 104 and 106 where the semiconductor wafer 100 will be diced. The integrated circuit regions of the semiconductor wafer 100 are covered and protected by the mask 200. The regions 206 of the mask 200 are positioned such that during a subsequent etching process, the integrated circuits are not degraded by the etch process. Horizontal gaps 204 and vertical gaps 202 are formed between the regions 206 to define the areas that will be etched during the etching process to finally dice the semiconductor wafer 100. In accordance with an embodiment of the present invention, an actively-cooled shadow ring or a plasma thermal shield, or both, are implemented during the etch portion of the dicing process.
In an embodiment, a singulation process can be accommodated in a system sized to receive a substrate carrier such as the substrate carrier 300. In one such embodiment, a system such as system 1600, described in greater detail below, can accommodate a wafer frame without impact on the system footprint that is otherwise sized to accommodate a substrate or wafer not supported by a substrate carrier. In one embodiment, such a processing system is sized to accommodate 300 millimeter-in-diameter wafers or substrates. The same system can accommodate a wafer carrier approximately 380 millimeters in width by 380 millimeters in length, as depicted in FIG. 3. However, it is to be appreciated that systems may be designed to handle 450 millimeter wafers or substrate or, more particularly, 450 millimeter wafer or substrate carriers.
In an aspect of the present invention, a substrate carrier is accommodated in an etch chamber during a singulation process. In an embodiment, the assembly including a wafer or substrate on the substrate carrier is subjected to a plasma etch reactor without affecting (e.g., etching) the film frame (e.g., tape ring 304) and the film (e.g., backing tape 302). In one such embodiment, an actively-cooled shadow ring or a plasma thermal shield, or both, are implemented during the etch portion of the dicing process. In an example, FIG. 4 illustrates the substrate carrier of FIG. 3 with an overlying actively-cooled shadow ring or a plasma thermal shield, or both, in accordance with an embodiment of the present invention.
Referring to FIG. 4, the substrate carrier 300, including the layer of backing tape 302 and tape ring or frame 304 is covered, in a top view perspective, by an actively-cooled shadow ring or a plasma thermal shield, or both, (all options represented as 400 in FIG. 4). The actively-cooled shadow ring or a plasma thermal shield, or both, 400 includes a ring portion 402 and inner opening 404. In one embodiment, a portion of the supported wafer or substrate 306 is also covered by the actively-cooled shadow ring or a plasma thermal shield, or both, 400 (specifically, portion 406 of the actively-cooled shadow ring or a plasma thermal shield, or both, 400 covers a portion of the wafer or substrate 306). In a specific such embodiment, the portion 406 of the actively-cooled shadow ring or a plasma thermal shield, or both, 400 covers approximately 1-1.5 mm of the outer most portion of the wafer or substrate 306. The portion covered may be referred to as the exclusion region of the wafer or substrate 306 since this area is effectively shielded from a plasma process.
In a first aspect, an actively-cooled shadow ring for heat dissipation in a plasma chamber is now described in greater detail. In an embodiment, an actively-cooled shadow ring can be implemented to reduce a temperature of a process kit shadow ring during processing of a wafer supported by a wafer carrier. By reducing the temperature of a shadow ring, damage or burning of a die singulation tape that otherwise occurs at elevated temperatures may be mitigated. For example, a damaged or burned die singulation tape normally leads to the wafer or substrate as not being recoverable. Furthermore, the attached tape can become damaged when the tape frame reaches an elevated temperature. Although described herein in the context of tape and frame protection during etch processing for die singulation, use of an actively-cooled shadow ring can provide other process benefits can include an increase in throughput. For example, temperature reduction may otherwise be achieved by easing of process conditions such as RF power reduction, but this requires an increase in process time which is detrimental to throughput.
Referring to FIG. 5, a support apparatus 500 for a plasma chamber includes a cathode 502 positioned below an actively-cooled shadow ring 504. A wafer or substrate support 300 with a tape 302 and frame 304 and supporting a wafer of substrate 306 is shown above the actively-cooled shadow ring 504 for sizing perspective. Such a wafer or substrate support can be as described above with respect to FIG. 3. In use, the wafer or substrate support 300 is actually position between the actively-cooled shadow ring 504 and the cathode 502. The support apparatus 500 may also include a motorized assembly 514 and a casing 516, which is also depicted in FIG. 5.
The substrate or wafer carrier 300 may rest on a plurality of pads that sit between the actively-cooled shadow ring 504 and the cathode 502. For illustrative purposes, one such pad 512 is depicted. However, it is to be appreciated that the pad 512 is actually below or underneath the actively-cooled shadow ring 504, and that more than one pad is typically used, such as four pads. In an embodiment, the actively-cooled shadow ring 504 is composed of aluminum with a hard anodized surface or a ceramic coating. In an embodiment, the actively-cooled shadow ring 504 is sized to entirely cover, from a top-down perspective, the tape frame 304, the tape 302, and the outer most region of the substrate 306 during plasma processing, as was described in association with FIG. 4. In one specific such embodiment, the leading edge of the shadow ring to the wafer is approximately 0.050 inches high.
FIG. 6 illustrates an enlarged view of the plasma exposed coupler 508 of the support apparatus 500 of FIG. 5, in accordance with an embodiment of the present invention. Referring to FIG. 6, the terminating end of the bellows feed-through is depicted as coupled to the plasma exposed coupler 508. A pair of fluid connections 620, such as a supply and return line pair, is shown as entering/exiting the actively-cooled shadow ring 504. The plasma exposed coupler 508 is depicted as essentially transparent in order to reveal the pair of fluid connections 620 for illustrative purposes. In an embodiment, the pair of fluid connections 620 provides an entrance/exit to an internal fluid channel that circulates through the actively-cooled shadow ring 504. In one such embodiment, the pair of fluid connections 620 enables continual flow of a cooling fluid or gas through the actively-cooled shadow ring during plasma processing. In a specific embodiments, the cooling channels travel essentially the entire mid-circumference of the body of an annular actively-cooled shadow ring.
In an embodiment, the ability to enable such continual flow can provide superior temperature control of the shadow ring which enables temperature control (e.g., reduced temperature exposure) of the tape frame and tape of a substrate carrier clamped to the actively-cooled shadow ring 504. This protection of the tape frame and tape is in addition to the protection provided by physically blocking the plasma from reaching the tape frame and tape of the substrate or wafer carrier. The fluid-channeled shadow ring, referred to herein as actively-cooled shadow ring 504, is distinguished from passively cooled shadow rings that may merely be cooled by contact with a heat sink or w cooled chamber wall.
Referring again to FIG. 6, in an embodiment, the plasma exposed coupler 508 is a fixed-length connection between the actively-cooled shadow ring 504 above and the bellows feed-through 506 below. The coupling provided is intended to be exposed to a plasma process and to allow the bellows feed-through 506 to be positioned away from the plasma process. In one such embodiment, the coupling is a vacuum connection between the bellows feed-through 506 and the actively-cooled shadow ring 504.
FIG. 7 illustrates an enlarged view of the bellows feed-through 506 of the support apparatus 500 of FIG. 5, in accordance with an embodiment of the present invention. Referring to FIG. 7, the bellow feed-through 506 is shown having an outer bellows 730 with an inner sleeve 732. A connection 734 is provided for coupling to a chamber body. The lower opening of the bellows feed-through 506 can accommodate supply and return lines for the coolant used to cool actively-cooled shadow ring 504. In one embodiment, the outer bellows 730 is metallic, the inner sleeve 732 is a stainless steel protective sleeve to accommodate hoses for supply and return lines, the sizing of connection 734 is an NW40 connection.
In an embodiment, the bellows feed-through 506 allows vertical motion of the actively-cooled shadow ring 504, which is in vacuum. This motion is provided by a motorized assembly which provides the necessary vertical positioning. The bellows feed-through must have allowance for this range of motion. In one embodiment, the bellows feed-through 506 has a vacuum connection at either end, e.g., a vacuum centering o-ring seal at one end and an o-ring seal on the other end. In one embodiment, the inner portion of the bellows feed-through 506 has a protective shield to allow fluid lines to pass-through without compromising the convolutions. Together, the bellows feed-through 506 and the plasma exposed coupler 508 provide a path for the supply and return lines for a coolant fluid. The coolant fluid may be passed through a fluid chiller (not depicted) after exiting and/or before entering the actively-cooled shadow ring 504.
Thus, in an embodiment, an actively-cooled shadow ring assembly includes the following major components: a bellows feed-through, a plasma-exposed coupling, a fluid-channeled shadow ring, fluid supply and return lines, and a fluid chiller. The actively-cooled shadow ring may also have a plasma shield as a plasma protective cover over the actively-cooled shadow ring, such as described in association with FIGS. 8 and 9 below. The actively-cooled shadow ring has an internal fluid channel to allow a chilled fluid to flow and remove plasma-induced heat. With respect to sizing, an actively-cooled shadow ring may have an increased thickness on the order of about ⅛th of an inch relative to a conventional shadow ring in order to accommodate the cooling channels. In an embodiment, the fluid channel is designed such that it removes this heat before the actively-cooled shadow ring develops a temperature that will damage the tape or greatly elevate the temperature of the tape frame of a wafer or substrate carrier. In one embodiment, the fluid itself is non-RF conductive so as not to draw RF power away from the plasma or RF power to the chiller. In one embodiment, the actively-cooled shadow ring is capable of withstanding high RF power and not suffer plasma erosion. The supply and return fluid lines are connected to the actively-cooled shadow ring and run inside the plasma-exposed coupler and bellows feed-through. In one embodiment, the fluid lines are non-RF conductive and are capable of handling fluid temperatures below 0 degrees Celsius. In one embodiment, an associated chiller is capable of supplying a fluid below 0 degrees Celsius and with enough volume capacity to quickly dissipate the plasma heat developed.
In a second aspect, a plasma thermal shield for heat dissipation in a plasma chamber is now described in greater detail. The plasma thermal shield can be used with a standard shadow ring as an inexpensive, passive component for thermal protection of substrate carrier that is plasma etched using a conventional shadow ring. On the other hand, the plasma thermal shield may be used together with the above described actively-cooled shadow ring.
As an example FIG. 8 illustrates an angled top view and angled bottom view of a plasma thermal shield, in accordance with an embodiment of the present invention.
Referring to the top view of FIG. 8, a plasma thermal shield 800 is an annular ring with an inner opening 801. In an embodiment, the plasma thermal shield 800 is sized and shaped to be compatible with, e.g., by nesting upon a top surface of, a shadow ring included in a plasma processing chamber. For example, in one such embodiment, the surface of the plasma thermal shield 800 shown in the top view is the surface exposed to a plasma during processing. The surface of the top view includes a first upper surface region 802 which is raised above a second upper surface region 804. The first and second upper surfaces 802 and 804, respectively, are coupled by a sloping region 806.
Referring to the bottom view of FIG. 8, the plasma thermal shield 800 has a bottom surface that is not exposed to a plasma during processing. The surface of the bottom view includes a first lower surface region 812 which is below a second lower surface region 814. The first and second lower surfaces 812 and 814, respectively, are coupled by a sloping region 816. In general, from a high level view, in an embodiment, the bottom surface of the plasma thermal shield 800 reciprocates the general topography of the upper surface. However, as described in association with FIG. 9, some regions of the bottom surface of the plasma thermal shield 800 may be removed for heat dissipating applications.
FIG. 9 illustrates an enlarged angled cross-sectional view of the plasma thermal shield 800 of FIG. 8 as positioned on a top surface of a shadow ring 900, in accordance with an embodiment of the present invention.
Referring to FIG. 9, the plasma thermal shield 800 is nested on an upper surface of a shadow ring 900 (which, in an embodiment, is an actively-cooled shadow ring as described in association with FIGS. 5-7). The upper surface portions 802, 804 and 806 are as described above with respect to FIG. 8. However, in the enlarged view of FIG. 9, it can be seen that the bottom surface portions 812, 814 and 816 of the plasma thermal shield 800 have recessed portions therein. In the particular example shown in FIG. 9, a first gap or cavity 952 is formed between regions 814 and 816 of the bottom surface, and a second gap or cavity 952 is formed between regions 812 and 816 of the bottom surface. The effect is to leave remaining three protruding portions or contact features 950 that raise a majority of the bottom surface of the plasma thermal shield 800 off of the top surface of the shadow ring 900. In an embodiment, the three protruding portions or contact features 950 run the entire annular length to provide nesting support for the plasma thermal shield 800 when nested on the upper surface of the shadow ring 900.
In an embodiment, the three protruding portions or contact features 950 raise the majority of the bottom surface of the plasma thermal shield 800 off of the top surface of the shadow ring 900 by a height of approximately 1/16th of an inch. Thus, first and second gaps or cavities 952 have a height of approximately 1/16th of an inch. In one such embodiment, the thinned regions of surfaces 814 and 812 have a remaining thickness of approximately 1/16th of an inch. It is to be appreciated, however, that the size of the gaps or cavities 952 (as a height dimension) provide a trade-off between distancing heat from an underlying shadow ring versus having sufficient material in the plasma thermal shield for absorbing heat. Thus, the height of the gaps can be varied by application. Furthermore, the extent and locations of the recessed portions between protruding or contact portions 950 are subject to the same trade-off. In one embodiment, an amount of surface area of the bottom surface of the plasma thermal shield 800 that is recessed is approximately in the range of 85-92%. In an embodiment, the plasma thermal shield 800 is composed of a material such as, but not limited to, alumina (Al2O3), yttria (Y2O3), silicon nitride (SiN) or silicon carbide (SiC). In one embodiment, the plasma thermal shield 800 is composed of a process sensitive material and can act as a source of dopant for a plasma process. In an embodiment, the plasma thermal shield 800 can be viewed as an external device used to prevent contact of an underlying shadow ring with a hot surface or to act as a heat deflector for the underlying shadow ring.
In an embodiment, the plasma thermal shield 800 and the shadow ring 900 are installed as two separate components. In one embodiment, both the shadow ring 900 surface and the plasma thermal shield 800 barrier are composed of alumina, where the plasma thermal shield 800 provides heat dissipation away from the surface of the shadow ring 900 even though the materials are the same. In an embodiment, the plasma thermal shield 800 blocks heat transfer to the shadow ring 900 which is in contact with a tape frame of a substrate or wafer carrier. In an embodiment, with respect to power distribution, an open area of tape from the carrier may be positioned below the thinnest section of the shadow ring 900. The consequential lowest mass region of the shadow ring 900 is may be the highest in temperature. Accordingly, in an embodiment, the plasma thermal shield 800 is designed to have greater mass and smaller gap in this region relative to the remainder of the plasma thermal shield 800, i.e., greater proportional mass is added to the tape region of the carrier.
In an aspect of the present invention, an etch reactor is configured to accommodate etching of a thin wafer or substrate supported by a substrate carrier. For example, FIG. 10 illustrates a cross-sectional view of an etch reactor, in accordance with an embodiment of the present invention.
Referring to FIG. 10, an etch reactor 1000 includes a chamber 1002. An end effector 1004 is included for transferring a substrate carrier 1006 to and from chamber 1002. An inductively coupled plasma (ICP) source 1008 is positioned in an upper portion of the chamber 1002. The chamber 1002 is further equipped with a throttle valve 1010 and a turbo molecular pump 1012. The etch reactor 1000 also includes a cathode assembly 1014 (e.g., an assembly including an etch cathode or etch electrode). A shadow ring assembly 1015 is included above the region accommodating the substrate or wafer carrier 1006. In an embodiment, the shadow ring assembly 1015 is one of an actively-cooled shadow ring, a shadow ring having a plasma thermal shield thereon, or an actively-cooled shadow ring having a plasma thermal shield thereon. A shadow ring actuator 1018 may be included for moving the shadow ring. Other actuators, such as actuator 1016 may also be included.
In an embodiment, the end effector 1004 is a robot blade sized for handling a substrate carrier. In one such embodiment, the robotic end effector 1004 supports a film frame assembly (e.g., substrate carrier 300) during transfer to and from an etch reactor under sub-atmospheric pressure (vacuum). The end effector 1004 includes features to support the substrate carrier in the X-Y-Z axis with gravity-assist. The end effector 1004 also includes a feature to calibrate and center the end effector with respect to circular features of a processing tool (e.g., an etch cathode center, or a center of a circular silicon wafer).
In one embodiment, an etch electrode of the cathode assembly 1014 is configured to allow RF and thermal coupling with the substrate carrier to enable plasma etching. However, in an embodiment, the etch electrode only contacts a backing tape portion of a substrate carrier and not the frame of the substrate carrier.
In an embodiment, the shadow ring 1015 includes a protective annular ring, a lift hoop, and three supporting pins coupled between the lift hoop and the protective annular ring, as described in association with FIG. 5. The lift hoop is disposed in a processing volume radially outwards of a supporting assembly. The lift hoop is mounted on shaft in a substantially horizontal orientation. The shaft is driven by an actuator to move the lift hoop vertically in the processing volume. The three supporting pins extend upward from the lift hoop and position the protective annular ring above the supporting assembly. The three supporting pins may fixedly attach the protective annular ring to the lift hoop. The protective annular ring moves vertically with the lift hoop in the processing volume so that the protective annular ring can be positioned at a desired distance above a substrate and/or an exterior substrate handling device (such as a substrate carrier) can enter the processing volume between the protective annular ring and the supporting assembly to transfer the substrate. The three supporting pins may be positioned to allow the substrate carrier to be transferred in and out of a processing chamber between the supporting pins.
In another aspect, FIG. 11 is a Flowchart 1100 representing operations in a method of dicing a semiconductor wafer including a plurality of integrated circuits, in accordance with an embodiment of the present invention. FIGS. 12A-12C illustrate cross-sectional views of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operations of Flowchart 1100, in accordance with an embodiment of the present invention.
Referring to operation 1102 of Flowchart 1100, and corresponding FIG. 12A, a mask 1202 is formed above a semiconductor wafer or substrate 1204. The mask 1202 is composed of a layer covering and protecting integrated circuits 1206 formed on the surface of semiconductor wafer 1204. The mask 1202 also covers intervening streets 1207 formed between each of the integrated circuits 1206. The semiconductor wafer or substrate 1204 is supported by a substrate carrier 1214.
In an embodiment, the substrate carrier 1214 includes a layer of backing tape, a portion of which is depicted as 1214 in FIG. 12A, surrounded by a tape ring or frame (not shown). In one such embodiment, the semiconductor wafer or substrate 1204 is disposed on a die attach film 1216 disposed on the substrate carrier 1214, as is depicted in FIG. 12A.
In accordance with an embodiment of the present invention, forming the mask 1202 includes forming a layer such as, but not limited to, a photo-resist layer or an Mine patterning layer. For example, a polymer layer such as a photo-resist layer may be composed of a material otherwise suitable for use in a lithographic process. In one embodiment, the photo-resist layer is composed of a positive photo-resist material such as, but not limited to, a 248 nanometer (nm) resist, a 193 nm resist, a 157 nm resist, an extreme ultra-violet (EUV) resist, or a phenolic resin matrix with a diazonaphthoquinone sensitizer. In another embodiment, the photo-resist layer is composed of a negative photo-resist material such as, but not limited to, poly-cis-isoprene and poly-vinyl-cinnamate.
In another embodiment, the mask 1202 is a water-soluble mask layer. In an embodiment, the water-soluble mask layer is readily dissolvable in an aqueous media. For example, in one embodiment, the water-soluble mask layer is composed of a material that is soluble in one or more of an alkaline solution, an acidic solution, or in deionized water. In an embodiment, the water-soluble mask layer maintains its water solubility upon exposure to a heating process, such as heating approximately in the range of 50-160 degrees Celsius. For example, in one embodiment, the water-soluble mask layer is soluble in aqueous solutions following exposure to chamber conditions used in a laser and plasma etch singulation process. In one embodiment, the water-soluble mask layer is composed of a material such as, but not limited to, polyvinyl alcohol, polyacrylic acid, dextran, polymethacrylic acid, polyethylene imine, or polyethylene oxide. In a specific embodiment, the water-soluble mask layer has an etch rate in an aqueous solution approximately in the range of 1-15 microns per minute and, more particularly, approximately 1.3 microns per minute.
In another embodiment, the mask 1202 is a UV-curable mask layer. In an embodiment, the mask layer has a susceptibility to UV light that reduces an adhesiveness of the UV-curable layer by at least approximately 80%. In one such embodiment, the UV layer is composed of polyvinyl chloride or an acrylic-based material. In an embodiment, the UV-curable layer is composed of a material or stack of materials with an adhesive property that weakens upon exposure to UV light. In an embodiment, the UV-curable adhesive film is sensitive to approximately 365 nm UV light. In one such embodiment, this sensitivity enables use of LED light to perform a cure.
In an embodiment, the semiconductor wafer or substrate 1204 is composed of a material suitable to withstand a fabrication process and upon which semiconductor processing layers may suitably be disposed. For example, in one embodiment, semiconductor wafer or substrate 1204 is composed of a group IV-based material such as, but not limited to, crystalline silicon, germanium or silicon/germanium. In a specific embodiment, providing semiconductor wafer 1204 includes providing a monocrystalline silicon substrate. In a particular embodiment, the monocrystalline silicon substrate is doped with impurity atoms. In another embodiment, semiconductor wafer or substrate 1204 is composed of a material such as, e.g., a material substrate used in the fabrication of light emitting diodes (LEDs).
In an embodiment, the semiconductor wafer or substrate 1204 has a thickness of approximately 300 microns or less. For example, in one embodiment, a bulk single-crystalline silicon substrate is thinned from the backside prior to being affixed to the die attach film 1216. The thinning may be performed by a backside grind process. In one embodiment, the bulk single-crystalline silicon substrate is thinned to a thickness approximately in the range of 50-300 microns. It is important to note that, in an embodiment, the thinning is performed prior to a laser ablation and plasma etch dicing process. In an embodiment, the die attach film 1216 (or any suitable substitute capable of bonding a thinned or thin wafer or substrate to the substrate carrier 1214) has a thickness of approximately 20 microns.
In an embodiment, the semiconductor wafer or substrate 1204 has disposed thereon or therein, as a portion of the integrated circuits 1206, an array of semiconductor devices. Examples of such semiconductor devices include, but are not limited to, memory devices or complimentary metal-oxide-semiconductor (CMOS) transistors fabricated in a silicon substrate and encased in a dielectric layer. A plurality of metal interconnects may be formed above the devices or transistors, and in surrounding dielectric layers, and may be used to electrically couple the devices or transistors to form the integrated circuits 1206. Materials making up the streets 1207 may be similar to or the same as those materials used to form the integrated circuits 1206. For example, streets 1207 may be composed of layers of dielectric materials, semiconductor materials, and metallization. In one embodiment, one or more of the streets 1207 includes test devices similar to the actual devices of the integrated circuits 1206.
Referring to operation 1104 of Flowchart 1100, and corresponding FIG. 12B, the mask 1202 is patterned with a laser scribing process to provide a patterned mask 1208 with gaps 1210, exposing regions of the semiconductor wafer or substrate 1204 between the integrated circuits 1206. In one such embodiment, the laser scribing process is a femtosecond-based laser scribing process. The laser scribing process is used to remove the material of the streets 1207 originally formed between the integrated circuits 1206. In accordance with an embodiment of the present invention, patterning the mask 1202 with the laser scribing process includes forming trenches 1212 partially into the regions of the semiconductor wafer 1204 between the integrated circuits 1206, as is depicted in FIG. 12B.
In an embodiment, patterning the mask 1202 with the laser scribing process includes using a laser having a pulse width in the femtosecond range. Specifically, a laser with a wavelength in the visible spectrum plus the ultra-violet (UV) and infra-red (IR) ranges (totaling a broadband optical spectrum) may be used to provide a femtosecond-based laser, i.e., a laser with a pulse width on the order of the femtosecond (10−15 seconds). In one embodiment, ablation is not, or is essentially not, wavelength dependent and is thus suitable for complex films such as films of the mask 1202, the streets 1207 and, possibly, a portion of the semiconductor wafer or substrate 1204.
FIG. 13 illustrates the effects of using a laser pulse in the femtosecond range versus longer frequencies, in accordance with an embodiment of the present invention. Referring to FIG. 13, by using a laser with a pulse width in the femtosecond range heat damage issues are mitigated or eliminated (e.g., minimal to no damage 1302C with femtosecond processing of a via 1300C) versus longer pulse widths (e.g., damage 1302B with picosecond processing of a via 1300B and significant damage 1302A with nanosecond processing of a via 1300A). The elimination or mitigation of damage during formation of via 1300C may be due to a lack of low energy recoupling (as is seen for picosecond-based laser ablation) or thermal equilibrium (as is seen for nanosecond-based laser ablation), as depicted in FIG. 13.
Referring to optional operation 1106 of Flowchart 1100, in accordance with an embodiment of the present invention, a portion of the substrate carrier is covered with an actively-cooled shadow ring or a plasma thermal shield, or both, in preparation for an etch portion of the dicing process. In one embodiment, the actively-cooled shadow ring or a plasma thermal shield, or both, is included in a plasma etching chamber. In one embodiment, the actively-cooled shadow ring or a plasma thermal shield, or a combination of both, leaves exposed a portion of, but not all of, the semiconductor wafer or substrate 1204, as described above in association with FIG. 4.
Referring to operation 1108 of Flowchart 1100, and corresponding FIG. 12C, the semiconductor wafer or substrate 1204 is etched through the gaps 1210 in the patterned mask 1208 to singulate the integrated circuits 1206. In accordance with an embodiment of the present invention, etching the semiconductor wafer 1204 includes etching to extend the trenches 1212 formed with the laser scribing process and to ultimately etch entirely through semiconductor wafer or substrate 1204, as depicted in FIG. 12C.
In an embodiment, etching the semiconductor wafer or substrate 1204 includes using a plasma etching process. In one embodiment, a through-silicon via type etch process is used. For example, in a specific embodiment, the etch rate of the material of semiconductor wafer or substrate 1204 is greater than 25 microns per minute. An ultra-high-density plasma source may be used for the plasma etching portion of the die singulation process. An example of a process chamber suitable to perform such a plasma etch process is the Applied Centura® Silvia™ Etch system available from Applied Materials of Sunnyvale, Calif., USA. The Applied Centura® Silvia™ Etch system combines the capacitive and inductive RF coupling, which gives much more independent control of the ion density and ion energy than was possible with the capacitive coupling only, even with the improvements provided by magnetic enhancement. The combination enables effective decoupling of the ion density from ion energy, so as to achieve relatively high density plasmas without the high, potentially damaging, DC bias levels, even at very low pressures. An exceptionally wide process window results. However, any plasma etch chamber capable of etching silicon may be used. In an exemplary embodiment, a deep silicon etch is used to etch a single crystalline silicon substrate or wafer 1204 at an etch rate greater than approximately 40% of conventional silicon etch rates while maintaining essentially precise profile control and virtually scallop-free sidewalls. In a specific embodiment, a through-silicon via type etch process is used. The etch process is based on a plasma generated from a reactive gas, which generally a fluorine-based gas such as SF6, C4 F8, CHF3, XeF2, or any other reactant gas capable of etching silicon at a relatively fast etch rate. In one embodiment, however, a Bosch process is used which involves formation of a scalloped profile.
In an embodiment, singulation may further include patterning of die attach film 1216. In one embodiment, die attach film 1216 is patterned by a technique such as, but not limited to, laser ablation, dry (plasma) etching or wet etching. In an embodiment, the die attach film 1216 is patterned in sequence following the laser scribe and plasma etch portions of the singulation process to provide die attach film portions 1218, as depicted in FIG. 12C. In an embodiment, the patterned mask 1208 is removed after the laser scribe and plasma etch portions of the singulation process, as is also depicted in FIG. 12C. The patterned mask 1208 may be removed prior to, during, or following patterning of the die attach film 1216. In an embodiment, the semiconductor wafer or substrate 1204 is etched while supported by the substrate carrier 1214. In an embodiment, the die attach film 1216 is also patterned while disposed on the substrate carrier 1214.
Accordingly, referring again to Flowchart 1100 and FIGS. 12A-12C, wafer dicing may be preformed by initial laser ablation through a mask, through wafer streets (including metallization), and partially into a silicon substrate. The laser pulse width may be selected in the femtosecond range. Die singulation may then be completed by subsequent through-silicon deep plasma etching. In one embodiment, an actively-cooled shadow ring or a plasma thermal shield, or both, are implemented during the etch portion of the dicing process. Additionally, removal of exposed portions of the die attach film is performed to provide singulated integrated circuits, each having a portion of a die attach film thereon. The individual integrated circuits, including die attach film portions may then be removed from the substrate carrier 1214, as depicted in FIG. 12C. In an embodiment, the singulated integrated circuits are removed from the substrate carrier 1214 for packaging. In one such embodiment, the patterned die attach film 1218 is retained on the backside of each integrated circuit and included in the final packaging. However, in another embodiment, the patterned die attach film 1214 is removed during or subsequent to the singulation process.
Referring again to FIGS. 12A-12C, the plurality of integrated circuits 1206 may be separated by streets 1207 having a width of approximately 10 microns or smaller. The use of a laser scribing approach (such as a femtosecond-based laser scribing approach) may enable such compaction in a layout of integrated circuits, at least in part due to the tight profile control of the laser. For example, FIG. 14 illustrates compaction on a semiconductor wafer or substrate achieved by using narrower streets versus conventional dicing which may be limited to a minimum width, in accordance with an embodiment of the present invention.
Referring to FIG. 14, compaction on a semiconductor wafer is achieved by using narrower streets (e.g., widths of approximately 10 microns or smaller in layout 1402) versus conventional dicing which may be limited to a minimum width (e.g., widths of approximately 70 microns or larger in layout 1400). It is to be understood, however, that it may not always be desirable to reduce the street width to less than 10 microns even if otherwise enabled by a femtosecond-based laser scribing process. For example, some applications may require a street width of at least 40 microns in order to fabricate dummy or test devices in the streets separating the integrated circuits.
Referring again to FIGS. 12A-12C, the plurality of integrated circuits 1206 may be arranged on semiconductor wafer or substrate 1204 in a non-restricted layout. For example, FIG. 15 illustrates a freeform integrated circuit arrangement allowing denser packing. The denser packing may provide for more die per wafer versus grid alignment approaches, in accordance with an embodiment of the present invention. Referring to FIG. 15, a freeform layout (e.g., a non-restricted layout on semiconductor wafer or substrate 1502) allows denser packing and hence more die per wafer versus grid alignment approaches (e.g., a restricted layout on semiconductor wafer or substrate 1500). In an embodiment, the speed of the laser ablation and plasma etch singulation process is independent of die size, layout or the number of streets.
A single process tool may be configured to perform many or all of the operations in a hybrid laser ablation and plasma etch singulation process. For example, FIG. 16 illustrates a block diagram of a tool layout for laser and plasma dicing of wafers or substrates, in accordance with an embodiment of the present invention.
Referring to FIG. 16, a process tool 1600 includes a factory interface 1602 (FI) having a plurality of load locks 1604 coupled therewith. A cluster tool 1606 is coupled with the factory interface 1602. The cluster tool 1606 includes one or more plasma etch chambers, such as plasma etch chamber 1608. A laser scribe apparatus 1610 is also coupled to the factory interface 1602. The overall footprint of the process tool 1600 may be, in one embodiment, approximately 3500 millimeters (3.5 meters) by approximately 3800 millimeters (3.8 meters), as depicted in FIG. 16.
In an embodiment, the laser scribe apparatus 1610 houses a femtosecond-based laser. The femtosecond-based laser may be suitable for performing a laser ablation portion of a hybrid laser and etch singulation process, such as the laser abalation processes described above. In one embodiment, a moveable stage is also included in laser scribe apparatus 1600, the moveable stage configured for moving a wafer or substrate (or a carrier thereof) relative to the femtosecond-based laser. In a specific embodiment, the femtosecond-based laser is also moveable. The overall footprint of the laser scribe apparatus 1610 may be, in one embodiment, approximately 2240 millimeters by approximately 1270 millimeters, as depicted in FIG. 16.
In an embodiment, the one or more plasma etch chambers 1608 is configured for etching a wafer or substrate through the gaps in a patterned mask to singulate a plurality of integrated circuits. In one such embodiment, the one or more plasma etch chambers 1608 is configured to perform a deep silicon etch process. In a specific embodiment, the one or more plasma etch chambers 1608 is an Applied Centura® Silvia™ Etch system, available from Applied Materials of Sunnyvale, Calif., USA. The etch chamber may be specifically designed for a deep silicon etch used to create singulate integrated circuits housed on or in single crystalline silicon substrates or wafers. In an embodiment, a high-density plasma source is included in the plasma etch chamber 1608 to facilitate high silicon etch rates. In an embodiment, more than one etch chamber is included in the cluster tool 1606 portion of process tool 1600 to enable high manufacturing throughput of the singulation or dicing process. In accordance with an embodiment of the present invention, one or more of the etch chambers is equipped with an actively-cooled shadow ring or a plasma thermal shield, or both.
The factory interface 1602 may be a suitable atmospheric port to interface between an outside manufacturing facility with laser scribe apparatus 1610 and cluster tool 1606. The factory interface 1602 may include robots with arms or blades for transferring wafers (or carriers thereof) from storage units (such as front opening unified pods) into either cluster tool 1606 or laser scribe apparatus 1610, or both.
Cluster tool 1606 may include other chambers suitable for performing functions in a method of singulation. For example, in one embodiment, in place of an additional etch chamber, a deposition chamber 1612 is included. The deposition chamber 1612 may be configured for mask deposition on or above a device layer of a wafer or substrate prior to laser scribing of the wafer or substrate. In one such embodiment, the deposition chamber 1612 is suitable for depositing a water soluble mask layer. In another embodiment, in place of an additional etch chamber, a wet/dry station 1614 is included. The wet/dry station may be suitable for cleaning residues and fragments, or for removing a water soluble mask, subsequent to a laser scribe and plasma etch singulation process of a substrate or wafer. In an embodiment, a metrology station is also included as a component of process tool 1600.
Embodiments of the present invention may be provided as a computer program product, or software, that may include a machine-readable medium having stored thereon instructions, which may be used to program a computer system (or other electronic devices) to perform a process according to embodiments of the present invention. In one embodiment, the computer system is coupled with process tool 1600 described in association with FIG. 16 or with etch chamber 1000 described in association with FIG. 10. A machine-readable medium includes any mechanism for storing or transmitting information in a form readable by a machine (e.g., a computer). For example, a machine-readable (e.g., computer-readable) medium includes a machine (e.g., a computer) readable storage medium (e.g., read only memory (“ROM”), random access memory (“RAM”), magnetic disk storage media, optical storage media, flash memory devices, etc.), a machine (e.g., computer) readable transmission medium (electrical, optical, acoustical or other form of propagated signals (e.g., infrared signals, digital signals, etc.)), etc.
FIG. 17 illustrates a diagrammatic representation of a machine in the exemplary form of a computer system 1700 within which a set of instructions, for causing the machine to perform any one or more of the methodologies described herein, may be executed. In alternative embodiments, the machine may be connected (e.g., networked) to other machines in a Local Area Network (LAN), an intranet, an extranet, or the Internet. The machine may operate in the capacity of a server or a client machine in a client-server network environment, or as a peer machine in a peer-to-peer (or distributed) network environment. The machine may be a personal computer (PC), a tablet PC, a set-top box (STB), a Personal Digital Assistant (PDA), a cellular telephone, a web appliance, a server, a network router, switch or bridge, or any machine capable of executing a set of instructions (sequential or otherwise) that specify actions to be taken by that machine. Further, while only a single machine is illustrated, the term “machine” shall also be taken to include any collection of machines (e.g., computers) that individually or jointly execute a set (or multiple sets) of instructions to perform any one or more of the methodologies described herein.
The exemplary computer system 1700 includes a processor 1702, a main memory 1704 (e.g., read-only memory (ROM), flash memory, dynamic random access memory (DRAM) such as synchronous DRAM (SDRAM) or Rambus DRAM (RDRAM), etc.), a static memory 1706 (e.g., flash memory, static random access memory (SRAM), etc.), and a secondary memory 1718 (e.g., a data storage device), which communicate with each other via a bus 1730.
Processor 1702 represents one or more general-purpose processing devices such as a microprocessor, central processing unit, or the like. More particularly, the processor 1702 may be a complex instruction set computing (CISC) microprocessor, reduced instruction set computing (RISC) microprocessor, very long instruction word (VLIW) microprocessor, processor implementing other instruction sets, or processors implementing a combination of instruction sets. Processor 1702 may also be one or more special-purpose processing devices such as an application specific integrated circuit (ASIC), a field programmable gate array (FPGA), a digital signal processor (DSP), network processor, or the like. Processor 1702 is configured to execute the processing logic 1726 for performing the operations described herein.
The computer system 1700 may further include a network interface device 1708. The computer system 1700 also may include a video display unit 1710 (e.g., a liquid crystal display (LCD), a light emitting diode display (LED), or a cathode ray tube (CRT)), an alphanumeric input device 1712 (e.g., a keyboard), a cursor control device 1714 (e.g., a mouse), and a signal generation device 1716 (e.g., a speaker).
The secondary memory 1718 may include a machine-accessible storage medium (or more specifically a computer-readable storage medium) 1731 on which is stored one or more sets of instructions (e.g., software 1722) embodying any one or more of the methodologies or functions described herein. The software 1722 may also reside, completely or at least partially, within the main memory 1704 and/or within the processor 1702 during execution thereof by the computer system 1700, the main memory 1704 and the processor 1702 also constituting machine-readable storage media. The software 1722 may further be transmitted or received over a network 1720 via the network interface device 1708.
While the machine-accessible storage medium 1731 is shown in an exemplary embodiment to be a single medium, the term “machine-readable storage medium” should be taken to include a single medium or multiple media (e.g., a centralized or distributed database, and/or associated caches and servers) that store the one or more sets of instructions. The term “machine-readable storage medium” shall also be taken to include any medium that is capable of storing or encoding a set of instructions for execution by the machine and that cause the machine to perform any one or more of the methodologies of the present invention. The term “machine-readable storage medium” shall accordingly be taken to include, but not be limited to, solid-state memories, and optical and magnetic media.
In accordance with an embodiment of the present invention, a machine-accessible storage medium has instructions stored thereon which cause a data processing system to perform a method of dicing a semiconductor wafer having a plurality of integrated circuits. The method involves introducing a substrate supported by a substrate carrier into a plasma etch chamber. The substrate has a patterned mask thereon covering integrated circuits and exposing streets of the substrate. The method also involves clamping the substrate carrier below a shadow ring having cooling channels therein. The method also involves plasma etching the substrate through the streets to singulate the integrated circuits. The shadow ring shields the substrate carrier from the plasma etching. A cooling fluid is transported through the cooling channels during the plasma etching.
In accordance with another embodiment of the present invention, a machine-accessible storage medium has instructions stored thereon which cause a data processing system to perform a method of dicing a semiconductor wafer having a plurality of integrated circuits. The method involves introducing a substrate supported by a substrate carrier into a plasma etch chamber. The substrate has a patterned mask thereon covering integrated circuits and exposing streets of the substrate. The method also involves clamping the substrate carrier below a shadow ring having a plasma thermal shield disposed thereon. The method also involves plasma etching the substrate through the streets to singulate the integrated circuits. The shadow ring and plasma thermal shield protect the substrate carrier from the plasma etching. The plasma thermal shield dissipates heat away from the shadow ring during the plasma etching.
1. A plasma thermal shield for a plasma processing chamber, the plasma thermal shield comprising:
an annular ring body having an inner opening;
a plasma-facing surface of the annular ring body, the plasma-facing surface having a general topography; and
a bottom surface of the annular ring body, the bottom surface reciprocating the general topography with recessed regions disposed therein, providing one or more protruding regions at the bottom surface of the annular ring body.
2. The plasma thermal shield of claim 1, wherein a total surface area of the recessed regions is approximately in the range of 85-92% of a total surface area of the bottom surface of the annular ring body.
3. The plasma thermal shield of claim 1, wherein the general topography comprises an outer surface raised above an inner surface and coupled to the inner surface by a sloping surface.
4. The plasma thermal shield of claim 3, wherein the one or more protruding regions comprise a first protruding region reciprocal to the outer surface, a second protruding region reciprocal to the sloping surface, and a third first protruding region reciprocal to the inner surface.
5. The plasma thermal shield of claim 1, wherein the recessed regions have a depth or approximately 1/16th of an inch into the annular ring body, leaving approximately 1/16th of an inch of the annular ring body remaining at the recessed regions.
6. The plasma thermal shield of claim 1, wherein the annular ring body comprises a material selected from the group consisting of alumina (Al2O3), yttria (Y2O3), silicon nitride (SiN) and silicon carbide (SiC).
7. A shadow ring assembly for a plasma processing chamber, the shadow ring assembly comprising:
a shadow ring having an annular body and an inner opening; and
a plasma thermal shield nested on the shadow ring, the plasma thermal shield comprising: an annular ring body having an inner opening approximately the same size, and aligned with, the inner opening of the shadow ring; a plasma-facing surface of the annular ring body, the plasma-facing surface having a general topography; and a bottom surface of the annular ring body, the bottom surface reciprocating the general topography with recessed regions disposed therein, providing one or more protruding regions at the bottom surface of the annular ring body, the one or more protruding regions in contact with the shadow ring.
8. The shadow ring assembly of claim 7, wherein the plasma thermal shield prevents contact of the underlying shadow ring with a hot surface or acts as a heat deflector for the underlying shadow ring.
9. The shadow ring assembly of claim 7, wherein a total surface area of the recessed regions of the plasma thermal shield is approximately in the range of 85-92% of a total surface area of the bottom surface of the annular ring body of the plasma thermal shield.
10. The shadow ring assembly of claim 7, wherein the general topography of the plasma-facing surface of the annular ring body of the plasma thermal shield comprises an outer surface raised above an inner surface and coupled to the inner surface by a sloping surface.
11. The shadow ring assembly of claim 7, wherein the recessed regions of the plasma thermal shield have a depth or approximately 1/16th of an inch into the annular ring body of the of the plasma thermal shield, leaving approximately 1/16th of an inch of the annular ring body remaining at the recessed regions.
12. The shadow ring assembly of claim 7, wherein the annular ring body of the plasma thermal shield comprises a material selected from the group consisting of alumina (Al2O3), yttria (Y2O3), silicon nitride (SiN) and silicon carbide (SiC).
13. The shadow ring assembly of claim 7, wherein the shadow ring further comprises a cooling channel disposed in the annular body of the shadow ring for cooling fluid transport, the cooling channel coupled to a pair of supply/return openings at a surface of the annular body of the shadow ring.
Publication number: 20150170885
Application Number: 14/219,842
International Classification: H01J 37/32 (20060101); H01L 21/78 (20060101);