Source: http://www.google.com/patents/US8030740?dq=6,128,731
Timestamp: 2016-10-26 18:17:42
Document Index: 302276941

Matched Legal Cases: ['Application No. 095146055', 'Application No. 200680052354', 'Application No. 200680052354', 'Application No. 06', 'Application No. 095146055', 'Application No. 095146055']

Patent US8030740 - Deposited semiconductor structure to minimize N-type dopant diffusion and ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA microelectronic structure including a layerstack is provided, the layerstack including: (a) a first layer including semiconductor material that is very heavily n-doped before being annealed, having a first-layer before-anneal dopant concentration, the first layer being between about 50 and 200 angstroms...http://www.google.com/patents/US8030740?utm_source=gb-gplus-sharePatent US8030740 - Deposited semiconductor structure to minimize N-type dopant diffusion and method of makingAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS8030740 B2Publication typeGrantApplication numberUS 12/632,013Publication dateOct 4, 2011Priority dateSep 29, 2004Fee statusPaidAlso published asCN101336478A, CN101336478B, EP1961044A1, US7405465, US7648896, US8314477, US8766414, US20060087005, US20090026582, US20100163831, US20120012808, US20130313505, WO2007067448A1Publication number12632013, 632013, US 8030740 B2, US 8030740B2, US-B2-8030740, US8030740 B2, US8030740B2InventorsS. Brad HernerOriginal AssigneeSandisk 3D LlcExport CitationBiBTeX, EndNote, RefManPatent Citations (30), Non-Patent Citations (25), Classifications (16), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetDeposited semiconductor structure to minimize N-type dopant diffusion and method of making
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5717244 *Sep 26, 1995Feb 10, 1998Mitsubishi Denki Kabushiki KaishaSemiconductor device having layers with varying lifetime characteristicsUS5915167Apr 4, 1997Jun 22, 1999Elm Technology CorporationThree dimensional structure memoryUS6162711Jan 15, 1999Dec 19, 2000Lucent Technologies, Inc.In-situ boron doped polysilicon with dual layer and dual grain structure for use in integrated circuits manufacturingUS6879014Mar 20, 2001Apr 12, 2005Aegis Semiconductor, Inc.Semitransparent optical detector including a polycrystalline layer and method of makingUS6946719Dec 3, 2003Sep 20, 2005Matrix Semiconductor, IncSemiconductor device including junction diode contacting contact-antifuse unit comprising silicideUS6951780Dec 18, 2003Oct 4, 2005Matrix Semiconductor, Inc.Selective oxidation of silicon in diode, TFT, and monolithic three dimensional memory arraysUS6952030May 26, 2004Oct 4, 2005Matrix Semiconductor, Inc.High-density three-dimensional memory cellUS7172840Dec 5, 2003Feb 6, 2007Sandisk CorporationPhotomask features with interior nonprinting window using alternating phase shiftingUS7176064Sep 29, 2004Feb 13, 2007Sandisk 3D LlcMemory cell comprising a semiconductor junction diode crystallized adjacent to a silicideUS7224013Sep 29, 2004May 29, 2007Sandisk 3D LlcJunction diode comprising varying semiconductor compositionsUS7265049Aug 31, 2005Sep 4, 2007Sandisk 3D LlcUltrathin chemically grown oxide film as a dopant diffusion barrier in semiconductor devicesUS7405465Dec 9, 2005Jul 29, 2008Sandisk 3D LlcDeposited semiconductor structure to minimize n-type dopant diffusion and method of makingUS7648896 *Jul 28, 2008Jan 19, 2010Sandisk 3D LlcDeposited semiconductor structure to minimize n-type dopant diffusion and method of makingUS7678420Jun 22, 2005Mar 16, 2010Sandisk 3D LlcMethod of depositing germanium filmsUS20030164491Feb 15, 2002Sep 4, 2003Lee Thomas H.Diverse band gap energy level semiconductor deviceUS20050052915Sep 29, 2004Mar 10, 2005Matrix Semiconductor, Inc.Nonvolatile memory cell without a dielectric antifuse having high- and low-impedance statesUS20050098800Dec 17, 2004May 12, 2005Matrix Semiconductor, Inc.Nonvolatile memory cell comprising a reduced height vertical diodeUS20050221200Apr 1, 2004Oct 6, 2005Matrix Semiconductor, Inc.Photomask features with chromeless nonprinting phase shifting windowUS20050226067Jun 8, 2005Oct 13, 2005Matrix Semiconductor, Inc.Nonvolatile memory cell operating by increasing order in polycrystalline semiconductor materialUS20060067117Sep 29, 2004Mar 30, 2006Matrix Semiconductor, Inc.Fuse memory cell comprising a diode, the diode serving as the fuse elementUS20060073657Sep 29, 2004Apr 6, 2006Matrix Semiconductor, Inc.Junction diode comprising varying semiconductor compositionsUS20060250836May 9, 2005Nov 9, 2006Matrix Semiconductor, Inc.Rewriteable memory cell comprising a diode and a resistance-switching materialUS20070102724Nov 10, 2005May 10, 2007Matrix Semiconductor, Inc.Vertical diode doped with antimony to avoid or limit dopant diffusionUS20070114508Nov 23, 2005May 24, 2007Matrix Semiconductor, Inc.Reversible resistivity-switching metal oxide or nitride layer with added metalUS20090026582Jul 28, 2008Jan 29, 2009Sandisk 3D LlcDeposited semiconductor structure to minimize n-type dopant diffusion and method of makingDE4319211A1Jun 9, 1993Dec 15, 1994Daimler Benz AgTunnel-BARITT-DiodeJP2004111821A Title not availableTW227629B Title not availableTW243485B Title not availableTW512524B Title not available* Cited by examinerNon-Patent CitationsReference1Bang, David S. ,et al., "Resistivity of boron and phosphorous doped polycrystalline Si1-xGex films", Appl. Phys. Lett. 66 (2) Jan. 9, 1995, (Jan. 1995), 195-197.2International Preliminary Report on Patentability of related International Application No. PCT/US2006/046133 mailed Jun. 19, 2008.3International Search Report and Written Opinion of related International Application No. PCT/US2006/046133 mailed Mar. 22, 2007.4King, Tsu-Jae., et al., "Polycrystalline Silicon-Germanium Thin Film Transistors", IEEE Transactions on Electron Devices, vol. 41, No. 9, (Sep. 1994), 1581-1591.5Mar. 31, 2010 Reply to Feb. 22, 2010 Office Action of related Taiwanese Patent Application No. 095146055.6May 15, 2009 Reply to Restriction Requirement of U.S. Appl. No. 12/181,317 mailed Apr. 16, 2009.7Notice of Allowance of related U.S. Appl. No. 10/954,577 mailed Mar. 23, 2007.8Notice of Allowance of related U.S. Appl. No. 11/298,331 mailed Mar. 24, 2008.9Notice of Allowance of related U.S. Appl. No. 12/181,317 mailed Aug. 31, 2009.10Notice of Allowance of related U.S. Appl. No. 12/181,317 mailed May 29, 2009.11Nov. 3, 2009 Reply to Jul. 3, 2009 Office Action of related Chinese Patent Application No. 200680052354.4.12Office Action of related Chinese Patent Application No. 200680052354.4 dated Jul. 3, 2009.13Office Action of related European Application No. 06 838 859.4 dated Mar. 11, 2009.14Office Action of related Taiwanese Patent Application No. 095146055 dated Feb. 22, 2010.15Office Action of related U.S. Appl. No. 10/954,577 mailed Sep. 20, 2006.16Office Action of related U.S. Appl. No. 11/298,331 mailed Sep. 14, 2007.17Preliminary Amendment of U.S. Appl. No. 12/181,317 mailed Jan. 30, 2009.18Preliminary Amendment of U.S. Appl. No. 12/181,317 mailed Jul. 28, 2008.19Reply to Sep. 14, 2007 Office Action of related U.S. Appl. No. 11/298,331.20Reply to Sep. 20, 2006 Office Action of related U.S. Appl. No. 10/954,577.21Restriction Requirement of U.S. Appl. No. 12/181,317 mailed Apr. 16, 2009.22Search Report of related Taiwan Patent Application No. 095146055 dated Jun. 11, 2010.23Singh, D.V., et al.,"Abrupt phosphorous profiles in Si: Effects of temperature and substitutional carbon on phosphorous autodoping", J. Electrochem. Soc. 150, (2003), G553-G556.24Thompson, P.E., et al.,"Formation of p+ Shallow Junctions using SiGe barriers", J. Vac. Sci. Tech. B 22, (2004), 2333-2336.25Yang, M., et al.,"Phosphorous doping and sharp profiles in silicon and silicon-germanium epitaxy by rapid thermal chemical vapor deposition", J. Electrochem. Soc. 147, (2000), 3541-3545.Classifications U.S. Classification257/655, 257/E45.002International ClassificationH01L21/02Cooperative ClassificationH01L45/1233, H01L45/04, H01L27/2409, H01L27/2463, H01L45/145, H01L45/146, H01L29/165, H01L45/08, H01L29/161, H01L27/1021European ClassificationH01L29/165, H01L27/102D, H01L29/161Legal EventsDateCodeEventDescriptionMar 18, 2015FPAYFee paymentYear of fee payment: 4Mar 30, 2016ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK 3D LLC.;REEL/FRAME:038300/0665Effective date: 20160324Apr 25, 2016ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASFree format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT LISTED PATENT NUMBER 8853569 TO THE CORRECT PATENT NUMBER 8883569 PREVIOUSLY RECORDED ON REEL 038300 FRAME 0665. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANDISK 3D LLC;REEL/FRAME:038520/0552Effective date: 20160324May 25, 2016ASAssignmentOwner name: SANDISK TECHNOLOGIES LLC, TEXASFree format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038807/0850Effective date: 20160516RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services