Source: http://www.google.de/patents/US8183627
Timestamp: 2013-05-21 14:24:40
Document Index: 265296642

Matched Legal Cases: ['Application No. 01', 'Application No. 01', 'Application No. 01', 'Application No. 01', 'Application No. 02', 'Application No. 02', 'Application No. 98', 'Application No. 98', 'Application No. 10', 'Application No. 10']

Patent US8183627 - Hybrid fin field-effect transistor structures and related methods - Google PatenteSuche Bilder Maps Play YouTube News Gmail Drive Mehr » Erweiterte Patentsuche | Webprotokoll | Anmelden Erweiterte Patentsuche PatenteSemiconductor-on-insulator structures facilitate the fabrication of devices, including MOSFETs that are at least partially depleted during operation and FinFETs including bilayer fins and/or crystalline oxide....http://www.google.de/patents/US8183627?utm_source=gb-gplus-sharePatent US8183627 - Hybrid fin field-effect transistor structures and related methods Ver�ffentlichungsnummerUS8183627 B2PublikationstypErteilung Anmeldenummer12/125,308 Ver�ffentlichungsdatum22. Mai 2012Eingetragen22. Mai 2008 Priorit�tsdatum1. Dez. 2004Auch ver�ffentlicht unterUS7393733US20060113605US20080265280US20120220083 ErfinderMatthew T. CurrieUrspr�nglich Bevollm�chtigterTaiwan Semiconductor Manufacturing Company, Ltd.Amberwave Systems Corporation US-Klassifikation257/329257/618257/401Internationale KlassifikationH01L29/94H01L29/76 UnternehmensklassifikationH01L21/823878H01L29/785H01L21/823807H01L29/78687H01L21/84H01L29/78681H01L27/1203H01L29/66795 Europ�ische KlassifikationH01L 27/12BH01L 29/66M6T6F16FH01L 21/8238CH01L 21/8238UH01L 21/84H01L 29/78SH01L 29/786G2ReferenzenPatentzitate (102)Nichtpatentzitate (186)Externe LinksUSPTO USPTO-Zuordnung EspacenetHybrid fin field-effect transistor structures and related methodsUS 8183627 B2 Zusammenfassung Semiconductor-on-insulator structures facilitate the fabrication of devices, including MOSFETs that are at least partially depleted during operation and FinFETs including bilayer fins and/or crystalline oxide.
Patentzitate Zitiertes PatentEingetragen Ver�ffentlichungsdatum Antragsteller TitelUS401004527. Apr. 19761. M�rz 1977Ruehrwein; Robert A.Process for production of III-V compound crystalsUS470430220. Aug. 19863. Nov. 1987Commissariat A L'Energie AtomiqueProcess for producing an insulating layer buried in a semiconductor substrate by ion implantationUS47107881. Dez. 19861. Dez. 1987Licentia Patent-Verwaltungs-GmbhModulation doped field effect transistor with doped Si.sub.x Ge.sub.1-x -intrinsic Si layeringUS49874626. Jan. 198722. Jan. 1991Texas Instruments IncorporatedPower MISFETUS499097927. Apr. 19895. Febr. 1991Eurosil Electronic GmbhNon-volatile memory cellUS499777620. Juni 19905. M�rz 1991International Business Machines Corp.Complementary bipolar transistor structure and method for manufactureUS501368129. Sept. 19897. Mai 1991The United States Of America As Represented By The Secretary Of The NavyMethod of producing a thin silicon-on-insulator layerUS508987227. Apr. 199018. Febr. 1992North Carolina State UniversitySelective germanium deposition on silicon and resulting structuresUS509176718. M�rz 199125. Febr. 1992At&T Bell LaboratoriesArticle comprising a lattice-mismatched semiconductor heterostructureUS51555716. Aug. 199013. Okt. 1992The Regents Of The University Of CaliforniaComplementary field effect transistors having strained superlattice structureUS51660843. Sept. 199124. Nov. 1992Motorola, Inc.Process for fabricating a silicon on insulator field effect transistorUS517758310. Jan. 19915. Jan. 1993Kabushiki Kaisha ToshibaHeterojunction bipolar transistorUS52022841. Dez. 198913. Apr. 1993Hewlett-Packard CompanySelective and non-selective deposition of Si.sub.1-x Ge.sub.x on a Si subsrate that is partially masked with SiO.sub.2US520786430. Dez. 19914. Mai 1993Bell Communications ResearchLow-temperature fusion of dissimilar semiconductorsUS520818212. Nov. 19914. Mai 1993Kopin CorporationDislocation density reduction in gallium arsenide on silicon heterostructuresUS521211026. Mai 199218. Mai 1993Motorola, Inc.Method for forming isolation regions in a semiconductor deviceUS522141324. Apr. 199122. Juni 1993At&T Bell LaboratoriesMethod for making low defect density semiconductor heterostructure and devices made therebyUS52408761. Juni 199231. Aug. 1993Harris CorporationMethod of fabricating SOI wafer with SiGe as an etchback film in a BESOI processUS524119713. Sept. 199131. Aug. 1993Hitachi, Ltd.Transistor provided with strained germanium layerUS524284727. Juli 19927. Sept. 1993North Carolina State University At RaleighSelective deposition of doped silion-germanium alloy on semiconductor substrateUS525044517. Jan. 19925. Okt. 1993Texas Instruments IncorporatedDiscretionary gettering of semiconductor circuitsUS528508618. Juni 19928. Febr. 1994At&T Bell LaboratoriesSemiconductor devices with low dislocation defectsUS529143912. Sept. 19911. M�rz 1994International Business Machines CorporationSemiconductor memory cell and memory array with inversion layerUS529845221. Febr. 199229. M�rz 1994International Business Machines CorporationMethod and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layersUS531045119. Aug. 199310. Mai 1994International Business Machines CorporationMethod of forming an ultra-uniform silicon-on-insulator layerUS531695831. Mai 199031. Mai 1994International Business Machines CorporationMethod of dopant enhancement in an epitaxial silicon layer by using germaniumUS53468481. Juni 199313. Sept. 1994Motorola, Inc.Method of bonding silicon and III-V semiconductor materialsUS537456415. Sept. 199220. Dez. 1994Commissariat A L'Energie AtomiqueProcess for the production of thin semiconductor material filmsUS53995228. Sept. 199321. M�rz 1995Fujitsu LimitedMethod of growing compound semiconductorUS541367930. Juni 19939. Mai 1995The United States Of America As Represented By The Secretary Of The NavyMethod of producing a silicon membrane using a silicon alloy etch stop layerUS54242439. Sept. 199413. Juni 1995Fujitsu LimitedMethod of making a compound semiconductor crystal-on-substrate structureUS54260699. Apr. 199220. Juni 1995Dalsa Inc.Method for making silicon-germanium devices using germanium implantationUS54263168. Juni 199420. Juni 1995International Business Machines CorporationTriple heterojunction bipolar transistorUS54398436. Sept. 19948. Aug. 1995Canon Kabushiki KaishaMethod for preparing a semiconductor substrate using porous siliconUS54422059. Aug. 199315. Aug. 1995At&T Corp.Semiconductor heterostructure devices with strained semiconductor layersUS546124329. Okt. 199324. Okt. 1995International Business Machines CorporationSubstrate for tensilely strained semiconductorUS546125010. Aug. 199224. Okt. 1995International Business Machines CorporationSiGe thin film or SOI MOSFET and method for making the sameUS546288311. Apr. 199431. Okt. 1995International Business Machines CorporationMethod of fabricating defect-free silicon on an insulating substrateUS547681314. Nov. 199419. Dez. 1995Kabushiki Kaisha ToshibaMethod of manufacturing a bonded semiconductor substrate and a dielectric isolated bipolar transistorUS547903327. Mai 199426. Dez. 1995Sandia CorporationComplementary junction heterostructure field-effect transistorUS548466421. Jan. 199416. Jan. 1996Fujitsu LimitedHetero-epitaxially grown compound semiconductor substrateUS55232438. Juni 19944. Juni 1996International Business Machines CorporationMethod of fabricating a triple heterojunction bipolar transistorUS55235921. Febr. 19944. Juni 1996Hitachi, Ltd.Semiconductor optical device, manufacturing method for the same, and opto-electronic integrated circuit using the sameUS553471320. Mai 19949. Juli 1996International Business Machines CorporationComplementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layersUS553636123. Jan. 199516. Juli 1996Canon Kabushiki KaishaProcess for preparing semiconductor substrate by bonding to a metallic surfaceUS55407854. Apr. 199430. Juli 1996International Business Machines CorporationFabrication of defect free silicon on an insulating substrateUS554812814. Dez. 199420. Aug. 1996The United States Of America As Represented By The Secretary Of The Air ForceDirect-gap germanium-tin multiple-quantum-well electro-optical devices on silicon or germanium substratesUS554974714. Apr. 199427. Aug. 1996Massachusetts Institute Of TechnologyMethod of producing sheets of crystalline material and devices made therefromUS557204315. Mai 19955. Nov. 1996The Furukawa Electric Co., Ltd.Schottky junction device having a Schottky junction of a semiconductor and a metalUS559652713. Febr. 199521. Jan. 1997Nippon Steel CorporationElectrically alterable n-bit per cell non-volatile memory with reference cellsUS560787629. Dez. 19954. M�rz 1997Xerox CorporationFabrication of quantum confinement semiconductor light-emitting devicesUS56173515. Juni 19951. Apr. 1997International Business Machines CorporationThree-dimensional direct-write EEPROM arrays and fabrication methodsUS56309055. Juni 199520. Mai 1997The Regents Of The University Of CaliforniaMethod of fabricating quantum bridges by selective etching of superlattice structuresUS56591877. Juni 199519. Aug. 1997International Business Machines CorporationLow defect density/arbitrary lattice constant heteroepitaxial layersUS56839343. Mai 19964. Nov. 1997Motorola, Inc.Enhanced mobility MOSFET device and methodUS569886913. Sept. 199516. Dez. 1997Kabushiki Kaisha ToshibaInsulated-gate transistor having narrow-bandgap-sourceUS571477719. Febr. 19973. Febr. 1998International Business Machines CorporationSi/SiGe vertical junction field effect transistorUS572862316. M�rz 199517. M�rz 1998Nec CorporationMethod of bonding a III-V group compound semiconductor layer on a silicon substrateUS57395678. Nov. 199414. Apr. 1998Wong; Chun Chiu D.Highly compact memory device with nonvolatile vertical transistor memory cellUS575989819. Dez. 19962. Juni 1998International Business Machines CorporationProduction of substrate for tensilely strained semiconductorUS577734718. Juli 19977. Juli 1998Hewlett-Packard CompanyVertical CMOS digital multi-valued restoring logic deviceUS578661216. Apr. 199628. Juli 1998Mitsubishi Denki Kabushiki KaishaSemiconductor device comprising trench EEPROMUS57866148. Apr. 199728. Juli 1998Taiwan Semiconductor Manufacturing Co., Ltd.Separated floating gate for EEPROM applicationUS579267930. Aug. 199311. Aug. 1998Sharp Kabushiki KaishaMethod for forming silicon-germanium/Si/silicon dioxide heterostructure using germanium implantUS58083444. Febr. 199715. Sept. 1998International Business Machines CorporationSingle-transistor logic and CMOS invertersUS582157730. Nov. 199213. Okt. 1998International Business Machines CorporationGraded channel field effect transistorUS584741916. Sept. 19978. Dez. 1998Kabushiki Kaisha ToshibaSi-SiGe semiconductor device and method of fabricating the sameUS586383018. Sept. 199526. Jan. 1999Commissariat A L'Energie AtomiqueProcess for the production of a structure having a thin semiconductor film on a substrateUS587707031. Mai 19972. M�rz 1999Max-Planck SocietyMethod for the transfer of thin layers of monocrystalline material to a desirable substrateUS588298726. Aug. 199716. M�rz 1999International Business Machines CorporationSmart-cut process for the production of thin semiconductor material filmsUS589176927. Febr. 19986. Apr. 1999Motorola, Inc.Method for forming a semiconductor device having a heteroepitaxial layerUS59067086. Dez. 199525. Mai 1999Lawrence Semiconductor Research Laboratory, Inc.Silicon-germanium-carbon compositions in selective etch processesUS590695130. Apr. 199725. Mai 1999International Business Machines CorporationStrained Si/SiGe layers on insulatorUS591247925. Juli 199715. Juni 1999Sony CorporationHeterojunction bipolar semiconductor deviceUS59230463. Sept. 199713. Juli 1999Kabushiki Kaisha ToshibaQuantum dot memory cellUS594356019. Apr. 199624. Aug. 1999National Science CouncilMethod to fabricate the thin film transistorUS596381716. Okt. 19975. Okt. 1999International Business Machines CorporationBulk and strained silicon on insulator using local selective oxidationUS59666228. Okt. 199712. Okt. 1999Lucent Technologies Inc.Process for bonding crystalline substrates with different crystal latticesUS599367710. Jan. 199730. Nov. 1999Commissariat A L'Energie AtomiqueProcess for transferring a thin film from an initial substrate onto a final substrateUS59988079. Sept. 19977. Dez. 1999Siemens AktiengesellschaftIntegrated CMOS circuit arrangement and method for the manufacture thereofUS601313418. Febr. 199811. Jan. 2000International Business Machines CorporationAdvance integrated chemical vapor deposition (AICVD) for semiconductor devicesUS601356319. Febr. 199811. Jan. 2000Silicon Genesis CorporationControlled cleaning processUS602025214. Mai 19971. Febr. 2000Commissariat A L'Energie AtomiqueMethod of producing a thin layer of semiconductor materialUS603397410. Aug. 19997. M�rz 2000Silicon Genesis CorporationMethod for controlled cleaving processUS603399516. Sept. 19977. M�rz 2000Trw Inc.Inverted layer epitaxial liftoff processUS60580449. Dez. 19982. Mai 2000Kabushiki Kaisha ToshibaShielded bit line sensing scheme for nonvolatile semiconductor memoryUS605989513. Mai 19999. Mai 2000International Business Machines CorporationStrained Si/SiGe layers on insulatorUS607491920. Jan. 199913. Juni 2000Advanced Micro Devices, Inc.Method of forming an ultrathin gate dielectricUS609659030. Juni 19981. Aug. 2000International Business Machines CorporationScalable MOS field effect transistorUS610355930. M�rz 199915. Aug. 2000Amd, Inc. (Advanced Micro Devices)Method of making disposable channel masking for both source/drain and LDD implant and subsequent gate fabricationUS610359711. Apr. 199715. Aug. 2000Commissariat A L'Energie AtomiqueMethod of obtaining a thin film of semiconductor materialUS61035993. Juni 199815. Aug. 2000Silicon Genesis CorporationPlanarizing technique for multilayered substratesUS610765323. Juni 199822. Aug. 2000Massachusetts Institute Of TechnologyControlling threading dislocation densities in Ge on Si using graded GeSi layers and planarizationUS61112674. Mai 199829. Aug. 2000Siemens AktiengesellschaftCMOS integrated circuit including forming doped wells, a layer of intrinsic silicon, a stressed silicon germanium layer where germanium is between 25 and 50%, and another intrinsic silicon layerUS611775021. Dez. 199812. Sept. 2000France TelecomProcess for obtaining a layer of single-crystal germanium or silicon on a substrate of single-crystal silicon or germanium, respectivelyUS61304534. Jan. 199910. Okt. 2000International Business Machines CorporationFlash memory structure with floating gate in vertical trenchUS613379925. Febr. 199917. Okt. 2000International Business Machines CorporationVoltage controlled oscillator utilizing threshold voltage control of silicon on insulator MOSFETSUS614068726. Nov. 199731. Okt. 2000Matsushita Electric Industrial Co., Ltd.High frequency ring gate MOSFETUS614363620. Aug. 19987. Nov. 2000Micron Technology, Inc.High density flash memoryUS699868431. M�rz 200414. Febr. 2006International Business Machines CorporationHigh mobility plane CMOS SOIUS710539030. Dez. 200312. Sept. 2006Intel CorporationNonplanar transistors with metal gate electrodesUS2005022480031. M�rz 200413. Okt. 2005Intel CorporationBulk non-planar transistor having strained enhanced mobility and methods of fabricationNichtpatentzitateReferenz1"2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out," IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992) pp. 136-140.2Armstrong et al., "Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors," /EDM Technical Digest (1995) pp. 761-764.3Armstrong, "Technology for SiGe Heterostructure-Based CMOS Devices", Ph.D Thesis, Massachusetts Institute of Technology (1999) pp. 1-154.4Augusto et al., "Proposal for a New Process Flow for the Fabrication of Silicon-Based Complementary MOD-MOSFETs without Ion Implantation," Thin Solid Films, vol. 294, No. 1-2 (1997) pp. 254-258.5Barradas et al., "RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors," Modern Physics Letters B (2001) (abstract).6Batterman, "Hillocks, Pits, and Etch Rate in Germanium Crystals," Journal of Applied Physics, vol. 28, No. 11 (Nov. 1957), pp. 1236-1241.7Bohg, "Ethylene Diamine-Pyrocatechol-Water Mixture Shows Etching Anomaly in Boron-Doped Silicon," Journal of the Electrochemical Society, vol. 118, No. 2 (Feb. 1971), pp. 401-402.8Borenstein et al., "A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining," Proceedings of the 1999 12th IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210.9Bouillon et al., "Search for the optimal channel architecture for 0.18/0.12 mum bulk CMOS Experimental study," IEEE (1996) pp. 21.2.1-21.2.4.10Bouillon et al., "Search for the optimal channel architecture for 0.18/0.12 μm bulk CMOS Experimental study," IEEE (1996) pp. 21.2.1-21.2.4.11Bruel et al., "� SMART CUT: A Promising New SOI Material Technology," Proceedings 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179.12Bruel, "Silicon on Insulator Material Technology," Electronic Letters, vol. 13, No. 14 (Jul. 6, 1995) pp. 1201-1202.13Brunner et al., "Molecular beam epitaxy growth and thermal stability of Si1-xGex layers on extremely thin silicon-on-insulator substrates," Thin Solid Films, vol. 321 (1998), pp. 245-250.14Bufler et al., "Hole transport in strained Si1-xGex alloys on Si1-yGey substrates," Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602.15Burghartz et al., "Microwave Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology", IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1 (Jan. 1996) pp. 100-104.16Canaperi et al., "Preparation of a relaxed Si-Ge layer on an insulator in fabricating high-speed semiconductor devices with strained epitaxial films," International Business Machines Corporation, USA (2002) (abstract).17Carlin et al., "High Efficiency GaAs-on-Si Solar Cells with High Voc Using Graded GeSi Buffers," IEEE (2000) pp. 1006-1011.18Chang et al., "Selective Etching of SiGe/Si Heterostructures," Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 202-204.19Chen et al., "The Band Model and the Etching Mechanism of Silicon in Aqueous KOH," Journal of the Electrochemical Society, vol. 142, No. 1 (Jan. 1995), pp. 170-176.20Cheng et al., "Electron Mobility Enhancement in Strained-Si n-MOSFETs Fabricated on SiGe-on-Insulator (SGOI) Substrates," IEEE Electron Device Letters, vol. 22, No. 7 (Jul. 2001) pp. 321-323.21Cheng et al., "Relaxed Silicon-Germanium on Insulator Substrate by Layer Transfer," Journal of Electronic Materials, vol. 30, No. 12 (2001) pp. L37-L39.22Cullis et al, "Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions," Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931.23Currie et al., "Carrier mobilities and process stability of strained Si n- and p-MOSFETs on SiGe virtual substrates," J. Vac. Sci. Technol. B., vol. 19, No. 6 (Nov./Dec. 2001) pp. 2268-2279.24Currie et al., "Controlling Threading Dislocation in Ge on Si Using Graded SiGe Layers and Chemical-Mechanical Polishing," vol. 72 No. 14 (Apr. 6, 1998) pp. 1718-1720.25Desmond et al., "The Effects of Process-Induced Defects on the Chemical Selectivity of Highly Doped Boron Etch Stops in Silicon," Journal of the Electrochemical Society, vol. 141, No. 1 (Jan. 1994), pp. 178-184.26Eaglesham et al., "Dislocation-Free Stranski-Krastanow Growth of Ge on Si(100)," Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990) pp. 1943-1946.27Ehman et al., "Morphology of Etch Pits on Germanium Studied by Optical and Scanning Electron Microscopy," Journal of Applied Physics, vol. 41, No. 7 (Jun. 1970), pp. 2824-2827.28Examination Report for European Patent Application No. 01 973 651.1-1528, dated Mar. 22, 2004, 3 pages.29Examination Report for European Patent Application No. 01 973 651.1-1528, dated Nov. 12, 2004, 9 pages.30Examination Report for European Patent Application No. 01 973 651.1-1528, dated Sep. 7, 2005, 4 pages.31Examination Report for European Patent Application No. 01 989 893.1-1235, dated Aug. 16, 2004, 5 pages.32Examination Report for European Patent Application No. 02 709 406.9-2203, dated Mar. 24, 2005, 5 pages.33Examination Report for European Patent Application No. 02 709 406.9-2203, dated May 11, 2004, 3 pages.34Examination Report for European Patent Application No. 98 931 529.6-2203, dated Jan. 10, 2002, 4 pages.35Examination Report for European Patent Application No. 98 931 529.6-2203, dated May 9, 2003, 5 pages.36Feijoo et al., "Epitaxial Si-Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator," Journal of Electronic Materials, vol. 23, No. 6 (Jun. 1994) pp. 493-496.37Feij�o etal., "Etch Stop Barriers in Silicon Produced by Ion Implantation of Electrically Non-Active Species," Journal of the Electrochemical Society, vol. 139, No. 8 (Aug. 1992), pp. 2309-2313.38Finne et al., "A Water-Amine-Complexing Agent System for Etching Silicon," Journal of the Electrochemical Society, vol. 114, No. 9 (Sep. 1967), pp. 965-970.39Fischetti et al., "Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys," J. Appl. Phys., vol. 80, No. 4 (Aug. 15, 1996) pp. 2234-2252.40Fischetti, "Long-range Coulomb interactions in small Si devices. Part II. Effective electron mobility in thin-oxide structures," Journal of Applied Physics, vol. 89, No. 2 (Jan. 15, 2001) pp. 1232-1250.41Fitzgerald et al., "Dislocation dynamics in relaxed graded composition semiconductors," Materials Science and Engineering B67 1999 pp. 53-61.42Fitzgerald et al., "Dislocations in Relaxed SiGe/Si Heterostructures," Physica Status Solidi A, Applied Research, Berlin, DE, vol. 171, Nr. 1, p. 227-238, Jan. 16, 1999.43Fitzgerald et al., "Relaxed GexSi1-x structures for III-V integration with Si and high mobility two-dimensional electron gases in Si," AT&T Bell Laboratories, Murray Hill, NJ 07974 (1992) American Vacuum Society, pp. 1807-1819.44Fitzgerald et al., "Totally Relaxed GexSi1-x Layers with Low Threading Dislocation Densities Grown on Si Substrates," Applied Physics Letters, vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813.45Fitzgerald, "GeSi/Si Nanostructures," Annual Review of Materials Science, vol. 25 (1995), pp. 417-454.46Frank, "Orientation-Dependent Dissolution of Germanium," Journal of Applied Physics, vol. 31, No. 11 (Nov. 1960), pp. 1996-1999.47Fukatsu, "SiGe-based semiconductor-on-insulator substrate created by low-energy separation-by-implanted-oxygen," Applied Physics Letters, vol. 72, No. 26 (Jun. 29, 1998), pp. 3485-3487.48Gannavaram, et al., "Low Temperature (≰800� C.) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS," IEEE International Electron Device Meeting Technical Digest, (2000), pp. 437-440.49Gannavaram, et al., "Low Temperature (≦800� C.) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS," IEEE International Electron Device Meeting Technical Digest, (2000), pp. 437-440.50Garone et al., "Silicon vapor phase epitaxial growth catalysis by the presence of germane," Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277.51Ge et al., "Process-Strained Si (PSS) CMOS Technology Featuring 3D Strain Engineering," IEEE International Electron Devices Meeting Technical Digest, (2003) pp. 73-76.52Ghandi et al., "Chemical Etching of Germanium," Journal of the Electrochemical Society, vol. 135, No. 8 (Aug. 1988), pp. 2053-2054.53Ghani et al., "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors," IEEE International Electron Devices Meeting Technical Digest, (2003), 978-980.54Godbey et al., "A Si0.7Ge0.3 strained-layer etch stop for the generation of thin layer undoped silicon," Applied Physics Letters, vol. 56, No. 4 (Jan. 22, 1990), pp. 373-375.55Godbey et al., (1990) "Fabrication of Bond and Etch-Back Silicon Insulator Using a Strained SI0.7GE0.3 Layer as an Etch Stop," Journal of the Electrical Society, vol. 137, No. 10 (Oct. 1990) pp. 3219-3223.56Gray and Meyer, "Phase-Locked Loops", Analysis and Design of Analog Integrated Circuits (1984) pp. 605-632.57Grillot et al., "Acceptor diffusion and segregation in (AlxGa1-x)0.5In0.5P heterostructures," Journal of Applied Physics, vol. 91, No. 8 (2002), pp. 4891-4899.58Gr�tzmacher et al., "Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere," Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533.59Hackbarth et al., "Alternatives to thick MBE-grown relaxed SiGe buffers," Thin Solid Films, vol. 369, No. 1-2 (Jul. 2000) pp. 148-151.60Hackbarth et al., "Strain relieved SiGe buffers for Si-based heterostructure field-effect transistors," Journal of Crystal Growth, vol. 201/202 (1999) pp. 734-738.61Halsall et al., "Electron diffraction and Raman studies of the effect of substrate misorientation on ordering in the AIGaInP system," Journal of Applied Physics, vol. 85, No. 1 (1999), pp. 199-202.62Hamada et al., "A New Aspect of Mechanical Stress Effects in Scaled MOS Devices," IEEE Transactions on Electron Devices, vol. 38, No. 4 (Apr. 1991), pp. 895-900.63Herzog et al., "SiGe-based FETs: buffer issues and device results," Thin Solid Films, vol. 380 (2000) pp. 36-41.64Herzog et al., "X-Ray Investigation of Boron- and Germanium-Doped Silicon Epitaxial Layers," Journal of the Electrochemical Society, vol. 131, No. 12 (Dec. 1984), pp. 2969-2974.65H�ck et al., "Carrier mobilities in modulation doped Si1-xGex heterostructures with respect to FET applications," Thin Solid Films, vol. 336 (1998) pp. 141-144.66H�ck et al., "High hole mobility in Si0.17 Ge0.83 channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition," Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922.67H�ck et al., "High performance 0.25 mum p-type Ge/SiGe MODFETs," Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.68H�ck et al., "High performance 0.25 μm p-type Ge/SiGe MODFETs," Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.69Holmes, "The Orientation Dependence of Etching Effects on Germanium Crystals," Acta Metallurgica, vol. 7, No. 4 (Apr. 1959), pp. 283-290.70Hsu et al., "Surface morphology of related GexSi1-x films," Appl. Phys. Lett. vol. 61, No. 11 (1992), pp. 1293-1295.71Huang et al., "High-quality strain-relaxed SiGe alloy grown on implanted silicon-on-insulator substrate," Applied Phyusics Letters, vol. 76, No. 19 (May 8, 200) pp. 2680-2682.72Huang et al., "LOCOS-Induced Stress Effects on Thin-Film SOI Devices," IEEE Transactions on Electron Devices, vol. 44, No. 4 (Apr. 1997), pp. 646-650.73Huang et al., "The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits", IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul. 1998, pp. 1023-1036.74Huang et al., (2001) "Carrier Mobility enhancement in strained Si-on-insulatoir fabricated by wafer bonding", 2001 Symposium on VLSI Technology, Digest of Technical Papers, pp. 57-58.75Huang et at, "Isolation Process Dependence of Channel Mobility in Thin-Film SOI Devices," IEEE Electron Device Letters, vol. 17, No. 6 (Jun. 1996), pp. 291-293.76Huang, et al., "Reduction of Source/Drain Series Resistance and Its Impact on Device Performance for PMOS Transistors with Raised Si1-xGex Source/Drain", IEEE Electron Device Letters, vol. 21, No. 9, (Sep. 2000) pp. 448-450.77Hunt et al., "Highly Selective Etch Stop by Stress Compensation for Thin-Film BESOI," 1990 IEEE/SOI Technology Conference, (Oct. 2-4, 1990), pp. 145-146.78IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990, "Optimal Growth Technique and Structure for Strain Relaxation of Si-Ge Layers on Si Substrates", pp. 330-331.79Iida et al., "Thermal behavior of residual strain in silicon-on-insulator bonded wafer and effects on electron mobility," Solid-State Electronics, vol. 43 (1999), pp. 1117-1120.80International Preliminary Report on Patentability for International Application No. PCT/US2005/033546 (Jun. 5, 2007).81International Search Report for Patent Application No. PCT/US 98/13076, dated Oct. 27, 1998, 2 pages.82International Search Report for Patent Application No. PCT/US2005/033546, dated Apr. 19, 2006 (2 pages).83International Search Report for Related International Application No. PCT/US/18007, Jan. 5, 2004.84Ishikawa et al., "SiGe-on-insulator substrate using SiGe alloy grown Si(001)," Applied Physics Letters, vol. 75, No. 7 (Aug. 16, 1999) pp. 983-985.85Ismail et al., "Modulation-doped n-type Si/SiGe with inverted interface," Appl. Phys. Lett., vol.65, No. 10 (Sep. 5, 1994) pp. 1248-1250.86Ismail, "Si/SiGe High-Speed Field-Effect Transistors," Electron Devices Meeting, Washington, D.C. (Dec. 10, 1995) pp. 20.1.1-20.1.4.87Ito et al., "Mechanical Stress Effect on Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design," IEEE International Electron Devices Meeting Technical Digest, (2000), pp. 247-250.88Jaccodine, "Use of Modified Free Energy Theorems to Predict Equilibrium Growing and Etching Shapes," Journal of Applied Physics, vol. 33, No. 8 (Aug. 1962), pp. 2643-2647.89Kearney et al., "The effect of alloy scattering on the mobility of holes in a Si1-xGex quantum well," Semicond. Sci Technol., vol. 13 (1998) pp. 174-180.90Kern, "Chemical Etching of Silicon, Germanium, Gallium, Arsenide, and Gallium Phosphide," RCA Review, vol. 39 (Jun. 1978), pp. 278-308.91Kim et al., "A Fully Integrated 1.9-GHz CMOS Low-Noise Amplifier," IEEE Microwave and Guided Wave Letters, vol. 8, No. 8 (Aug. 1998) pp. 293-295.92Klauk et al., "Thermal stability of undoped strained Si channel SiGe heterostructures," Applied Physics Letter, No. 68, Apr. 1, 1996, pp. 1975-1977.93Koester et al., "Extremely High Transconductance Ge/Si0.4Ge0.6 p-MODFET's Grown by UHV-CVD," IEEE Electron Device Letters, vol. 21, No. 3 (Mar. 2000) pp. 110-112.94K�nig et al., "Design Rules for n-Type SiGe Hetero FETs," Solid State Electronics, vol. 41, No. 10 (1997), pp. 1541-1547.95K�nig et al., "p-Type Ge-Channel MODFET's with High Transconductance Grown on Si Substrates," IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993) pp. 205-207.96K�nig et al., "SiGe HBTs and HFETs," Solid-State Electronics, vol. 38, No. 9 (1995) pp.1595-1602.97Kummer et al., "Low energy plasma enhanced chemical vapor deposition," Materials Science and Engineering B89 (2002) pp. 288-295.98Kuznetsov et al., "Technology for high-performance n-channel SiGe modulation-doped field-effect transistors," J. Vac. Sci. Technol., B 13(6) (Nov./Dec. 1995) pp. 2892-2896.99Lang et al., "Bulk Micromachining of Ge for IR Gratings," Journal of Micromechanics and Microengineering, vol. 6, No. 1 (Mar. 1996), pp. 46-48.100Langdo et al., (2002) "Preparation of Novel SiGe-free Strained Si on Insulator Substrates" IEEE International SOI Conference, pp. 211-212 (XP002263057).101Larson, "Integrated Circuit Technology Options for RFIC's-Present Status and Future Directions", IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998, pp. 387-399.102Larson, "Integrated Circuit Technology Options for RFIC's�Present Status and Future Directions", IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998, pp. 387-399.103Leancu et al., "Anisotropic Etching of Germanium," Sensors and Actuators, A46-47 (1995), pp. 35-37.104Lee et al., "CMOS RF Integrated Circuits at 5 GHz and Beyond", Proceedings of the IEEE, vol. 88, No. 10 (Oct. 2000) pp. 1560-1571.105Lee et al., "Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on Si1-xGex/Si virtual substrates," Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001) pp. 3344-3346.106Lee et al., "Strained Ge channel p-type MOSFETs fabricated on Si1-xGex/Si virtual substrates," Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A1.9.1-A1.9.5.107LeGoues et al., "Relaxation of SiGe thin films grown on Si/SiO2 substrates," Applied Physics Letters, vol. 75, No. 11 (Jun. 1, 1994), pp. 7240-7246.108Lehmann et al., "Implanted Carbon: An Effective Etch-Stop in Silicon," Journal of the Electrochemical Society, vol. 138, No. 5 (May 1991), pp. 3-4.109Leitz et al., "Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs," Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.10.1-A3.10.6.110Leitz et al., "Dislocation glide and blocking kinetics in compositionally graded SiGe/Si," Journal of Applied Physics, vol. 90, No. 6 (Sep. 15, 2001) pp. 2730-2736.111Leitz et al., "Hole mobility enhancements in strained Si/Si1-yGey p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si1-xGex (x<y) virtual substrates," Applied Physics Letters, vol. 79, No. 25 (Dec. 17, 2001) pp. 4246-4248.112Li et al., "Design of high speed Si/SiGe heterojunction complementary metal-oxide-semiconductor field effect transistors with reduced short-channel effects," J. Vac. Sci. Technol., vol. 20 No. 3 (May/Jun. 2002) pp. 1030-1033.113Lochtefeld et al., "Investigating the Relationship Between Electron Mobility and Velocity in Deeply Scaled NMOS via Mechanical Stress," IEEE Electron Device Letters, vol. 22, No. 12 (2001), pp. 591-593.114lshikawa et al., "Creation of Si-Ge based SIMOX structures by low energy oxygen implantation," Proceedings 1997 IEEE International SOI Conference (Oct. 1997) pp. 16-17.115Lu et al., "High Performance 0.1 μm Gate-Length P-Type SiGe MODFET's and MOS-MODFET's", IEEE Transactions on Electron Devices, vol. 47, No. 8 (Aug. 2000) pp. 1645-1652.116Maiti et al., "Strained-Si heterostructure field effect transistors," Semicond. Sci. Technol., vol. 13 (1998) pp. 1225-1246.117Maszara, "Silicon-On-Insulator by Wafer Bonding: A Review," Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 341-347.118Meyerson et al., "Cooperative Growth Phenomena in Silicon/Germanium Low-Temperature Epitaxy," Applied Physics Letters, vol. 53, No. 25 (Dec. 19, 1988) pp. 2555-2557.119Mizuno et al., "Advanced SOI-MOSFETs with Strained-Si Channel for High Speed CMOS-Electron/Hole Mobility Enhancement," 2000 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu, (Jun. 13-15), IEEE New York, NY, pp. 210-211.120Mizuno et al., "Electron and Hold Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology," IEEE Electron Device Letters, vol. 21, No. 5 (May 2000) pp. 230-232.121Mizuno et al., "High Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology," IEEE IDEM Technical Digest (1999) pp. 934-936.122Narozny et al., "Si/SiGe Heterojunction Bipolar Transistor with Graded GAP SiGe Base Made by Molecular Beam Epitaxy," IEEE IEDM (1988), pp. 562-565.123Nayak et al., "High-Mobility Strained-Si PMOSFET's"; IEEE Transactions on Electron Devices, vol. 43, No. 10 (Oct. 1996) pp. 1709-1716.124Notice of Final Rejection for Korean Patent Application No. 10-1999-7012279, dated Feb. 25, 2003 2 pages (English translation attached).125Notice of Preliminary Rejection for Korean Patent Application No. 10-1999-7012279, dated Feb. 21, 2002, 2 pages (English translation attached).126O'Neill et al., "SiGe Virtual substrate N-channel heterojunction MOSFETS," Semicond. Sci. Technol., vol. 14 (1999) pp. 784-789.127Ootsuka et al., "A Highly Dense, High-Performance 130nm node CMOS Technology for Large Scale System-on-a-Chip Applications," IEEE International Electron Devices Meeting Technical Digest, (2000), pp. 575-578.128Ota et al., "Novel Locally Strained Channel Technique for High Performance 55nm CMOS," IEEE International Electron Devices Meeting Technical Digest, (2002), pp. 27-30.129Ota Y. et al., "Application of heterojunction FET to power amplifier for cellular telephone," Electronics Letters, vol. 30, No. 11 (May 26, 1994) pp. 906-907.130�zt�rk, et al., "Low Resistivity Nickel Germanosilicide Contacts to Ultra-Shallow Si1-xGex Source/Drain Junctions for Nanoscale CMOS," IEEE International Electron Device Meeting Technical Digest (2003), pp. 497-500.131�zt�rk, et al., "Ultra-Shallow Source/Drain Junctions for Nanoscale CMOS Using Selective Silicon-Germanium Technology," Extended Abstracts of International Workshop on Junction Technology, (2001), pp. 77-82.132�zt�rk, etal., "Advanced Si1-xGex Source/Drain and Contact Technologies for Sub-70 nm CMOS," IEEE International Electron Device Meeting Technical Digest, (2002), pp. 375-378.133�zt�rk, etal., "Selective Silicon-Gremanium Source/Drain Technology for Nanoscale CMOS," Mat. Res. Soc. Symp. Proc., vol. 717, (2002), pp. C4.1.1-C4.1.12.134Palik et al., "Ellipsometric Study of the Etch-Stop Mechianism in Heavily Doped Silicon," Journal of the Electrochemical Society, vol. 132, No. 1 (Jan. 1985), pp. 135-141.135Palik et al., "Study of Bias-Dependent Etching of Si in Aqueous KOH," Journal of the Electrochemical Society, vol. 134, No. 2 (Feb. 1987), pp. 404-409.136Palik et al., "Study of the Etch-Stop Mechanism in Silicon," Journal of the Electrochemical Society, vol. 129, No. 9 (Sep. 1982), pp. 2051-2059.137Papananos, "Low Noise Amplifiers in MOS Technologies," and "Low Noise Tuned-LC Oscillator," Radio-Frequencv Microelectronic Circuits for Telecommunication Applications (1999) pp. 115-117, 188-193.138Parker et al., "SiGe heterostructure CMOS circuits and applications," Solid State Electronics, vol. 43 (1999) pp. 1497-1506.139Petersen, "Silicon as a Mechanical Material," Proceedings of the IEEE, vol. 70, No. 5 (May 1982), pp. 420-457.140Powell et al., "New approach to the growth of low dislocation relaxed SiGe material," Applied Physics Letters, vol. 64, No. 14 (Apr. 4, 1994), pp. 1865-1858.141Rai-Choudhury et al., "Doping of Epitaxial Silicon," Journal of Crystal Growth, vol. 7 (1970), pp. 361-367.142Raley et al., "(100) Silicon Etch-Rate Dependence on Boron Concentration in Ethylenediamine-Pyrocatechol-Water Solutions," Journal of the Electrochemical Society, vol. 131, No. 1 (Jan. 1984), pp. 161-170.143Ransom et al., "Gate-Self-Aligned n-channel and p-channel Germanium MOSFET's," IEEE Transactions on Electron Devices, vol. 38, No. 12 (Dec. 1991) pp. 2695.144Reinking et al., "Fabrication of high-mobility Ge p-channel MOSFETs on Si substrates," Electronics Letters, vol. 35, No. 6 (Mar. 18, 1999) pp. 503-504.145Rim et al., "Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs"; IEDM, 1995, pp. 517-520.146Rim et al., "Fabrication and Analysis of Deep Submicron Strained-Si N-Mosfet's " IEEE.Transactions on Electron Devices, vol. 47, No. 7, Jul. 2000, pp. 1406-1415.147Rim, "Application of Silicon-Based Heterostructures to Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors", Ph.D. Thesis, Stanford University (1999) pp. 1-184.148Robbins et al., "A model for heterogeneous growth of Si1-xGex films for hydrides," Journal of Applied Physics, vol. 69, No. 6 (Mar. 15, 1991) pp. 3729-3732.149Rosenblad et al., "Strain relaxation of graded SiGe buffers brown at very high rates," Materials Science and Engineering B, Elsevier Sequoia, Lausanne, CH, vol. 71, Nr. 1-3, p. 20-23, Feb. 2000.150Sadek et al., "Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors," IEEE Trans. Electron Devices (Aug. 1996) pp. 1224-1232.151Sakaguchi et al., "ELTRAN� by Splitting Porous Si Layers," Proc. 195th Int. SOI Symposium, vol. 99-3, Electrochemical Society (1999) pp. 117-121.152Sch�ffler, "High-Mobility Si and Ge Structures," Semiconductor Science and Technology, vol. 12 (1997) pp. 1515-1549.153Seidel et al., "Anisotropic Etching of Crystalline Silicon in Alkaline Solutions," Journal of the Electrochemical Society., vol. 137, No. 11 (Nov. 1990), pp. 3626-3632.154Senna et al., "Gallium Doping for Silicon Etch Stop in KOH," Transducers '95/Eurosensors IX, the 8th International Conference on Solid-State Sensors and Actuators and Eurosensors IX, Stockholm, Sweden, Jun. 25-29, 1995, pp. 194-195.155Shang et al., "The Development of an Anisotropic Si Etch Process Selective to GexSii-x Underlayers," Journal of the Electrochemical Society., vol. 141, No. 2 (Feb. 1994), pp. 507-510.156Shimizu et al., "Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement," IEEE International Electron Devices Meeting Technical Digest, (2001), pp. 433-436.157Soderbarg, "Fabrication of BESOI-Materials Using Implanted Nitrogen as an Effective Etch Stop Barrier," 1989 IEEE SOS/SOI Technology Conference, (Oct. 3-5, 1989), pp. 64.158Sugimoto et al., "A 2V, 500 MHz and 3V, 920 MHz Low-Power Current-Mode 0.6 μm CMOS VCO Circuit", IEICE Trans. Electron., vol. E82-C, No. 7 (Jul. 1999) pp. 1327-1329.159Sundaram et al., "Electrochemical etching of Silicon by Hydrazine," Journal of the Electrochemical Society, vol. 140, No. 6 (Jun. 1993), pp. 1592-1597.160Sze, "Physics of Semiconductor Devices," (1991).161Takagi et al., "On the Universality of Inversion Layer Mobility in Si MOSFET's: Part I�Effects of Substrate Impurity Concentration," IEEE Transactions on Electron Devices, vol. 41, No. 12 (Dec. 1994), pp. 2357-2362.162Ternent et al., "Metal Gate Strained Silicon MOSFETs for Microwave Integrated Circuits", IEEE (Oct. 2000) pp. 38-43.163Thompson et al., "A 90 nm Logic Technology Featuring 50nm Strained-Silicon Channel Transistors, 7 layers of Cu Interconnects, Low k ILD, and 1 um2 SRAM Cell," IEEE International Electron Devices Meeting Technology Digest, (2002), pp. 61-64.164Thompson et al., "A Logic Nanotechnology Featuring Strained-Silicon," IEEE Electron Device Letters, vol. 25, No. 4 (Apr. 2004), pp. 191-193.165Ting et al., "Monolithic Integration of III-V Materials and Devices on Silicon," Part of the0 SPIE Conference on Silicon-Based Optoelectronics, San Jose, CA, (Jan. 1999), pp. 19-28.166Tiwari et al., "Hole Mobility Improvement in Silicon-on-Insulator and Bulk Silicon Transistors Using Local Strain," IEEE International Electron Devices Meeting Technical Digest, (1997), pp. 939-941.167Tong, et al., "Semiconductor Wafer Bonding: Science and Technology," Wiley-Interscience. (1999), pp. 33 and 70-71.168Tsang et al., "Measurements of alloy composition and strain in thin GexSi1-x layers," J. Appl. Phys., vol. 75 No. 12 (Jun. 15, 1994) pp. 8098-8108.169Tweet et al., "Factors determining the composition of strained GeSi layers grown with disilane and germane," Applied Physics Letters, vol. 65, No. 20 (Nov. 14, 1994) pp. 2579-2581.170Uchino, et al., "A Raised Source/Drain Technology Using In-situ P-doped SiGe and B-doped Si for 0.1-μm CMOS ULSIs," IEEE International Electron Device Meeting Technical Digest, (1997), pp. 479-482.171Usami et al., "Spectroscopic study of Si-based quantum wells with neighboring confinement structure," Semicon. Sci. Technol. (1997) (abstract).172Vol'fson et al., "Fundamental Absorption Edge of Silicon Heavily Doped with Donor or Acceptor Impurities," Soviet Physics Semiconductors, vol. 1, No. 3 (Sep. 1967), pp. 327-332.173Welser et al., "Electron Mobility Enhancement in Strained-Si N-Type Metal-Oxide-Semiconductor Field-Effect Transistors," IEEE Electron Device Letters, vol. 15, No. 3 (Mar. 1994) pp. 100-102.174Welser et al., "Evidence of Real-Space Hot-Electron Transfer in High Mobility, Strained-Si Multilayer MOSFETs," IEEE IDEM Technical Digest (1993) pp. 545-548.175Welser et al., "NMOS and PMOS Transistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures," IEEE IDEM Technical Digest (1992) pp. 1000-1002.176Welser, "The Application of Strained Silicon/Relaxed Silicon Germanium Heterostructures to Metal-Oxide-Semiconductor Field-Effect Transistors," Ph.D. Thesis, Stanford University (1994) pp. 1-205.177Wolf et al., "Silicon Processing for the VLSI Era," vol. 1 Process Technology (1986) pp. 384-386.178Written Opinion of the International Searching Authority for PCT/US2005/033546, dated Apr. 19, 2006 (9 pages).179Wu, "Novel Etch-Stop Materials for Silicon Micromachining," Thesis Submitted to the Massachusetts Institute of Technology Department of Materials Science and Engineering on May 9, 1997, pp. 1-62.180Xie et al., "Semiconductor Surface Roughness: Dependence on Sign and Magnitude of Bulk Strain," The Physical Review Letters, vol. 73, No. 22 (Nov. 28, 1994) pp. 3006-3009.181Xie et al., "Very high mobility two-dimensional hole gas in Si/ GexSi1-x/Ge structures grown by molecular beam epitaxy," Appl. Phys. Lett., vol. 63, No. 16 (Oct. 18, 1993) pp. 2263-2264.182Xie, "SiGe Field effect transistors," Materials Science and Engineering, vol. 25 (1999) pp. 89-121.183Yamagata et al., "Bonding, Splitting and Thinning by Porous Si in ELTRAN�; SOI-Epi Wafer�," Mat. Res. Soc. Symp. Proc., vol. 681E (2001) pp. I8.2.1-I8.2.10.184Yeo et al., "Nanoscale Ultra-Thin-Body Silicon-on-Insulator P-MOSFET with a SiGe/Si Heterostructure Channel," IEEE Electron Device Letters, vol. 21, No. 4 (Apr. 2000) pp. 161-163.185Yi et al., "Si1-xGex/Si Multiple Quantum Well Wires Fabricated Using Selective Etching," Materials Research Society Symposium Proceedings, vol. 379 (1995), pp. 91-96.186Zhang et al., "Demonstration of a GaAs-Based Compliant Substrate Using Wafer Bonding and Substrate Removal Techniques," Electronic Materials and Processing Research Laboratory, Department of Electrical Engineering, University Park, PA 16802 (1998) pp. 25-28.DrehenOriginalbildGoogle-Startseite - Sitemap - USPTO-Bulk-Downloads - Datenschutzerkl�rung - Nutzungsbedingungen - �ber Google Patente - Feedback gebenDaten bereitgestellt von IFI CLAIMS Patent Services.© 2012 Google