Source: http://www.google.com/patents/US7773414?dq=4316055
Timestamp: 2014-07-12 15:29:34
Document Index: 463792917

Matched Legal Cases: ['Application No. 200580008885', 'Application No. 05711788', 'Application No. 05711788', 'Application No. 05711788', 'Application No. 094103221', 'Application No. 095149578', 'Application No. 094103221', 'Application No. 094103221', 'Application No. 095149578']

Patent US7773414 - Self-boosting system for flash memory cells - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign in<nobr>Advanced Patent Search</nobr>PatentsA low voltage of the order of or one to three volts instead of an intermediate VPASS voltage (e.g. of the order of five to ten volts) is applied to word line zero immediately adjacent to the source or drain side select gate of a NAND flash device to reduce or prevent the shifting of threshold voltage...http://www.google.com/patents/US7773414?utm_source=gb-gplus-sharePatent US7773414 - Self-boosting system for flash memory cellsAdvanced Patent SearchPublication numberUS7773414 B2Publication typeGrantApplication numberUS 12/276,186Publication dateAug 10, 2010Filing dateNov 21, 2008Priority dateFeb 6, 2004Fee statusPaidAlso published asCN1934653A, CN100555453C, DE602005027810D1, EP1714291A2, EP1714291B1, EP2341506A2, EP2341506A3, US7161833, US7471566, US20050174852, US20070081384, US20090073761, WO2005078733A2, WO2005078733A3Publication number12276186, 276186, US 7773414 B2, US 7773414B2, US-B2-7773414, US7773414 B2, US7773414B2InventorsGerrit Jan HeminkOriginal AssigneeSandisk CorporationExport CitationBiBTeX, EndNote, RefManPatent Citations (85), Non-Patent Citations (35), Classifications (10), Legal Events (2) External Links: USPTO, USPTO Assignment, EspacenetSelf-boosting system for flash memory cellsUS 7773414 B2Abstract A low voltage of the order of or one to three volts instead of an intermediate VPASS voltage (e.g. of the order of five to ten volts) is applied to word line zero immediately adjacent to the source or drain side select gate of a NAND flash device to reduce or prevent the shifting of threshold voltage of the memory cells coupled to word line zero during the programming cycles of the different cells of the NAND strings. This may be implemented in any one of a variety of different self boosting schemes including erased areas self boosting and local self boosting schemes. In a modified erased area self boosting scheme, low voltages are applied to two or more word lines on the source side of the selected word line to reduce band-to-band tunneling and to improve the isolation between two boosted channel regions. In a modified local self boosting scheme, zero volt or low voltages are applied to two or more word lines on the source side and to two or more word lines on the drain side of the selected word line to reduce band-to-band tunneling and to improve the isolation of the channel areas coupled to the selected word line.
CROSS-REFERENCE TO RELATED APPLICATION This application is a continuation of U.S. Non-provisional application Ser. No. 11/609,688 (Issued U.S. Pat. No. 7,471,566) entitled: �Self-Boosting System for Flash Memory Cells,� by Gerrit J. Hemink, filed Dec. 12, 2006 which is a continuation of U.S. Non-Provisional application Ser. No. 10/774,014 (Issued U.S. Pat. No. 7,161,833), entitled: �Self-Boosting System for Flash Memory Cells,� by Gerrit J. Hemink, filed Feb. 6, 2004 which the aforementioned applications are incorporated herein in their entirety by this reference.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5043940Jul 17, 1989Aug 27, 1991Eliyahou HarariFlash EEPROM memory systems having multistate storage cellsUS5172338Apr 11, 1990Dec 15, 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniquesUS5570315Sep 21, 1994Oct 29, 1996Kabushiki Kaisha ToshibaMulti-state EEPROM having write-verify control circuitUS5621684Mar 29, 1996Apr 15, 1997Samsung Electronics Co., Ltd.Nonvolatile semiconductor member with different pass potential applied to the first two adjacent wordUS5677873Sep 19, 1996Oct 14, 1997Samsung Electronics Co., Ltd.Methods of programming flash EEPROM integrated circuit memory devices to prevent inadvertent programming of nondesignated NAND memory cells thereinUS5715194Jul 24, 1996Feb 3, 1998Advanced Micro Devices, Inc.Bias scheme of program inhibit for random programming in a nand flash memoryUS5745412Sep 29, 1995Apr 28, 1998Lg Semicon Co., Ltd.Programmable nonvolatile memory and method of programming the sameUS5774397Sep 10, 1996Jun 30, 1998Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and method of programming a non-volatile memory cell to a predetermined stateUS5793677Jun 18, 1996Aug 11, 1998Hu; Chung-YouUsing floating gate devices as select gate devices for NAND flash memory and its bias schemeUS5887145Jan 9, 1997Mar 23, 1999Sandisk CorporationRemovable mother/daughter peripheral cardUS5969985Mar 18, 1997Oct 19, 1999Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS5991202Sep 24, 1998Nov 23, 1999Advanced Micro Devices, Inc.Method for reducing program disturb during self-boosting in a NAND flash memoryUS6044013May 19, 1999Mar 28, 2000Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6046935Jan 27, 1999Apr 4, 2000Kabushiki Kaisha ToshibaSemiconductor device and memory systemUS6061270Dec 28, 1998May 9, 2000Samsung Electronics Co., Ltd.Method for programming a non-volatile memory device with program disturb controlUS6107658Dec 22, 1999Aug 22, 2000Kabushiki Kaisha ToshibaNon-volatile semiconductor memory deviceUS6154391Sep 15, 1998Nov 28, 2000Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6191975Dec 21, 1999Feb 20, 2001Kabushiki Kaisha ToshibaNon-volatile NAND type semiconductor memory device with stacked gate memory cells and a stacked gate select transistorUS6282117Mar 21, 2000Aug 28, 2001Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6295227Nov 24, 1999Sep 25, 2001Kabushiki Kaisha ToshibaNon-volatile semiconductor memory deviceUS6363010Jul 6, 2001Mar 26, 2002Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6455889Jan 10, 2001Sep 24, 2002Kabushiki Kaisha ToshibaSemiconductor memory device having memory cells each having a conductive body of booster plate and a method for manufacturing the sameUS6456528Sep 17, 2001Sep 24, 2002Sandisk CorporationSelective operation of a multi-state non-volatile memory system in a binary modeUS6493265Apr 2, 2002Dec 10, 2002Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6512262Jun 1, 1998Jan 28, 2003Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and method of manufacturing the sameUS6522580Jun 27, 2001Feb 18, 2003Sandisk CorporationOperating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data statesUS6525964Dec 21, 2001Feb 25, 2003Kabushiki Kaisha ToshibaSemiconductor memory deviceUS6535424Jul 25, 2001Mar 18, 2003Advanced Micro Devices, Inc.Voltage boost circuit using supply voltage detection to compensate for supply voltage variations in read mode voltageUS6545909Mar 11, 2002Apr 8, 2003Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS6614688Nov 20, 2001Sep 2, 2003Samsung Electronic Co. Ltd.Method of programming non-volatile semiconductor memory deviceUS6643188Jan 22, 2002Nov 4, 2003Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cellUS6700815Apr 8, 2002Mar 2, 2004Advanced Micro Devices, Inc.Refresh scheme for dynamic page programmingUS6717838Jul 31, 2002Apr 6, 2004Sharp Kabushiki KaishaSemiconductor storage device with ferroelectric capacitor and read transistor having gate communicating with bit lineUS6717861Dec 4, 2001Apr 6, 2004Samsung Electronics Co., Ltd.Non-volatile semiconductor memory device capable of preventing program disturb due to noise voltage induced at a string select line and program method thereofUS6804150Sep 6, 2002Oct 12, 2004Samsung Electronics Co., Ltd.Non-volatile semiconductor memory device with improved program inhibition characteristics and method of programming the sameUS6859394Mar 6, 2002Feb 22, 2005Kabushiki Kaisha ToshibaNAND type non-volatile semiconductor memory deviceUS6859395Apr 3, 2003Feb 22, 2005Kabushiki Kaisha ToshibaNAND type flash EEPROM in which sequential programming process is performed by using different intermediate voltagesUS6859397Mar 5, 2003Feb 22, 2005Sandisk CorporationSource side self boosting technique for non-volatile memoryUS6882577Sep 10, 2003Apr 19, 2005Elan Microelectronics CorporationOn-system programmable and off-system programmable chipUS6898126Dec 15, 2003May 24, 2005Powerchip Semiconductor Corp.Method of programming a flash memory through boosting a voltage level of a source lineUS6930921Nov 17, 2004Aug 16, 2005Kabushiki Kaisha ToshibaNAND type flash EEPROM in which sequential programming process is performed by using different intermediate voltagesUS6975018Dec 27, 2001Dec 13, 2005Tadahiro OhmiSemiconductor deviceUS6987694Aug 13, 2003Jan 17, 2006Samsung Electronics Co., Ltd.Methods of programming non-volatile semiconductor memory devices including coupling voltages and related devicesUS7088621Aug 18, 2005Aug 8, 2006Sandisk CorporationBitline governed approach for coarse/fine programmingUS7092294Jan 12, 2006Aug 15, 2006Kabushiki Kaisha ToshibaNonvolatile semiconductor memoryUS7149124 *Dec 21, 2004Dec 12, 2006Micron Technology, Inc.Boosted substrate/tub programming for flash memoriesUS7161833 *Feb 6, 2004Jan 9, 2007Sandisk CorporationSelf-boosting system for flash memory cellsUS7170973Apr 29, 2003Jan 30, 2007Koninklijke Philips Electronics, N.V.Apparatus and method for reducing image artifactsUS7184308 *Oct 14, 2004Feb 27, 2007Samsung Electronics Co., Ltd.Flash memory devices and methods for programming the sameUS7355889Dec 19, 2005Apr 8, 2008Sandisk CorporationMethod for programming non-volatile memory with reduced program disturb using modified pass voltagesUS7471566 *Dec 12, 2006Dec 30, 2008Sandisk CorporationSelf-boosting system for flash memory cellsUS20010001491Jan 10, 2001May 24, 2001Koji SakuiSemiconductor memory device having memory cells each having a conductive body of booster plate and a method for manufacturing the sameUS20010045585Jun 1, 1998Nov 29, 2001Toshiharu WatanabeNon-volatile semiconductor memory device and method of manufacturing the sameUS20020110019Apr 2, 2002Aug 15, 2002Kabushiki Kaisha ToshibaNonvolatile semiconductor memory deviceUS20020118569Nov 20, 2001Aug 29, 2002Samsung Electronics Co., Ltd.Method of programming non-volatile semiconductor memory deviceUS20030147278Jan 22, 2002Aug 7, 2003Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cellUS20040080980Aug 13, 2003Apr 29, 2004Chang-Hyun LeeMethods of programming non-volatile semiconductor memory devices including coupling voltages and related devicesUS20050047210Oct 18, 2004Mar 3, 2005Kabushiki Kaisha ToshibaNon-volatile semiconductor memory deviceUS20050056869Aug 2, 2004Mar 17, 2005Kabushiki Kaisha ToshibaNonvolatile semiconductor memory cell matrix, a mehtod for operating the same, monolithic integrated circuits and systemsUS20050157549Jan 21, 2004Jul 21, 2005Nima MokhlesiNon-volatile memory cell using high-k material and inter-gate programmingUS20050174852Feb 6, 2004Aug 11, 2005Hemink Gerrit J.Self-boosting system for flash memory cellsUS20050226055Apr 13, 2004Oct 13, 2005Guterman Daniel CProgramming inhibit for non-volatile memoryUS20060028868Aug 8, 2005Feb 9, 2006Tsutomu OkazakiSemiconductor deviceUS20060092703Aug 16, 2005May 4, 2006Dong-Hyuk ChaeFlash memory device and method of programming the sameUS20060133149Dec 6, 2005Jun 22, 2006Samsung Electronics Co., Ltd.Methods and circuits for generating a high voltage and related semiconductor memory devicesUS20060198195Dec 28, 2005Sep 7, 2006Hemink Gerrit JSelf-boosting method for flash memory cellsUS20060227613Nov 30, 2005Oct 12, 2006Hynix Semiconductor Inc.Non-volatile memory device and method of preventing hot electron program disturb phenomenonUS20070019474Jun 30, 2006Jan 25, 2007Jin-Kook KimMethods/circuits for programming flash memory devices using overlapping bit line setup and word line enable intervalsUS20070047314Aug 31, 2005Mar 1, 2007Micron Technology, Inc.Programming method for NAND EEPROMUS20070081384Dec 12, 2006Apr 12, 2007Hemink Gerrit JSelf-Boosting System for Flash Memory CellsUS20070236992Mar 30, 2006Oct 11, 2007Ken OowadaSelf-boosting method with suppression of high lateral electric fieldsUS20070236993Mar 30, 2006Oct 11, 2007Ken OowadaSelf-boosting system with suppression of high lateral electric fieldsDE102005057553A1Nov 30, 2005Oct 12, 2006Hynix Semiconductor Inc., IcheonNicht volatiles Speicherbauelement und Verfahren zur Verhinderung eines Heisse-Elektronen-Programmier-St�rungsph�nomensEP0701259A2Sep 8, 1995Mar 13, 1996Samsung Electronics Co., Ltd.Auto-program circuit for a non-volatile memory deviceJPH0982922A Title not availableTW520507B Title not availableTW563136B Title not availableTW569221B Title not availableTW200306585A Title not availableWO1997049089A1Mar 28, 1997Dec 24, 1997Advanced Micro Devices IncNand flash memory using floating gate transistors as select gate devices and its bias schemeWO2005078733A2Jan 20, 2005Aug 25, 2005Gerrit Jan HeminkSelf-boosting system for flash memory cellsWO2006124525A1May 11, 2006Nov 23, 2006Sandisk CorpSelective application of program inhibit schemes in non-volatile memoryWO2007078793A1Dec 13, 2006Jul 12, 2007Sandisk CorpMethod for programming non-volatile memory with reduced program disturb using modified pass voltagesWO2007089370A2Dec 19, 2006Aug 9, 2007Sandisk CorpSelf-boosting method for flash memory cellsWO2007117869A2Mar 16, 2007Oct 18, 2007Sandisk CorpSelf-boosting system with suppression of high lateral electric fields* Cited by examinerNon-Patent CitationsReference1Aritome, S., et al., "Reliability Issues of Flash Memory Cells", Proceedings of the IEEE, New York, vol. 81, No. 5, May 1, 1993, pp. 776-788.2Brown et al., Editors, "Nonvolatile Semiconductor Memory Technology, A Comprehensive Guide to Understanding and Using NVSM Devices", IEEE Press Series on Microelectronic Systems, (1998), 57 pages.3China State Intellectual Property Office, "Office Action," corresponding Chinese Patent Application No. 200580008885.9, mailed on Jun. 27, 2008, 7 pages (including translation).4Cho et al., "A Dual Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes", IEEE Journal of Solid-State Circuits, vol. 36, No. 11, Nov. 2001, 9 pages.5Choi et al., "A Novel Booster Plate Technology in High Density NAND Flash Memories for Voltage Scaling Down and Zero Program Disturbance", 1996 Symposium on VLSI Technology Digest of Technical Papers, 0-7803-3342-X/96/IEEE, 4 pages.6EPO, "Office Action," corresponding European Patent Application No. 05711788.9 dated Nov. 10, 2009, 11 pages (including a list of pending claims.).7EPO, "Office Action," corresponding European Patent Application No. 05711788.9, mailed on Mar. 20, 2008, 5 pages.8EPO/ISA, "Invitation to Pay Additional Fees," mailed in related PCT Application No. PCT/US2006/062338 on Aug. 16, 2007, 7 pages.9EPO/ISA, "Notification of Transmittal of the International Search Report and Written Opinion of the International Searching Authority, or the Declaration,", mailed in related PCT Application No. PCT/US2006/062338 on Oct. 15, 2007, 24 pages.10European Patent Office, "Office Action" mailed for European Patent Application No. 05711788.9 on Nov. 28, 2006, 5 pages.11Higashitani, "Boosting Methods for NAND Flash Memory", U.S. Appl. No. 11/381,874, filed May 5, 2006, 38 pages.12Higashitani, "NAND Flash Memory with Boosting", U.S. Appl. No. 11/381,865, filed May 5, 2006, 35 pages.13Intellectual Property Office (IPO), "Office Action," corresponding Taiwan Patent Application No. 094103221 dated Sep. 4, 2009, and pending claims.14Intellectual Property Office (IPO), "Office Action," corresponding Taiwan Patent Application No. 095149578 dated Nov. 26, 2009, 7 pages (including translation and a list of pending claims.).15Jung et al., "A 117-mm2 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications," IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, 10 pages.16Jung et al., "A 3.3-V Single Power Supply 16-Mb Nonvolatile Virtual DRAM Using a NAND Flash Memory Technology", IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997, 12 pages.17Jung, T.S., et al. proposed a local self boosting ("LSB") technique in "A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications", ISSCC96, 1996, Session 2, Flash Memory, Paper TP 2.1, IEEE, pp. 32.18Kim et al., "Fast Parallel Programming of Multi-Level NAND Flash Memory Cells Using the Booster-Line Technology", Symposium on VLSI Technology Digest of Technical Papers, (1997), 2 pages.19Notice of Allowance for U.S. Appl. No. 11/321,955 mailed Dec. 4, 2006, 8 pages.20Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, issued in corresponding PCT/US2005/001962, mailed Aug. 16, 2005, 15 pages.21Nozaki, T., et al., "A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application" IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 497-501.22Oowada, "Self-Boosting Method with Suppression of High Lateral Electric Fields", U.S. Appl. No. 11/394,460, filed Mar. 30, 2006, 41 pages.23Oowada, "Self-Boosting System with Suppression of High Lateral Electric Fields", U.S. Appl. No. 11/394,803, filed Mar. 30, 2006, 40 pages.24Pham et al., "Active Boosting to Minimize Capacitive Coupling Effect Between Adjacent Gates of Flash Memory Devices", U.S. Appl. No. 11/319,908, filed Dec. 27, 2005, 31 pages.25Pham et al., "Methods for Active Boosting to Minimize Capacitive Coupling Effect Between Adjacent Gates of Flash Memory Devices", U.S. Appl. No. 11/319,260, filed Dec. 27, 2005, 34 pages.26Satoh et al., "A Novel Gate-Offset NAND Cell (GOC-NAND) Technology Suitable for High-Density and Low-Voltage Operation Flash Memories", IEDM Technical Digest, Dec. 1999, 6 pages.27Suh, K.D., et al. in "A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme," Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995, pp. 1149-1155.28Taiwanese Patent Office, "Office Action of the IPO," corresponding in Taiwanese Patent Application No. 094103221 on Oct. 31, 2007, 3 pages.29Taiwanese Patent Office, "Office Action of the IPO," corresponding to Taiwanese Patent Application No. 094103221 on Jan. 9, 2009, 4 pages.30Taiwanese Patent Office, "Office Action of the IPO," corresponding to Taiwanese Patent Application No. 095149578 on Jan. 13, 2009, 26 pages.31USPTO, "Notice of Allowance and Fee(s) Due," corresponding U.S. Appl. No. 11/609,688, mailed on Aug. 8, 2008, 6 pages.32USPTO, "Notice of Allowance and Fee(s) Due," mailed in related U.S. Appl. No. 11/321,955 on Apr. 5, 2007, 9 pages.33USPTO, "Office Action," corresponding U.S. Appl. No. 11/609,688, mailed on Feb. 6, 2008, 27 pages.34USPTO, "Office Action," mailed in related U.S. Appl. No. 11/321,955 on Feb. 28, 2008, 21 pages.35USPTO, Office Action, corresponding U.S. Appl. No. 12/372,636, mailed Apr. 19, 2010, 21 pages.Classifications U.S. Classification365/185.02, 365/185.24International ClassificationG11C16/10, G11C11/34, G11C11/56, G11C16/04Cooperative ClassificationG11C16/10, G11C16/0483European ClassificationG11C16/04N, G11C16/10Legal EventsDateCodeEventDescriptionJan 15, 2014FPAYFee paymentYear of fee payment: 4May 24, 2011ASAssignmentOwner name: SANDISK TECHNOLOGIES INC., TEXASEffective date: 20110404Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026334/0149RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services©2012 Google