Source: http://www.google.com/patents/US7400048?dq=Frischling
Timestamp: 2016-09-30 21:45:13
Document Index: 192155975

Matched Legal Cases: ['Application No. 2005', 'art 8', 'art 8', 'art 8', 'art 8', 'art 130', 'art 140', 'art 130', 'art 140', 'art 140', 'art 140', 'art 140', 'art 140', 'art 140', 'art 140', 'art 140', 'art 140', 'art 130', 'art 140', 'art 140', 'art 140', 'art 140']

Patent US7400048 - Void-free circuit board and semiconductor package having the same - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsA void-free circuit board and a semiconductor package having the same includes a protective layer covering and protecting an electrode pattern formed on an upper surface of a substrate. The protective layer is applied around a solder ball provided on the electrode pattern except on an immediate vicinity...http://www.google.com/patents/US7400048?utm_source=gb-gplus-sharePatent US7400048 - Void-free circuit board and semiconductor package having the sameAdvanced Patent SearchTry the new Google Patents, with machine-classified Google Scholar results, and Japanese and South Korean patents.Publication numberUS7400048 B2Publication typeGrantApplication numberUS 11/457,767Publication dateJul 15, 2008Filing dateJul 14, 2006Priority dateOct 10, 2005Fee statusLapsedAlso published asCN1949498A, CN100444373C, US20070096337Publication number11457767, 457767, US 7400048 B2, US 7400048B2, US-B2-7400048, US7400048 B2, US7400048B2InventorsBong Rak ChoiOriginal AssigneeSamsung Electro-Mechanics Co., Ltd.Export CitationBiBTeX, EndNote, RefManPatent Citations (5), Non-Patent Citations (1), Referenced by (4), Classifications (39), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetVoid-free circuit board and semiconductor package having the same
US 7400048 B2Abstract
A void-free circuit board and a semiconductor package having the same includes a protective layer covering and protecting an electrode pattern formed on an upper surface of a substrate. The protective layer is applied around a solder ball provided on the electrode pattern except on an immediate vicinity of the solder ball to form an opening. The semiconductor package also includes at least one gap compensation part comprising a protrusion that comes in contact with an underfill material injected to the opening before the electrode pattern. The protrusion has a thickness substantially the same as that of a portion of the electrode pattern exposed in the opening. This prevents voids with air captured therein due to non-uniform capillary action during injection of the underfill material.
1. A void-free circuit board comprising:
a protective layer covering and protecting an electrode pattern formed on an upper surface of a substrate, wherein the protective layer is applied around a solder ball provided on the electrode pattern except on an immediate vicinity of the solder ball to form an opening, and
at least one gap compensation part comprising a protrusion that comes in contact with an underfill material injected toward the opening before the electrode pattern, the protrusion having a thickness substantially the same as that of a portion of the electrode pattern exposed in the opening.
2. The void-free circuit board according to claim 1, wherein the gap compensation part has a width substantially the same as that of a portion of the electrode pattern exposed in the opening.
3. The void-free circuit board according to claim 1, wherein the gap compensation part is oriented at least 90 degrees from the electrode pattern about the solder ball.
4. The void-free circuit board according to claim 1, wherein the protrusion of the gap compensation part is extended from the electrode pattern.
5. The void-free circuit board according to claim 4, wherein the protrusion is made of the same material as the electrode pattern and formed in a manufacturing process of the electrode pattern.
6. The void-free circuit board according to claim 4, wherein a front end of the protrusion is in contact with an inner rim of the protective layer.
7. The void-free circuit board according to claim 1, wherein the protrusion of the gap compensation part is extended from the protective layer to the solder ball.
8. The void-free circuit board according to claim 7, wherein the protrusion is made of the same material as the protective layer and formed as the protective layer is applied.
9. The void-free circuit board according to claim 7, wherein a front end of the protrusion is extended to a vicinity of an outer surface of the solder ball.
10. The void-free circuit board according to claim 1, wherein the protrusion of the gap compensation part is provided separately without having an end in contact with the electrode pattern nor the other end in contact with the protective layer.
11. The void-free circuit board according to claim 10, wherein the protrusion is made of the same material as the electrode pattern and formed in a manufacturing process of the electrode pattern.
12. The void-free circuit board according to claim 10, wherein the protrusion is made of the same material as the protective layer and formed as the protective layer is applied.
13. A flip-chip semiconductor package comprising:
a substrate having the semiconductor chip mounted thereon via a solder ball, an electrode pattern formed thereon, and a protective layer applied around the solder ball provided on the electrode pattern except on an immediate vicinity of the solder ball to form an opening;
an underfill part formed by underfill material injected through a gap formed between the semiconductor chip and the substrate; and
at least one gap compensation part comprising a protrusion that comes in contact with the underfill material injected toward the opening before the electrode pattern, the protrusion having a thickness substantially the same as that of a portion of the electrode pattern exposed in the opening.
14. The flip-chip semiconductor package according to claim 13, wherein the gap compensation part has a width substantially the same as that of a portion of the electrode pattern exposed in the opening.
15. The flip-chip semiconductor package according to claim 13, wherein the gap compensation part has a thickness substantially the same as that of a portion of the electrode pattern exposed in the opening.
16. The flip-chip semiconductor package according to claim 13, wherein the gap compensation part is oriented at least 90 degrees from the electrode pattern about the solder ball.
17. The flip-chip semiconductor package according to claim 13, wherein the protrusion of the gap compensation part is extended from the electrode pattern disposed on the substrate.
18. The flip-chip semiconductor package according to claim 17, wherein the protrusion is made of the same material as the electrode pattern and formed in a manufacturing process of the electrode pattern.
19. The flip-chip semiconductor package according to claim 17, wherein a front end of the protrusion is in contact with an inner rim of the protective layer.
20. The flip-chip semiconductor package according to claim 13, wherein the protrusion of the gap compensation part is extended from the protective layer to the solder ball.
21. The flip-chip semiconductor package according to claim 20, wherein the protrusion is made of the same material and formed as the protective layer is applied.
22. The flip-chip semiconductor package according to claim 20, wherein a front end of the protrusion is extended to a vicinity of an outer surface of the solder ball.
23. The flip-chip semiconductor package according to claim 13, wherein the protrusion of the gap compensation part is provided separately on the substrate without having an end in contact with the electrode pattern nor the other end in contact with the protective layer.
24. The flip-chip semiconductor package according to claim 23, wherein the protrusion is made of the same material as the electrode pattern and formed in a manufacturing process of the electrode pattern.
25. The flip-chip semiconductor package according to claim 23, wherein the protrusion is made of the same material as the protective layer and formed as the protective layer is applied.
26. The flip-chip semiconductor package according to claim 13, wherein the protrusion of the gap compensation part protrudes downward from a lower surface of the semiconductor chip to the substrate.
This application claims the benefit of Korean Patent Application No. 2005-95027 filed on Oct. 10, 2005, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference.
The present invention relates to a void-free circuit board and a semiconductor package having the same. More particularly, a void-free circuit board capable of preventing voids with air captured therein due to non-uniform capillary action resulting from an uneven gap formed between a semiconductor chip and a substrate during a process of injecting underfill material into the gap, thereby preventing a defective product and improving product reliability, and a semiconductor package having the same.
Recent trend of compact and miniaturized electronic devices has required high-speed, high-function and high-density mounting methods in the packaging technology of semiconductors. In response to such a demand, flip-chip mounting technology in a chip-scale package has been developed.
The generally known flip-chip mounting technology involves techniques of mounting an unpackaged semiconductor chip on a circuit board to assemble into a semiconductor chip package.
FIG. 1 is a sectional view illustrating a conventional semiconductor package. As shown, electrode patterns 3 are formed as a signal line on an upper surface of a circuit board 2, and solder-resist protective layers 4 are formed in a predetermined thickness above the circuit board 2.
The protective layer 4 is not formed on an immediate vicinity of a connection terminal 3 a (see FIG. 2) of the electrode pattern 3, thereby forming an opening 6 exposing the connection terminal 3 a of the electrode pattern 3 and an upper surface of the circuit board 2 around the connection terminal 3 a. Solder balls 7 are placed on the connecting terminal 3 a of the electrode pattern 3 in a corresponding position to electrode terminals (not shown) formed on the undersurface of a semiconductor chip 1. The semiconductor chip 1 is electrically connected to the circuit board 2 via the solder balls 7.
Mounting the semiconductor chip 1 onto the circuit board 2 as described above forms a gap between the semiconductor chip 1 and the circuit board 2 due to the height of the solder balls 7 attached to the undersurface of the semiconductor chip 1. As a result, the power of supporting the semiconductor chip 1 is weakened and portions in contact with the solder balls 7 may be damaged due to stress from vibration.
Therefore, underfill material made of insulation resin is injected by a dispenser (not shown) between the semiconductor chip 1 and the circuit board 2, and cured to form an underfill part 8 supporting the semiconductor chip 1, thereby completing a flip-chip semiconductor package 10.
However, as shown in FIG. 2( a), as the underfill material is injected in an opposite or different direction from the electrode pattern 3 to form the underfill part 8, the gap between the semiconductor chip 1 and the circuit board 2 is not uniform, resulting in a void in which air fills up the opening 6, as shown in FIG. 2( b).
That is, a gap T1 between the semiconductor chip 1 and the circuit board 2 in the opening 6 is larger than a gap T2 between the protective layer 4 exposed in the opening 6 and the semiconductor chip 1, and thus, capillary action is less effective in the gap T1 during the injection of the underfill material. Consequently, the flow rate of the underfill material moving through the gap T1 is relatively slower than that through the narrower gap T2.
In this case, as shown in FIG. 2( a), the underfill material injected in a direction B between the semiconductor chip 1 and the circuit board 2 flows along a direction C traced in a dotted line, at a slower flow rate in the gap T1 than in the gap T2 to fill up the space between the opening 6 and the semiconductor chip 1. As a result, the underfill material reaching an outer surface of the solder ball 7 captures air to form the void V.
The void V formed in the underfill part 8 is inflated and exploded in a process of heating the underfill part 8 at a high temperature of at least 200 degrees Celcius during a reliability test, quality test or manufacturing process, which has been a major factor for producing a defective product, degrading product reliability.
The present invention has been made to solve the foregoing problems of the prior art and therefore an object of certain embodiments of the present invention is to provide a void-free circuit board capable of preventing formation of voids with air captured therein due to non-uniform capillary action during a process of injecting underfill material between a semiconductor chip and a substrate.
Another object of certain embodiments of the invention is to provide a semiconductor package which prevents formation of voids with air captured therein due to non-uniform capillary action during a process of injecting underfill material between a semiconductor chip and a substrate, thereby preventing a defective product and improving product reliability.
According to an aspect of the invention for realizing the object, there is provided a void-free circuit board including: a protective layer covering and protecting an electrode pattern formed on an upper surface of a substrate, wherein the protective layer is applied around a solder ball provided on the electrode pattern except on an immediate vicinity of the solder ball to form an opening, and at least one gap compensation part comprising a protrusion that comes in contact with an underfill material injected toward the opening before the electrode pattern, the protrusion having a thickness substantially the same as that of a portion of the electrode pattern exposed in the opening.
Preferably, the gap compensation part has a width substantially the same as that of a portion of the electrode pattern exposed in the opening.
Preferably, the gap compensation part is oriented at least 90 degrees from the electrode pattern about the solder ball.
Preferably, the protrusion of the gap compensation part is extended from the electrode pattern.
Preferably, the protrusion of the gap compensation part is made of the same material as the electrode pattern and formed in a manufacturing process of the electrode pattern.
Preferably, a front end of the protrusion of the gap compensation part is in contact with an inner rim of the protective layer.
Preferably, the protrusion of the gap compensation part is extended from the protective layer to the solder ball.
Preferably, the protrusion of the gap compensation part is made of the same material as the protective layer and formed as the protective layer is applied.
Preferably, a front end of the protrusion of the gap compensation part is extended to a vicinity of an outer surface of the solder ball.
Preferably, the protrusion of the gap compensation part is provided separately without having an end in contact with the electrode pattern nor the other end in contact with the protective layer.
According to another aspect of the invention for realizing the object, there is provided a flip-chip semiconductor package including: at least one semiconductor chip; a substrate having the semiconductor chip mounted thereon via a solder ball, an electrode pattern formed thereon, and a protective layer applied around the solder ball provided on the electrode pattern except on an immediate vicinity of the solder ball to form an opening; an underfill part formed by underfill material injected through a gap formed between the semiconductor chip and the substrate; and at least one gap compensation part comprising a protrusion that comes in contact with the underfill material injected toward the opening before the electrode pattern, the protrusion having a thickness substantially the same as that of a portion of the electrode pattern exposed in the opening.
Preferably, the gap compensation part has a thickness substantially the same as that of a portion of the electrode pattern exposed in the opening.
Preferably, the protrusion of the gap compensation part is extended from the electrode pattern disposed on the substrate.
Preferably, the protrusion of the gap compensation part is made of the same material and formed as the protective layer is applied.
Preferably, the protrusion of the gap compensation part is provided separately on the substrate without having an end in contact with the electrode pattern nor the other end in contact with the protective layer.
Preferably, the protrusion of the gap compensation part protrudes downward from a lower surface of the semiconductor chip to the substrate.
FIG. 1 is a partial sectional view illustrating a conventional flip-chip semiconductor package;
FIG. 2( a) is a partial plan view illustrating a major part of the conventional semiconductor package shown in FIG. 1;
FIG. 2( b) is a partial sectional view taken along line Y-Y′ of FIG. 2( a);
FIG. 3 is a partial sectional view illustrating a flip-chip semiconductor package according to a first embodiment of the present invention;
FIG. 4 illustrates the flip-chip semiconductor package according to the first embodiment of the present invention, in which (a) is a plan view of a major part and (b) is a partial sectional view taken along line Y1-Y1 of FIG. 4( a)′;
FIG. 5 illustrates a flip-chip semiconductor package according to a second embodiment of the present invention, in which (a) is a plan view of a major part and (b) is a partial sectional view taken along line Y2-Y2′ of FIG. 5( a);
FIG. 6 illustrates a flip-chip semiconductor package according to a third embodiment of the present invention, in which (a) is a plan view of a major part and (b) is a sectional view taken along line Y3-Y3′ of FIG. 6( a); and
FIG. 7 is a partial sectional view illustrating a semiconductor chip package according to a fourth embodiment of the present invention.
FIG. 3 is a sectional view illustrating a flip-chip semiconductor package according to a first embodiment of the present invention, FIG. 4( a) is a partial plan view illustrating a major part thereof, and FIG. 4( b) is a partial sectional view illustrating the major part thereof.
As shown in FIGS. 3, 4(a) and 4(b), the flip-chip semiconductor package 100 includes a semiconductor chip 110, a substrate 120, an underfill part 130 and a gap compensation part 140.
The semiconductor chip 110 is composed of at least one active chip component flip-chip bonded via solder balls 125 onto an upper surface of the substrate 120.
The substrate 120 has electrode patterns 122 printed or laminated with conductive material such as Cu or Ni according to a pattern designed in advance on an upper surface thereof.
The electrode pattern 122 has a connection terminal 122 a at an end thereof, corresponding to an electrode terminal (not shown) formed on an undersurface of the semiconductor chip 110.
A solder-resist protective layer 124 is applied in a predetermined thickness on the electrode pattern 122 formed on an upper surface of the substrate 120 in order to protect the electrode pattern 122 and the substrate 120 during plating or soldering.
The protective layer 124 is not applied in the vicinity of the connection terminal 122 of the electrode pattern 122 to form an opening 126 to thereby expose the connection terminal 122 a and a portion of an upper surface of the substrate 120 around the same.
Herein, it is preferable that the solder-resist protective layer 124 is made of insulation material like epoxy to function as a mask or an insulation layer during plating or soldering.
The opening 126 is illustrated as an annular form surrounding the solder ball 128 in the drawing, which however does not limit the present invention, and can be variously modified according to designing conditions of the substrate 120.
In addition, there may be passive elements (not shown) such as a capacitor, inductor and resistor mounted near the semiconductor chip 110 on the substrate 120.
In order to prevent weakening of the power of supporting the semiconductor chip 110 due to the gap between the substrate 120 and the semiconductor chip 110 and strengthen the portions in contact with the solder balls 128, liquid underfill material made of insulation resin is injected through the gap using a dispenser (not shown) to fill the gap by capillary action. The underfill material is cured to form an underfill part 130 to support the semiconductor chip 110.
In the meantime, at least one gap compensation part 140 is provided in the opening 126 that exposes a portion of an upper surface of the substrate 120 and a portion of the electrode pattern 122 in order to prevent formation of voids due to non-uniform capillary action resulting from the uneven gap between the semiconductor chip 110 and the substrate 120 at the opening 126 during the injection of the underfill material.
Such a gap compensation part 140 is provided to substantially equalize a gap T2 between the semiconductor chip 110 and the electrode pattern 122, with a gap T3 between the semiconductor chip 110 and a part of the opening 126 that comes in contact with the underfill material before the electrode pattern 122, as the underfill material is injected between the semiconductor chip 110 and the substrate 120.
In order for the above, the portion of the gap compensation part 140 in the opening 126 has a thickness the same as a portion of the electrode pattern 122 exposed in the opening 126.
With the above configuration, the gap between the semiconductor chip 110 and the substrate 120 becomes substantially uniform with respect to an injection direction B of the underfill material. Thus, the capillary action of the underfill material injected therethrough takes place uniformly both at the gap compensation part 140 and at the protective layer 124, thereby allowing a uniform flow rate of the underfill material.
It is preferable that the gap compensation part 140 is oriented at least 90 degrees from the electrode pattern 122 about the solder ball 128.
As shown in FIGS. 4( a) and (b), the gap compensation part 140 can have a protrusion 141 continuously extended from the electrode pattern 122 on the substrate 120.
Herein, the protrusion 141 is made of the same material as the electrode pattern 122 and is formed simultaneously in the manufacturing process of the electrode pattern 122.
The protrusion 141 may be extended linearly from the electrode pattern 122 in a direction that corresponds to the injection direction of the underfill material, which however does not limit the present invention. Alternatively, the protrusion 141 may be extended from the electrode pattern 122, biased with respect to the injection direction of the underfill material.
In addition, it is preferable that a front end of the protrusion 141 comes in contact with an inner rim of the protective layer 124 that forms a boundary with the opening 126 in order to facilitate the flow of the underfill material via the protrusion 141 to the solder ball 128.
FIG. 5( a) is a partial plan view of a major part of a flip-chip semiconductor package according to a second embodiment of the present invention, and FIG. 5( b) is a partial sectional view thereof.
As shown in FIGS. 5( a) and (b), the gap compensation part 140 in the opening 126 can have a protrusion 142 extended in a predetermined length on the substrate 120 from the inner rim of the protective layer 124 that forms a boundary with the opening 126, to the solder ball 126.
The protrusion 142 is made of the same material as the protective layer 124 and can be integrally formed as the protective layer 124 is applied. It is preferable that a front end of the protrusion 142 is extended to the vicinity of an outer surface of the solder ball 128 to facilitate the flow of the underfill material via the protrusion 142 to the solder ball 128.
FIG. 6( a) is a partial plan view illustrating a major part of a flip-chip semiconductor package according to a third embodiment of the present invention, and FIG. 6( b) is a partial sectional view thereof.
As shown in FIGS. 6( a) and (b), the gap compensation part 140 in the opening 126 may have a protrusion 143 separately provided on the substrate 120 without having an end in contact with the electrode pattern 122 nor the other end in contact with the protective layer 124.
Herein, the protrusion 143 may be made of the same material as the electrode pattern 122 during the process of forming the electrode pattern 122, or alternatively, can be made of the same material as the protective layer 124 during the process of forming the protective layer 124.
In addition, an encapsulant (not shown) of resin such as epoxy can be formed over the semiconductor chip 110 and the substrate 120 to protect them from the outside environment.
FIG. 7 is a partial sectional view illustrating a major part of a flip-chip semiconductor package according to a fourth embodiment of the present invention.
As shown in FIG. 7, the gap compensation part 140 in the opening 126 may have a protrusion 144 protruding downward from an undersurface of the semiconductor chip 110 to the substrate 120, without having an end in contact with the electrode pattern 122 nor the other end in contact with the protective layer 124.
At this point, it is preferable that the protrusion 144 protrudes downward in such a dimension that the gap T3 between the electrode pattern 122 and the substrate 120 is substantially equalized with the gap T2 between the protective layer 124 and the substrate 120.
In the semiconductor package 100 with the above configuration, the solder-resist protective layer 124 is applied in a predetermined thickness on the substrate 120 to protect the electrode pattern pattern-printed on an upper surface of the substrate 120 as well as the substrate 120 during plating or soldering. The vicinity of the connection terminal of the electrode pattern 122 with the solder ball 128 to be placed thereon is exposed through the opening 126 where the protective layer 124 is not applied.
Thus, the solder ball 128 is placed on the connection terminal 122 a of the electrode pattern 122, and the semiconductor chip 110 is electrically connected to the substrate 120 via the solder balls 128.
Then, the liquid underfill material is injected by a dispenser between the semiconductor chip 110 and the substrate 120 and cured to form the underfill part 130 in order to strengthen the power of supporting the semiconductor chip 110 and the portions in contact with the solder balls 128.
As shown in FIGS. 4( a) and (b), the gap compensation part 140 has a protrusion 141 which is extended from the electrode pattern 122 to come in contact first with the underfill material with respect to the injection direction B of the underfill material, during a process of injecting the underfill material between the semiconductor chip 110 and the substrate 120. Thus, the gap T3 between the protrusion 141 and the semiconductor chip 110 becomes substantially the same as the gap T2 between the electrode pattern 122 and the semiconductor chip 110.
Herein, the gap compensation part 140 may have a protrusion 141 extended from the electrode pattern 122, which however does not limit the present invention. Alternatively, as shown in FIGS. 5 (a) and (b), the gap compensation part 140 may have a protrusion 142 extended from the protective layer 124, or as shown in FIGS. 6( a) and (b), may have a protrusion 143 having an end separated from the electrode pattern 122 and the other end separated from the protective layer 124. Further, as shown in FIG. 7, it may have a protrusion 144 protruding downward from an undersurface of the semiconductor chip 110.
With the above configurations, the flow rate of the underfill material spreading via the gap compensation part 140 to the solder ball 128 becomes substantially the same as that spreading via the protective layer 124 to the vicinity of the opening 126.
Therefore, the underfill material reaches an outer surface of the solder ball 7 to fill up the opening 126 without forming the void V by capturing air, facilitating the process of injecting the underfill material to fill up the space between the semiconductor chip 110 and the substrate 120.
According to the present invention set forth above, the gap compensation part is provided in the opening to equalize the gap between the semiconductor chip and the portion of the opening that comes in contact first with the underfill material, with the gap between the semiconductor chip and the protective layer. Thus, the injected underfill material flows via the gap compensation part to the solder ball at the same flow rate as via the protective layer to the vicinity of the opening, thereby filling up the opening without forming voids with air captured therein. Consequently, defective products are prevented, improving product reliability.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS5647123 *Oct 16, 1995Jul 15, 1997Motorola, Inc.Method for improving distribution of underfill between a flip chip die and a circuit boardUS6048656 *May 11, 1999Apr 11, 2000Micron Technology, Inc.Void-free underfill of surface mounted chipsUS6458681 *Aug 14, 2000Oct 1, 2002Tessera, Inc.Method for providing void free layer for semiconductor assembliesUS20020060368 *Aug 29, 2001May 23, 2002Tongbi JiangUnderfile processJP2000216195A Title not available* Cited by examinerNon-Patent CitationsReference1Chinese Intellectual Property Office, Office Action mailed Jan. 18, 2008 and English Translation.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8169083 *Dec 22, 2009May 1, 2012Shinko Electric Industries Co., Ltd.Semiconductor deviceUS9390945 *May 8, 2012Jul 12, 2016STATS ChipPAC Pte. Ltd.Semiconductor device and method of depositing underfill material with uniform flow rateUS20100155965 *Dec 22, 2009Jun 24, 2010Shinko Electric Industries Co., Ltd.Semiconductor deviceUS20130299995 *May 8, 2012Nov 14, 2013Stats Chippac, Ltd.Semiconductor Device and Method of Depositing Underfill Material With Uniform Flow Rate* Cited by examinerClassifications U.S. Classification257/778, 257/E21.511, 257/E21.503, 257/787, 257/E23.07International ClassificationH01L29/40Cooperative ClassificationY02P70/611, H01L2224/16225, H01L2924/01078, H05K2201/09781, H01L2924/01082, H05K1/111, H01L24/28, H01L21/563, H01L2924/01023, H05K3/3452, H01L2924/19042, H01L2224/73204, H01L2924/01033, H01L2924/19043, H01L2924/3025, H01L24/81, H01L2224/83102, H05K2201/10674, H05K2201/0989, H01L2924/01006, H01L2924/01029, H05K2201/10977, H01L2924/19041, H01L2224/73203, H01L2224/92125, H01L2924/01005, H01L2224/81801, H01L23/49838European ClassificationH01L24/28, H05K1/11C, H01L23/498G, H05K3/34E, H01L21/56FLegal EventsDateCodeEventDescriptionJul 14, 2006ASAssignmentOwner name: SAMSUNG ELECTRO-MECHANICS CO., LTD., KOREA, REPUBLFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHOI, BONG RAK;REEL/FRAME:017938/0052Effective date: 20060613Feb 27, 2012REMIMaintenance fee reminder mailedJul 15, 2012LAPSLapse for failure to pay maintenance feesSep 4, 2012FPExpired due to failure to pay maintenance feeEffective date: 20120715RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services