Patent Publication Number: US-3969674-A

Title: Method and apparatus for incoherent adaptive mean-square equalization of differentially phase-modulated data signals

Description:
BACKGROUND OF INVENTION 
     This invention relates to adaptive equalizers, and more particularly to method annd apparatus providing incoherent adaptive equalization in accordance with a novel mean-square error algorithm to correct for distorting effects of a transmission channel of limited bandwidth on differentially phase-modulated data signals. 
     Distortion that is caused by a transmission channel is essentially any difference between an original wave shape and the wave shape after the wave has traversed the transmission channel. An equalizer is a circuit that reduces or compensates for distortions that are introduced onto a signal that is passed in a communication channel of limited bandwidth. Equalization is accomplished by introducing networks which add compensating attenuation and/or time delay at various frequencies in the transmission band of the communication channel such that the resultant composite characteristic of the signal components passed thereby is substantially constant in amplitude and linear in phase over the channel bandwidth. 
     Four-phase differential-phase modulation techniques are particularly effective and reliable for transmitting data at 2400 bits per second over voice-band channels, although eight-phase differential phase modulation techniques may be preferable in certain instances. At this moderate data rate, a fixed equalizer generally provides adequate compensation for distortion that is introduced in data signals by a typical voice channel. Four-phase differential-phase modulation techniques in which successive signals are encoded in dibit pairs so that a signal can be transmitted at only half its generating rate are described in U.S. Pat. No. 3,128,342, Apr. 7, 1964, Phase Modulation Transmitter by Paul A. Baker; Pat. No. 3,128,343, Apr. 7, 1964, Data Communication System by Paul A. Baker; and the book entitled Data Transmission by W. R. Bennet and J. R. Davey, McGraw Hill Book Company, copyright 1965, chapter 10. A four-phase differential-phase modulation data transmission system employing such a technique is described in relation to a coherent adaptive transversal equalizer in U.S. Pat. No. 3,755,738, Aug. 28, 1973, Passband Equalizer for Phase-Modulated Data Signals by R. D. Gitlin, et al. Data systems for operation at higher data rates, such as 4800 bits per second, generally employ eight-phase differential-phase modulation techniques and require adaptive equalizers to provide adequate equalization. Another prior-art adaptive transversal equalizer is described in relation to eight-phase differential-phase modulation signals in U.S. Pat. No. 3,727,136, Apr. 10, 1973, Automatic Equalizer for Phase Modulation Data Transmission Systems by Schroeder et al. 
     U.S. Pat. No. 3,727,136 discloses an incoherent adaptive equalizer that operates according to a zero-forcing algorithm. In &#39;136, a differentially coherent phase-modulated data signal is equalized in a tapped delay line transversal equalizer in which error signals are derived from the departure of phase-angle changes between both adjacent and nonadjacent samples from predetermined discrete values in accordance with a zero-forcing algorithm. The delayed tap signals in the equalizer are selectively attenuated by separate sets of in-phase and quadrature-phase weighting attenuators whose outputs are combined in quadrature to form the equalized signal. In order to obtain phase angle differences between nonadjacent signal samples, it is necessary to provide storage for a plurality of consecutively measured phase changes so that leading and lagging distortions associated with the various signal samples can be compensated. In effect, an independent error signal must be provided for each tap of the equalizer. 
     U.S. Pat. No. 3,755,738 discloses a coherent adaptive equalizer which operates according to a mean-square error algorithm. In &#39;738 a four-phase differentially coherent phase-modulated data signal is equalized in a tapped delay line transversal equalizer in which a common error control signal for adjusting both in-phase and quadrature-phase attenuators is derived from the mean-square error difference between the quadrature-phase equalized signal and a predetermined threshold level that is based on an assumed absolute phase-reference angle at the equalizer output. This equalizer employs an absolute phase-reference angle and is therefore particularly susceptible to error in response to phase jitter. Since the reference remains fixed, any phase jitter results in error. Also, an absolute reference is difficult to obtain since it must be learned. Frequency offset must be learned, so response to instantaneous offset is a source for error. 
     An object of this invention is the provision of an improved adaptive equalizer. 
     SUMMARY OF INVENTION 
     In accordance with a preferred embodiment of this invention, equalization of digital representations of in-phase and quadrature-phase components A k   +n  and B k   +n , respectively, of current (k th ) samples of a received data signal is accomplished in a central processing unit or digital computer including a pair of tapped delay lines in memory. Equalization is performed according to the novel mean-square error algorithm that is defined by equations (1) - (4), where the terms thereof are generally defined in the Glossary. In particular, the subscript k designates a sampled signal and the subscript n, having values of + x to - x, designates a particular signal sample x such that A k   +x  represents the in-phase component of a current (k th ) signal sample at the first input tap line of a delay line. The processor produces current equalized in-phase and quadrature-phase components A&#39; k  and B&#39; k  of a current (k th ) signal sample which are defined by associated equations (5) and (6), using values of tap gains c -   n  and d -   n  that are computed in a prior symbol interval. Updated in-phase and quadrature-phase tap gains c- n  and d- n  produced during a current (k  th ) signal sample are the values thereof for the prior (k- th ) sample plus the new incremental tap gains Δc -   n  and Δd -   n  that are defined by equations (1) and (2) B2 in-phase and quadrature-phase error signals AE&#39; k  and BE&#39; k  that are produced by the processor during the current (k th ) signal samples are defined by equations (3) and (4), where the terms A&#39; k  and B&#39; k  are the current (k th ) values of the equalized signal; the terms A&#39; k-1  and B&#39; k-1  representing equalized in-phase and equalized quadrature-phase components of the prior (k-1 th ) signal sample; and the angle Δθ being the quantized value of the difference Δφ&#39; k  = φ&#39; k  - φ&#39; k-1  between the phases of received data signal samples produced during the current (k th ) and prior (k-1 th ) symbol intervals. During equalization of signals at baseband frequencies, Δθ must be adjusted to include the carrier term ω c  T. Thus, the new error signal AE&#39; k  is a measure of the difference between the equalized component A&#39; k  of a current (k th ) in-phase signal sample and the in-phase component of the k-1 th  equalized signal sample vector (A&#39; k-1 , B&#39; k-1 ) after this vector is rotated by the quantized phase angle Δθ. Similarly, the new error signal BE&#39; k  is the difference between the equalized component B&#39; k  of a current (k th ) signal sample and the quadrature phase component of the k-1 th  equalized signal sample vector (A&#39; k-1 , B&#39; k-1 ) after the latter is rotated by the quantized phase angle Δθ. In this manner, the equalized signal samples are independent of any fixed phase reference. Baseband and passband versions, as well as analog and digital implementations, of this invention are also disclosed. 
    
    
     DESCRIPTION OF DRAWINGS 
     This invention will be more fully understood from the following detailed description, together with the drawings wherein: 
     FIG. 1 is a schematic block diagram of a differentially encoded phase modulation data transmission system; 
     FIG. 2 is a phase vector representation of signal encoding employed in 4-phase and 8-phase differentially encoded phase modulation data transmission systems; 
     FIGS. 3A, 3B, and 3C are graphic representations of ranges of phase angle designated by the first and second MSB&#39;s and the LSB in the 3-bit digital words in FIG. 2; 
     FIG. 4 is a schematic block diagram of the receiver section of a data modem for producing digital sampled signal component words; 
     FIG. 5 is a schematic diagram of the receiver portion of a data modem for producing analog baseband sampled component signals; 
     FIG. 6 is a schematic block diagram of the receiver portion of a data modem for producing digital passband sampled signal component words; 
     FIG. 7 is a schematic block diagram of the receiver portion of a data modem for producing analog passband sampled component signals; 
     FIG. 8 is a schematic block diagram of the processor in FIG. 4; 
     FIG. 9 is a schematic block diagram of the equalizer in FIG. 8; 
     FIG. 10 is a schematic block diagram of the tap gain control circuit in FIG. 9; 
     FIG. 11 is a generalized schematic block diagram of the equalizer in FIG. 9; 
     FIG. 12 is a graphic representation of rotation of a vector p 1  by an angle β; 
     FIG. 13 is a graphic representation of the expressions for AE&#39; k  and BE&#39; k  in equations (3) and (4); 
     FIG. 14 is a schematic representation of the index counter and various locations in RAM and ROM memories of a digital computer; 
     FIGS. 15A and 15B is a flow chart representing one embodiment of the equalizer program of the present invention in its broad sense; 
     FIGS. 16A, 16B, 17A, 17B, 18, and 19 taken together are detailed flow charts of associated portions of the program in FIGS. 15A and 15B; 
     FIG. 20 is a graphic representation of the operation of the program in FIGS. 17A and 17B and of what is stated in Table II, columns 1 - 4; 
     FIG. 21 is a graphic representation of angles defined by in-phase and quadrature-phase signal components; 
     FIG. 22 shows Table I which is a summary of information related to phase angles in FIG. 2 and which is useful in explaining the operation of this invention; and 
     FIG. 23 shows Table II which summarizes the operation of the program in FIGS. 17A and 17B. 
    
    
     Similar elements in the various figures and embodiments of this invention are identified by the same or primed reference numbers, or the same reference numeral associated with different letters. 
     
         __________________________________________________________________________
GLOSSARY                                                                  
t       : is time                                                         
T       : is the sample or symbol interval                                
n       : is a subscript having values + x to - x for designating         
          a signal sample at a delay line tap line x such that            
          A.sub.k.sub.+x                                                  
          represents the in-phase component of a current (k.sup.th)       
          signal sample at the first or input tap line of a tapped        
          delay line.                                                     
k       : is a subscript designating a sampled signal.                    
K       : is a constant.                                                  
ω.sub.c                                                             
        : is the carrier radian frequency of a data signal.               
A, B    : represent in-phase and quadrature-phase components              
          of a data signal.                                               
A(t), B(t)                                                                
        : are time-varying in-phase and quadrature-phase                  
          components of a data signal.                                    
A.sub.k, B.sub.k                                                          
        : are in-phase and quadrature-phase components of the             
          current (k.sup.th) sample of a received data signal.            
A.sub.k.sub.-1, B.sub.k.sub.-1                                            
        : are in-phase and quadrature-phase components of the             
          prior (k-1.sup.th) sample of a received data signal.            
A&#39;.sub.k, B&#39;.sub.k                                                        
        : are equalized in-phase and quadrature-phase components          
          of the current (k.sup.th) sample of the received data signal.   
A&#39;.sub.k.sub.-1, B&#39;.sub.k.sub.-1                                          
        : are equalized in-phase and quadrature-phase components          
          of the prior (k-1.sup.th) sample of the received data signal.   
A.sub.k.sub.+n, B.sub.k.sub.+n                                            
        : are in-phase and quadrature-phase components of a signal        
          sample occurring at the n.sup.th tap line of associated tapped  
          delay lines.                                                    
A.sub.n, B.sub.n                                                          
        : are the same as A.sub.k.sub.+n, B.sub.k.sub.+n with the         
          subscript k omitted                                             
          in the program flow chart.                                      
c.sub.-.sub.n, d.sub.-.sub.n                                              
        : are the in-phase and quadrature-phase tap gains at the          
          tap lines -n of associated tapped delay lines.                  
Δc.sub.-.sub.n, Δd.sub.-.sub.n                                
        : are the incremental in-phase and quadrature-phase               
          tap gains at the tap lines -n of associated tapped delay        
          lines.                                                          
AE&#39;.sub.k, BE&#39;.sub.k                                                      
        : are the in-phase and quadrature-phase error signals,            
          where AE&#39;.sub.k for example is a comparison of the equalized    
          in-phase component A&#39;.sub.k of a current (k.sup.th) signal      
          sample                                                          
          with a reference which is the in-phase component of the         
          k-1.sup.th equalized signal sample vector (A&#39;.sub.k.sub.- 1,    
          B&#39;.sub.k.sub.- 1) after                                         
          the latter is rotated by a phase angle ΔΘ.          
φ&#39;.sub.k                                                              
        : is the phase angle of a current (k.sup.th) equalized signal     
          sample.                                                         
φ&#39;.sub.k.sub.-1                                                       
        : is the phase angle of a prior (k-1.sup.th) equalized signal     
          sample.                                                         
Δφ&#39;.sub.k                                                       
        : is equal to φ&#39;.sub.k - φ&#39;.sub.k.sub.-1 and is the       
          actual difference between the                                   
          phase angles of the k.sup.th and k-1.sup.th equalized signal    
          samples.                                                        
ΔΘ                                                            
        : is the quantized value of Δφ&#39;.sub.k.                  
ISB     : most significant bit.                                           
LSB     : least significant bit.                                          
RAM     : random access memory.                                           
ROM     : read-only memory.                                               
ACC     : accumulator.                                                    
Act     : designates the memory location A.sub.n that is defined by       
          the A.sub.n address word whose 3 LSB&#39;s correspond to the        
          contents of the index register.                                 
Bct     : similar to Act for memory location and address word B.sub.n.    
Cct     : similar to Act for memory location and address word C.sub.n.    
Dct     : similar to Act for memory location and address word D.sub.n.    
TADD    : two&#39;s complement addition.                                      
TSUB    : two&#39;s complement subtraction.                                   
MPY     : multiply.                                                       
__________________________________________________________________________
 
    
     
         __________________________________________________________________________
GLOSSARY                                                                  
t       : is time                                                         
T       : is the sample or symbol interval                                
n       : is a subscript having values + x to - x for designating         
          a signal sample at a delay line tap line x such that            
          A.sub.k.sub.+x                                                  
          represents the in-phase component of a current (k.sup.th)       
          signal sample at the first or input tap line of a tapped        
          delay line.                                                     
k       : is a subscript designating a sampled signal.                    
K       : is a constant.                                                  
ω.sub.c                                                             
        : is the carrier radian frequency of a data signal.               
A, B    : represent in-phase and quadrature-phase components              
          of a data signal.                                               
A(t), B(t)                                                                
        : are time-varying in-phase and quadrature-phase                  
          components of a data signal.                                    
A.sub.k, B.sub.k                                                          
        : are in-phase and quadrature-phase components of the             
          current (k.sup.th) sample of a received data signal.            
A.sub.k.sub.-1, B.sub.k.sub.-1                                            
        : are in-phase and quadrature-phase components of the             
          prior (k-1.sup.th) sample of a received data signal.            
A&#39;.sub.k, B&#39;.sub.k                                                        
        : are equalized in-phase and quadrature-phase components          
          of the current (k.sup.th) sample of the received data signal.   
A&#39;.sub.k.sub.-1, B&#39;.sub.k.sub.-1                                          
        : are equalized in-phase and quadrature-phase components          
          of the prior (k-1.sup.th) sample of the received data signal.   
A.sub.k.sub.+n, B.sub.k.sub.+n                                            
        : are in-phase and quadrature-phase components of a signal        
          sample occurring at the n.sup.th tap line of associated tapped  
          delay lines.                                                    
A.sub.n, B.sub.n                                                          
        : are the same as A.sub.k.sub.+n, B.sub.k.sub.+n with the         
          subscript k omitted                                             
          in the program flow chart.                                      
c.sub.-.sub.n, d.sub.-.sub.n                                              
        : are the in-phase and quadrature-phase tap gains at the          
          tap lines -n of associated tapped delay lines.                  
Δc.sub.-.sub.n, Δd.sub.-.sub.n                                
        : are the incremental in-phase and quadrature-phase               
          tap gains at the tap lines -n of associated tapped delay        
          lines.                                                          
AE&#39;.sub.k, BE&#39;.sub.k                                                      
        : are the in-phase and quadrature-phase error signals,            
          where AE&#39;.sub.k for example is a comparison of the equalized    
          in-phase component A&#39;.sub.k of a current (k.sup.th) signal      
          sample                                                          
          with a reference which is the in-phase component of the         
          k-1.sup.th equalized signal sample vector (A&#39;.sub.k.sub.- 1,    
          B&#39;.sub.k.sub.- 1) after                                         
          the latter is rotated by a phase angle ΔΘ.          
φ&#39;.sub.k                                                              
        : is the phase angle of a current (k.sup.th) equalized signal     
          sample.                                                         
φ&#39;.sub.k.sub.-1                                                       
        : is the phase angle of a prior (k-1.sup.th) equalized signal     
          sample.                                                         
Δφ&#39;.sub.k                                                       
        : is equal to φ&#39;.sub.k - φ&#39;.sub.k.sub.-1 and is the       
          actual difference between the                                   
          phase angles of the k.sup.th and k-1.sup.th equalized signal    
          samples.                                                        
ΔΘ                                                            
        : is the quantized value of Δφ&#39;.sub.k.                  
ISB     : most significant bit.                                           
LSB     : least significant bit.                                          
RAM     : random access memory.                                           
ROM     : read-only memory.                                               
ACC     : accumulator.                                                    
Act     : designates the memory location A.sub.n that is defined by       
          the A.sub.n address word whose 3 LSB&#39;s correspond to the        
          contents of the index register.                                 
Bct     : similar to Act for memory location and address word B.sub.n.    
Cct     : similar to Act for memory location and address word C.sub.n.    
Dct     : similar to Act for memory location and address word D.sub.n.    
TADD    : two&#39;s complement addition.                                      
TSUB    : two&#39;s complement subtraction.                                   
MPY     : multiply.                                                       
__________________________________________________________________________
 
    
     DESCRIPTION OF PREFERRED EMBODIMENTS 
     The data system illustrated in FIG. 1 generally comprises a pair of eight-phase differentially encoded phase modulation data sets or modems 3 and 7 which are interconnected by a transmission channel 5. Each data set receives on line 1 raw input data that is to be encoded and transmitted, transmits encoded data on line 4, receives encoded data on line 4, and outputs decoded data on line 1. The transmission channel 5 is normally a band-limited transmission channel such as a voice-band telephone circuit. 
     Differential encoding and phase modulation are described in detail in the aforementioned references and will be only briefly discussed here. In a four-phase differential-phase modulation system, serial data bits for transmission are paired into dibits (two adjacent bits of input data) that are encoded according to a scheme such as that illustrated in FIG. 2 by solid lines, with associated dibit words in parentheses. The dibits 00 and 11 are encoded as + and - 45°, whereas the dibits 01 and 10 are encoded as + and - 135°. These dibit words are applied to logic circuitry which causes discrete changes in the phase of a carrier wave to be generated in odd multiples of 45 electrical degrees. The existing carrier phase is taken as a reference phase in each case. The difference between the phase of the carrier wave during the current and prior symbol intervals corresponds to the current dibit. 
     Eight-phase modulation is similar to four-phase modulation. In an eight-phase differential-phase modulation system, serial data bits for transmission are arranged in successive groups of three different serial bits. Each group of three distinct bits is taken at an instant of time as a tribit and is encoded according to a scheme as that illustrated in FIG. 2 by broken lines (not the phantom lines at 0° and 90°), with associated tribit words being the associated 3-bit words. In the coding scheme in FIG. 2, the tribits 000 and 111 are encoded as + and -22.5°; tribits 001 and 110 as + and -67.5°; the tribits 010 and 101 as + and -112.5°; and, tribits 011 and 100 as 30  and -157.5°. The tribit words are applied to logic circuitry which causes discrete changes in the phase of the carrier wave. The carrier is generated in odd multiples of 22.5°. The existing phase is again taken as a reference phase. A phase change occurs here in each symbol interval since the tribit 000 is encoded as + 22.5° rather than 0°, although such a condition is not a necessity. Although the absolute phase of the carrier wave during any symbol or tribit interval may be an odd or an even multiple of 22.5°, the phase difference between the phases of the carrier waves in a current tribit symbol interval and the prior tribit symbol interval is required to be an odd multiple of 22.5° since this phase difference corresponds to the current tribit. The 3-bit digital words in FIG. 2 define phase angles which occur at 22.5° intervals and which are useful in quantizing phase angles of any value into phase angles in this example that are the closest odd multiples of 22.5° as will be described more fully hereinafter. The circles in FIGS. 3A - 3C are graphic representations of the decreasing ranges of phase angles that are defined by the first, second, and third MSB&#39;s, respectively, of these 3-bit digital words. By way of example, if the first MSB of a 3-bit word defining a phase angle is a  0 or 1, the phase angle is between 0° and 180° or between 180° and 360°, as is shown in FIG. 3A. The first and second MSB&#39;s together designate the quadrant containing the phase angle. Finally, all three bits together designate the octant containing the phase angle. 
     In an eight-phase differential-phase modulation system and equalizer that was built and tested, the carrier frequency was 1800 Hz and the symbol or tribit rate was 1600 samples per second. Since there are three bits of data for each symbol, this system had a data speed of 4800 bits per second. Each symbol interval included 9/8 cycles of carrier signal, prior to phase modulation. 
     FIG. 4 is a block diagram of a typical receiver portion of a data modem where the receiver produces digital baseband samples on lines 10 and 12 of received data signals which are preferably processed on a digital basis. A similar receiver producing baseband samples of received data signals for processing on an analog basis is illustrated in FIG. 5. The receivers in FIGS. 4 and 5 are identical except for the processors and the former includes a pair of analog-to-digital (A/D) converters 9 and 11. The passband receivers illustrated in FIGS. 6 and 7 are similar to the baseband receivers in FIGS. 4 and 5, respectively. The receivers in FIGS. 4 - 7 are similar and conventional in the prior art, except for the processors, and these parts thereof will therefore be only briefly described here. 
     The receiver in FIG. 4 comprises a phase shifter 15 which shifts the phase of the received data signal S o  (t) on line 14 by 90° over the band of interest; a demodulation circuit 17, lowpass filter circuit 19, sample-and-hold circuit 21, and the A/D converter 11, which are connected in series between the output line 16 of the phase shifter and the input line 12 to processor 23; and a demodulator circuit 24, lowpass filter 26, sample-and-hold circuit 28, and the A/D converter 9, which are connected in series between the input line 14 and the input line 10 to processor 23. The received data signal S o  (t) on line 14 is normally distorted by transmission over the band-limited voiceband telephone channel 5 in FIG. 1. This received data signal on line 14 has a constant carrier frequency ω c  whose phase changes between synchronous data or symbol intervals by odd multiples of 22.5°. A local carrier source 30 produces signals on lines 31 and 32 having the same carrier frequency ω c  as does the received signal. The demodulators 17 and 24 combine the in-phase and delayed data signals on lines 16 and 14 with the local carrier signals on lines 31 and 32 for producing DC-baseband and product frequency signal components on lines 18 and 25. Only the DC-baseband signal components are passed by the lowpass filters 19 and 26 to produce time-varying in-phase and quadrature-phase baseband component signals A(t) and B(t), respectively, of the received data signal. Timing information is derived from these baseband component signals A(t) and B(t) by a timing recovery circuit 33 which may comprise a high Q bandpass filter tuned to the symbol rate to obtain the correct clock phase. The derived timing signal is applied on line 34 to sample-and-hold circuits 21 and 28 and to the A/D converters 9 and 11 and on line 35 to processor 23 for controlling the operation thereof in a manner that is well known in the art. The time-varying signal components A(t) and B(t) are sampled by circuits 21 and 28 at the center of each symbol interval to produce the analog samples signal components A k  and B k  on lines 22 and 29, respectively, which are maintained constant for the subsequent time interval T that is equal to the symbol interval. Converters 9 and 11 produce digital representations of the signal components A k  and B k  on lines 10 and 12. Since the data signal vectors transmitted over the transmission channel 5 may be altered in amplitude and/or phase such that the pulse shapes thereof are distorted, processor 23 equalizes the in-phase aand quadrature-phase sampled signal component words A k  and B k  prior to decoding them for reproducing the original data on the output line 37. 
     Referring now to FIG. 8, a digital processor 23 generally comprises the series combination of an equalizer circuit 40, phase detector circuit 41, comparison circuit 42, and decoder circuit 43. The equalizer 40 is responsive to the current (k th ) in-phase and quadrature-phase signal samples A k  and B k  on lines 10 and 12 and a measure of the phase difference Δθ between the phase angles of the present (k th ) signal sample and the prior (k-1 th ) signal sample for producing equalized in-phase and quadrature-phase sampled signal component words A&#39; k  and B&#39; k  on lines 46 and 48, respectively. Detector circuit 41 is responsive to these equalized component words A&#39; k  and B&#39; k  for producing an indication φ&#39; k  of the phase of the present (k th ) signal sample. This indication φ&#39; k  is compared in circuit 42 with a stored indication φ&#39; k-1  of the phase of the prior (k-1 th ) signal sample to produce the phase difference Δφ&#39; k  which is then quantized to a phase angle Δφ. This quantized phase angle is the actual phase difference Δφ&#39; k  rounded off to an odd multiple of 22.5° as is described more fully hereinafter. The decoder operates on the quantized phase angle Δθ to reproduce the transmitted data on line 37. 
     FIG. 9 is a schematic block diagram of an incoherent equalizer 40 which is implemented with digital circuitry. Each of the 2n tap gain control circuits 50 n  is similar to the circuit 50 +3  that is shown in detail in FIG. 10. An analog implementation of an equalization system that is functionally equalivent to that illustrated in FIGS. 9 and 10 was also successfully built and tested. A generalized schematic block diagram of the equalizer in FIG. 9 is shown in FIG. 11 where similar elements in the equalizer are functionally represented as a signal circuit. The equalizer in FIGS. 9 - 11 operates in accordance with the algorithm 
     
         Δc.sub.-.sub.n = -2.sup.k (A.sub.k.sub.+n AE&#39;.sub.k + B.sub.k.sub.+n BE&#39;.sub.k), n≠0                                     (1) 
    
     
         Δd.sub.-.sub.n = -2.sup.k (A.sub.k.sub.+n BE&#39;.sub.k - B.sub.k.sub.+n AE&#39;.sub.k), n≠0                                     (2) 
    
     
         AE&#39;.sub.k = A&#39;.sub.k - [A&#39;.sub.k-1 cos (Δθ) - B&#39;.sub.k-1 sin (Δθ)]                                         (3) 
    
     
         BE&#39;.sub.k = B&#39;.sub.k - [A&#39;.sub.k-1 sin (Δθ) + B&#39;.sub.k-1 cos (Δθ)]                                         (4) 
    
     where terms employed in the equations are defined in the glossary. The derivation of these equations and theoretical analysis of an equalizer implementing this algorithm is found in the paper &#34;An Incoherent Adaptive Mean-Square Equalizer&#34; by R. J. Tracey, IEEE 1974 International Conference on Communications, June 17 - 19, 1974, Conference Record, pages 9F1- 9F5. The equalizer output is 
     
         A&#39;.sub.k = Σ.sub.n (c.sub.-.sub.n A.sub.k.sub.+n - d.sub.-.sub.n B.sub.k.sub.+n), c.sub.o = 1, d.sub.o = 0 (5) 
    
     and 
     
         B&#39;.sub.k = Σ.sub.n (d.sub.-.sub.n A.sub.k.sub.+n + c.sub.-.sub.n B.sub.k.sub.+n), c.sub.o = 1, d.sub.o = 0                 (6) 
    
     where A&#39; k  is the in-phase component word and B&#39; k  is the quadrature-phase component word. The formulae adjacent lines in FIGS. 9 - 11 define different input and output signals at various points thereof. 
     Equations (1) and (2) define the incremental tap gains Δc -   n  and Δd  -   n  on lines 131A n  and 131B n  of FIG. 10, where n = +3, that are employed to adjust the tap gains c + .sub. +n , d - .sub. +n  on lines 135A n  and 135B n  of FIG. 10, which in turn are used to obtain weighted tap signals that are selectively combined in circuits 79 and 80 of FIG. 9 to provide the equalized signal components A&#39; k  and B&#39; k  in equations (5) and (6) on line 46 and 48 of FIG. 9. These signal components A&#39; k  and B&#39; k  are employed to produce a phase angle Δθ on line 110 of FIG. 9 which is the quantized value of the difference between the actual data phase angles present in the k th  and k -1   th  symbol intervals. It will be noted in equations (1) and (2) that common in-phase and quadrature-phase error signals AE&#39; k  and BE&#39; k  are applied to each of the tap incremental gain circuits 97A n  and 97B n  in FIG. 10 that produce Δc -   n  or Δd -   n . The reference signal for computing the error signal AE&#39; k  for example is obtained by rotating the equalized sampled signal vector (A&#39; k-1 , B&#39; k-1 ) that was obtained in the k-1 th  symbol interval by this phase angle Δθ. Thus, the error signal AE&#39; k  is a comparison of the equalized in-phase component A&#39; k  of the k th  signal sample with a reference which is the in-phase component of the k-1 th  equalized signal sample vector (A&#39; k-1 , B&#39; k-1 ) after the latter is rotated by the phase angle Δθ. The error signals AE&#39; k  and BE&#39; k  of this invention, therefore, are not related to a fixed phase reference. The advantage is that a phase error caused by an instantaneous change in phase (e.g., a change in phase due to transmission path switching) will produce only a data error in a single pair of adjacent symbols, whereas in a prior-art system employing a fixed reference such phase and data errors will be compounded or repeated in subsequent symbol intervals until this error is finally detected and corrected. Also, phase jitter has minor effect on structure embodying this invention since here the impairment is the differential phase jitter occurring over one symbol interval, whereas in the described prior-art system the impairment is the peak instantaneous jitter occurring over many symbol intervals. 
     The rotation of a vector p 1  by an angle β to yield second vector p 2  is graphically illustrated in FIG. 12. The horizontal and vertical components of the vector p 1  = P 1  ∠α = (X 1 , Y 1 ) are X 1  = P 1  cos α and Y 1  = P 1  sin α, respectively. The second vector P 2  is obtained by rotating the vector P 1  by the angle β. The corresponding components of the vector p 2  are therefore X 2  =  P 2  cos (α + β) and Y 2  =  P 2  sin (α + β), respectively, as is shown in FIG. 12 where P 1  =  P 2 . The terms X 2  and Y 2  can be expanded by well-known trigonometric identities and substitution of the terms X 1  and Y 1  to be 
     
         X.sub.1 = X.sub.1 cos β - Y.sub.1 sin β,         (7) 
    
     and 
     
         Y.sub.2 = X.sub.1 sin β + Y.sub.1 cos β,         (8) 
    
     which define the in-phase (horizontal) and quadrature (vertical) components X 2  and Y 2  of the rotated vector P 2 . These latter expressions for X 2  and Y 2  have the same form as the bracketed terms in equations (3) and (4), respectively. 
     FIG. 13 is a graphic representation of what is expressed by equations (3) and (4). The vector v 1  represents a data signal sample vector (a k-1 , b k-1  ; (γ k   -1  = + 22.5°) that is transmitted during the k-1 th  sample. The associated vector V 1  represents an equalized data signal sample vector (A&#39; k   -1  , B&#39; k   -1  ; (φ&#39; k   -1  = +34°) that is received during the k-1 th  sample with a phase angle of +34° which is different from the +22.5° of the corresponding transmitted vector V 1  (i.e., the received vector V 1  has a phase error of 11.5°  = 34°  - 22.5°). The vector v 3  represents a data signal sample vector (a k , b k  ; ∠γ k  = +90°) which is transmitted during the k th  sample. The associated vector V 3  represents the equalized data signal sample vector (A&#39; k , B&#39; k  ; ∠φ&#39; k  = +85°) which is received during the k th  sample with a phase error of 5° = 90° - 85°. The actual difference between the phases of the k th  and k-1 th  equalized samples (A&#39; k , B&#39; k ) and (A&#39; k   -1 , B&#39; k   -1 ) of the received signals is Δφ&#39; k  =  51° = 85° - 34°. The phase angle Δθ is the quantized value of the phase difference Δφ&#39; k  that is the closest odd multiple of 22.5° to Δφ&#39; k  =  51°. Thus, Δθ = 67.5° in this example. The manner in which a phase difference Δφ&#39; k  is quantized into an angle Δθ is summarized in Table I, columns 1 - 3. The vectors v 2  and V 2  represent the vectors v 1  and V 1 , respectively, rotated by the phase angle Δθ. 
     It is shown in FIG. 13. that the in-phase (horizontal or X) and quadrature-phase (vertical or Y) components M and N, respectively, of vector V 2  are the bracketed terms in equation (3) and (4), respectively. The vector line 52 in FIG. 13 represents the difference between the vectors V 3  and V 2 , and is therefore the error vector (AF&#39; k , BE&#39; k ). 
     The equalizer 40 in FIG. 11 generally comprises a digital delay line circuit 54, correlation 55, tap gain multiplier circuit 56, and tap summer circuit 57 which are responsive to an unequalized k th  sample (A k , B k ) of a data signal on line 53 for producing a current (k th ) equalized signal sample (A&#39; k , B&#39; k ) on line 58; and an error summer circuit 59 which is responsive to the k th  equalized signal sample (A&#39; k , B&#39; k ) from the tap summer circuit 57 and the operation of a switched modulator circuit 60 for producing the error signal (AF&#39; k , BF&#39; k ) on line 61. The delay circuit 54 here has 2n+1 taps, with a vector signal (A k   +n , B k   +n ) at each tap, and is responsive to the k th  unequalized signal sample (A k , B k ) of a data signal on line 53 for producing delayed signal samples (A k   +n , B k   +n , where n ≠ 0 that are applied on line 63 to correlation circuit 55 and on line 64 to tap gain multiplier circuit 56. Delay circuit 54 also produces delayed signal samples (A k   +n , B k   +n , where n = 0) on line 65. Correlation circuit 55 is also responsive to the error signal (AF&#39; k , BF&#39; k ) on line 61 for producing updated tap gains (c -nd   -n , where n ≠ 0) on line 66. The updated tap gains c -n , for example, initially on line 66 in the symbol interval k are equal to the tap gains c -n  at the end of the k-2 th  symbol interval (i.e., the beginning of the k-1 th  symbol interval) plus new incremental tap gains Δc -  n derived by circuit 55 during the k-1.sup. th symbol interval. The tap gain multiplier circuit 56 is operative for producing output signals on line 67 which are weighted values of the signal samples (A k   +n , B k   +n , where n ≠  0) and more particularly are the products and cross-products of the signal samples and tap gains on lines 64 and 66. Circuit 57 sums the signals on lines 65 and 67 for producing an equalized signal sample (A&#39; k , B&#39; k ) on line 58. 
     Detection circuit 70 is responsive to the components of the equalized signal (A&#39; k , B&#39; k ) on line 58 for producing a digital signal on line 71 that is a measure of the phase angle Δθ which is the quantized value of the difference Δφ&#39; k  between the phase angle φ&#39; k  of the k th  equalized signal sample (A&#39; k , B&#39; k ) and the phase angle φ&#39; k   -1  of the prior (k-1 th ) equalized signal sample (A&#39; k   -1 , B&#39; k   -1 ). Thus, the digital signal on line 71 is a measure of one of eight different values of phase angles as is illustrated in columns 3 and 4 of Table I. This operation of the detection ciricuit 70 in FIG. 11 will now be described in more detail in relation to FIGS. 2 and 3, the vector diagram in FIG. 13, and Table I. The 3-bit words in FIG. 2 uniquely define difference angles Δφ as odd multiples of 22.5°. Stated differently, the 3-bit words in the scheme of FIG. 2 can only define a phasse angle with an accuracy of ±22.5°. The phase angle 0° is defined by the 3-bit word 000. Analysis of FIG. 2, however, reveals that digital words representing phase angles of greater than or equal to 0° but less than + 45° will all have 3 consecutive MSB&#39;s that are all zeros although additional LSB&#39;s may be any combination of 1&#39; s and 0&#39;s. Thus, any phase angle of greater than or equal to 0° but less than + 45° is defined or quantized to the 3-bit word 000 as being the angle +22.5°. In accordance with a preferred embodiment of this invention, circuit 70 quantizes digital representations of phase differences Δφ&#39; k  to be odd multiples of 22.5° by truncating digital representations thereof to their 3 MBS&#39;s. This operation is summarized in columns 1 - 4 of Table I. 
     In the example that is graphically illustrated in FIG. 13 for particular transmitted signals, the actual transmitted phase angle γ k-1  =+ 22.5° for the k-1 th  data signal vector v 1  and the actual transmitted phase angle γ k  =+90° for the k th  data signal vector v 3 . The transmitted phase difference Δγ k  =+67.5° = +90° - 22.5°. The transmission channel 5 normally introduces distortion into the received data signal. Values of the phase angles in the equalized signals in FIG. 13 for particular values of distortion selected for this example are φ&#39; k-1  = +34° and φ&#39; k  = +85°. Thus, the phase difference Δφ&#39; k  =  51° is different from the transmitted phase difference Δγ k  =  67.5°. This phase difference Δφ&#39; k  =  51°  is in the second quadrant (between +45° and +90°), and the multibit word that is representative thereof is therefore quantized to the phase angle Δθ =   67.5° which corresponds to the 3-bit word 001, see Table I, row 3, columns 3 and 4. 
     The equalized signal (A&#39; k , B&#39; k ) is delayed one symbol interval by the unit delay element 72 and applied to circuit 60 in FIG. 11. The switched modulator circuit 60 is responsive to the signals on line 71 and 73 for producing signals which correspond to the negative of the bracketed terms on the right side of equations (3) and (4). The signals on lines 58 and 74 are combined by summer circuit 59 to produce the error signal (AE&#39; k , BE&#39; k ) on line 61. 
     The equalizer 40 is shown in more detail in FIG. 9 where: the delay line circuit 54 comprises a pair of conventional delay lines each including 2n tandemly connected unit delay elements 76 n  and 77 n  receiving in-phase and quadrature-phase sampled signal components A k  and B k  on lines 10 and 12, respectively; the correlation circuit 55 and tap gain multiplier circuit 56 comprise the 2n = 6 tap gain control circuits 50n; the tap summer circuit 57 comprises the adder circuits 79 and 80; the detection circuit 70 comprises phase detector 81, unit delay element 82, adder circuit 83, and quantizer 84; the switched modulator circuit 60 comprises the switched modulator 86 and 87 and multipliers 88 to 91; and the error summer circuit 59 comprises adders 93 and 94. The elements in FIG. 9 are similar to those in U.S. Pat. No. 3,787,762, Jan. 22, 1974, Self-Adaptive Equalizer for Quadrature Amplitude Modulated Signals by Y. Sato. Timing signals for elements in FIGS. 9 - 11 are not shown here since such operation is well known in the art. 
     As was stated previously, a received data signal is sampled in the receiver of FIG. 4 once during each symbol interval T and is held constant for a subsequent time interval T that is equal to the symbol interval. The digital representations of sampled signal components on input lines 10 and 12 in FIG. 9 therefore correspond to the k th  samples of the in-phase and quadrature-phase components of a received signal which are designated A k   +3  and B k   +3  for convenience since they are applied to the first tap gain control circuit 50.sub. +3  where n = 3 in this equalizer. Thus, the in-phase and quadrature-phase delay lines comprise 2n = 6 in-phase and 2n = 6 quadrature-phase delay elements 76 n  and 72 n , respectively. Each of the delay elements has a unit delay of T seconds which is equal to the duration of the symbol interval. By way of example, the delay lines may shift registers where each delay element comprises a number of flip-flops. Associated delay lines have 2n +  1 = 7 in-phase and 2n = 1 = 7 quadrature-phase tap lines 95A n  and 95B n , respectively. Similarly numbered pairs of tap lines, other than the principal, main or center tap lines 95A o  &amp; 95B o , are connected to associated tap gain control circuits 50 n . Since all of the tap gain control circuits are identical, only tap control circuit 50.sub. +3  will be described in detail. 
     The tap circuit 50.sub. +3  is shown in detail in FIG. 10. The plus sign symbol is not included in the subscript designation of each element in FIG. 10 and this description for simplicity of illustration. Circuit 50.sub. +3  comprises in-phase and quadrature-phase incremental tap gain circuits 97A.sub. +3  and 97B.sub. +3  ; in-phase and quadrature-phase combining circuits 98A.sub. +3  and 98B.sub. +3  ; a pair of in-phase tap gain multipliers 101A 3  and 102A 3  ; and a pair of quadrature-phase tap gain multipliers 101B 3  and 102B 3 . The correlation circuit 55 in FIG. 11 comprises all of the circuits 97A n  and 97B n  and the combining circuits 98A n  and 98B n  in the tap gain control circuits 50 n . Similarly, tap gain multiplier circuit 56 in FIG. 11 comprises the plurality of pairs of in-phase and quadrature-phase tap gain multipliers 101A n , B n  and 102A n , B n  in the tap control circuits 50 n . 
     Each of the tap gain multipliers 101B 3  and 102B 3  is timed at the start of a symbol interval for multiplying as associated one of the k.sup. th sample signal components B k   +3  and A k   +3  on tap lines 95B.sub. +3  and 95A.sub. +3  by an associated one of the updated tap gains d.sub. -3  and c.sub. -3  that was computed during the prior K-1 th  symbol interval. The multipliers 101A 3  and 102A 3  are identical, except that the multiplier 102A 3  includes additional circuitry for reversing the sign bit of the sampled signal component word B k   +3  on line 103. The tap gain multipliers 101 and 102 may comprise weighting attenuators which are responsive to values of tap gains c.sub. -3  or d.sub. -3  for adjusting the levels of associated sampled signal components words A k   +3  or B k   +3 . 
     Briefly, circuits 101A 3  and 101B 3  relates the old tap gain c.sub. -3  from the k-1 symbol interval to the current k th  unequalized in-phase and quadrature-phase sampled signal component words A k   +3  and B k   +3  at lines 95A.sub. +3  and 95B.sub. +3 , respectively. Similarly, circuits 102A 3  and 102B 3  relate the old tap gain d.sub. -3  from the k-1 th  symbol interval to the negative of the k th  unequalized quadrature-phase sampled signal component word B k   +3  and to the k th  unequalized in-phase sampled signal component word A k   +3 , respectively. The outputs of each pair of in-phase tap gain multipliers 101A n  and 102A n  are applied to adder circuit 79. Similarly, the outputs of each pair of quadrature-phase tap gain multipliers 101B n  and 102B n  are applied to the second adder circuit 80. The sampled signal components A k   +o  and B k   +o  at the center tap lines 95A o  and 95B o  are applied directly to associated adders 79 and 80. The output words from adder circuits 79 and 80 correspond to the k th  equalized in-phase and quadrature-phase sampled signal components A&#39; k  and B&#39; k , respectively, of a received data signal. 
     Referring now to FIG. 9, phase detector 81 is responsive to the k th  equalized sampled component words A&#39; k  and B&#39; k  on lines 46 and 48 for producing an output on line 107 that is a measure of the phase angle φ&#39; k  of a current sample of the received signal. This is readily accomplished since the phase angle φ&#39; k  = tan.sup. -1  B&#39; k  /A&#39; k . Detector 8l may be similar to that described in U.S. Pat. No. 3,825,737, July 23, 1974, Digital Phase Detector by A. Croisier. The elememt 82 is a unit delay element which stores the word representing the phase angle φ&#39; k  of a signal sample for one symbol interval. Thus, the word on line 108 during the k th  symbol interval corresponds to the phase angle φ&#39; k   -1  which was detected during the prior k- th  symbol. Adder 83 includes circuitry for summing the words representing the phase angle φ&#39; k  and the negative of the phase angle φ&#39; k   -1 . 
     Quantizer 84 operates as was described in relation to circuit 70 in FIG. 11 to convert the phase difference Δφ&#39; k  on line 109 to a phase angle Δθ, which is the closest odd multiple of 22.5° thereto and thus to a phase angle Δθ that is the most likely value of the transmitted phase difference and data. Quantizer 84 comprises conventional digital logic circuitry to perform the functions summarized in Table I, column 1 - 4, to truncate the word on line 109 to its 3 MSBs. The output of the quantizer 84 at any instant of time is therefore a word defining one of the eight different phase angles Δθ in column 3 indicating what phase difference was actually encoded and transmitted to the receiver. 
     The switched modulators 86 and 87 are digital logic circuits that are responsive to the quantized signal Δθ on line 110 for producing words on lines 112 and 113 that correspond to the sin Δθ and cos Δθ, respectively. Reference to columns 5 and 6 of Table I reveals that there are only 4 possible values of either the sine or cosine of these phase angles Δθ, i.e., either ±0.383 or ±0.925. When the word on line 110 is a measure of +22.5°, for example, the output words of circuits 86 and 87 are measures of +0.925 and +0.383, respectively, see Table I, row 4, columns 3, 5, and 6. The output signal of the cosine modulator is applied to the inverting inputs of multipliers 88 and 91. Similarly, the output signal of the sine modulator 87 is applied to the inverting and noninverting inputs of multipliers 89 and 90, respectively. 
     The equalized sampled component words A&#39; k  and B&#39; k  on lines 46 and 48 are delayed by associated unit delay elements 115 and 116 to produce the words A&#39; k   -1  and B&#39; k   -1  that are applied to other noninverting inputs of multipliers 88 and 89 and multipliers 90 and 91, respectively. Thus, the outputs of multipliers 88-91 are product signals which occur in the bracketed terms in the right-hand side of equations (3) and (4). The output signals of multipliers 88 and 90 which are applied on lines 117 and 118 to adder 93 are the signals -A&#39; k   -1  cos Δθ and +B&#39; k   -1  sin Δθ, respectively. The outputs of multipliers 89 and 91 which are applied on lines 119 and 120 to adder 94 are the signals -A&#39; k   -1  sin Δθ and -B&#39; k   -1  cos Δθ, respectively. The equalized in-phase and quadrature-phase sampled signal component words A&#39; k  and B&#39; k  are also applied to inputs of associated adders 93 and 94. The output signals of adders 93 and 94 are the desired new values of in-phase and quadrature-phase common error signal component words AE&#39; k  and BE&#39; k  that are applied on lines 123 and 124, respectively, to each tap gain control circuit 50 n . Thus, it is seen that the sine and cosine modulators 86 and 87, multipliers 88-91, and adders 93 and 94 cooperate to produce the necessary phase rotation of the equalized sampled signal vector (A&#39; k   -1 , B&#39; k   -1 ) (which is derived during the prior k-1 th  signal sample) by the quantized differential phase angle Δθ as is required by equations (3) and (4) for producing the desired error signals. It is now only necessary to compute updated values of the tap gains c.sub. -n  and d.sub. -n  during the k th  symbol interval for use in effecting equalization during the next symbol interval. 
     Again, referring to FIG. 10, the in-phase tap gain circuit 97A.sub. +3  comprises a pair of tap error multipliers 125A 3  and 126A 3 , an adder circuit 127A 3 , a multiplier 128A 3  which has a constant gain that is proportional to the term -2K in equations (1) and (2). Multiplier 125A 3  is responsive to the k th  unequalized sample A k   +3  on tap line 95A.sub. +3  and the common in-phase error signal AE&#39; k  on line 123 for producing a product signal on line 129A 3 . Similarly, multiplier 126A 3  is responsive to the K th  unequalized quadrature-phase sample B k   +3  on the quadrature phase tap line 95B.sub. +3  and the common quadrature-phase error signal BE&#39; k  on line 124 for producing a product signal on line 130A 3 . The common error signals AE&#39; k  and BE&#39; k  are each applied to associated tap error multipliers of each tap control circuit 50 n . Adder 127A 3  sums the digital represenation of the product signals on lines 129A 3  and 130A 3  to produce a digital signal which is adjusted by multiplier 128A 3  to produce on line 131A 3  the new updated value of incremental tap gain Δc.sub. -3 . 
     Combining circuit 97A.sub. +3  comprises the parallel combination of an adder circuit 133A 3  and sample-hold circuit 134A 3  which may comprise a number of flip-flops. The output signal of the adder 133A 3  is the tap gain c.sub. -3  which is sampled during each symbol interval and stored by circuit 134A 3 . Thus, the signal on line 135A 3  during computation of an updated value of c.sub. -3  in the k th  symbol interval is the old value of c.sub. -3  that is produced during the k-1 th  symbol interval. Adder 133A 3  sums the old (k-1 th ) value of c.sub. -3  on line 135A 3  and the new (k th ) value of Δc.sub. -3  on line 131A 3  to produce on line 136A 3  a digital word that is the updated (k th ) value of c.sub. -3 . This representation of c.sub. -3  does not vary as a function of time over the symbol interval. 
     The quadrature phase incremental tap gain circuit 97B.sub. +3  of tap control circuit 50.sub. +3  is similar to the in-phase incremental tap gain circuit 97A.sub. +3  except that the quadrature-phase multiplier 125B 3  includes conventional circuitry for reversing the sign bit of the unequalized quadrature phase signal sample word B k   +3  on tap line 95B.sub. +3 . Multiplier 125B 3  multipliers the signals -B k   +3  and AE&#39; k  whereas multiplier 126B 3  multipliers the signals A k   +3  and BE&#39; k . The output signal of multiplier 128B 3  and circuit 97B.sub. +3  on line 131B 3  is the new incremental quadrature-phase tap gain Δd.sub. -3 . Adder 133B 3  and sample-hold circuit 134B 3  combine the stored k-1 th  value of d.sub. -3  with the new (k th ) word Δd.sub. -3  to produce the updated value of d.sub. -3  on line 136B 3 . 
     These updated values of c.sub. -3  and d.sub. -3  computed at the end of the k th  symbol interval are employed in the next (k + 1 th ) symbol interval to produce an equalized signal. 
     The equalizers are described in relation to FIGS. 9 - 11 as receiving digital signals that are produced on lines 10 and 12 of the receiver in FIG. 4 and as employing digital circuitry for effecting the requisite equalization of receive data signals. Equalization of such signals may also be effected with analog circuitry. The baseband receiver section of a data modem 7 for such an analog sampled baseband equalizer is shown in FIG. 5. The analogue processor 23&#39; was functionally the same as that illustrated in FIGS. 9-10 where basic elements of the processor were implemented with analog circuitry. In this analog equalizer, the analog signals A k  and B k  from sample-hold circuits 28 and 21 on lines 29 and 22 were applied directly to the delay lines in FIG. 9 wherein each unit delay element 76n and 77n comprised a pair of sample-hold circuits that were connected in series and responsive to a pair of clock signals to function as a full symbol delay element. Although the detection circuit 81 in FIG. 9 may be implemented in analog circuitry using conventional techniques, this function may be implemented more economically and with less circuitry by digital techniques. In the analog equalizer that was built and tested, A/D converters were employed in lines 46 and 48 to produce equalized sampled signal component words A&#39; k  and B&#39; k  which were operated on with digital elements in all of circuit 70, as was previously described. The functions of the sine and cosine-switched modulators 87 and 86 were also accomplished with digital logic circuits in view of the simplicity of performing these functions. D/A converters were employed in lines 112 and 113 for converting back to analog signals prior to application thereof to associated analog multipliers 88-91. Also, the function of adders 133 n  and sample-hold circuits 134 n  in each tap gain control circuit 50 n  may be implemented with an analog integrator circuit. Although the values of c.sub. -n  and d.sub. -n  then vary with time over a symbol interval, this would not normally adversely affect the operation of the equalizer. 
     In both the analog baseband equalizers in FIGS. 4 and 5, the signal components A(t) and B(tare sampled prior to processing in circuit 23. Alternatively, the sample-hold circuits 21 and 28 in FIGS. 4 and 5 may be omitted and this function effected on the equalized signal components A&#39; k  and B&#39; k  in lines 46 and 48 in FIG. 8 prior to application to the phase detector 41. This equalizer then still operates on a sample basis. In another alternate embodiment, the sample-hold circuits 21 and 28 in FIG. 5 and their functions may be omitted so that this analog baseband equalizer operates in real time. In this latter structure, the analog signals A k   +n  and B k   +n  (at associated delay line tap line); A&#39; k  and B&#39; k  (at lines 46 and 48); A&#39; k   -1  and B&#39; k   -1  (at the outputs of elements 115 and 116); θ&#39; k , θ k   -1 , and Δφ&#39; k  (at lines 107, 108 and 109); and AE&#39; k  and BE&#39; k   (at lines 123 and 124) are represented as A (t + n); and B (t +n); A(t)&#39; and B(t)&#39;; A(t-1)&#39; and B(t-1)&#39;; φ(t)&#39;; φ(t-1)&#39; and Δφ(t)&#39;; and AE(t)&#39;0 and BE(t)&#39;, respectively. The structure of the associated processor and equalizer is similar to that in FIGS. 9 and l0, although timing signals and sampling are no longer employed. 
     Digital and analog embodiments of the receiver section of a data modem for operating in the passband are illustrated in FIGS. 6 and 7, respectively. The analog embodiment was built and tested. The receive signal So(t) is split into its in-phase and quadrature-phase components A(t) and B(t) by the phase splitter 141. The sampled signal components A k  and B k  are functions of the cosine and sine, respectively, of both the data phase angle φ(t) and the carrier frequency term ω c  t. The processors for the corresponding digital and analog passband equalizers are functionally and structurally equivalent to that shown in FIGS. 9 and 10. By way of example, the delay lines here are more broadband circuits. The signals at different points in this circuit, however, have more complex representations than those that are shown in FIGS. 9 and 10. In particular, the phase angles on lines 107 and 108 include both a data phase angle φ and a carrier frequency term ω c  T, and are representable as φ&#39; k  + kω C  T and φ&#39; k   -1  + (k1) ω c  T. Thus, the difference signal on line 109 is Δ&#39; k  + ω c  Tand does contain the required carrier frequency term ω c  T. It is therefore not necessary for the quantizer 84 in FIG. 9 for the passband equalizer to add a constant phase angle to the phase difference prior to quantizing this signal. 
     In an alternate embodiment, the time-varying passband signal components A(t) and B(t) on lines 27&#39; and 20&#39; in FIG. 7 may be applied directly to the processor and the analog passband equalizer operated in real time. 
     In the analog passband receiver in FIG. 7, the received signal is divided into its in-phase and quadrature-phase components A and B prior to application to a pair of delay lines in the processor. Alternatively, the in-phase passband signal A(t) may be applied to a single delay line in the processor. In-phase and quadrature-phase components of the received signal may then be produced by connecting the passband signal at each tap of the delay line directly to an associated in-phase line and through a 90° phase shifter to an associated quadrature-phase line of the associated tap gain control circuit. Alternatively, the same in-phase passband signal from each tap of the delay line may be connected to both the in-phase and quadrature-phase lines of associated tap gain control circuits in FIGS. 9 and 10, the tap gains c.sub. -n  and d.sub. -n  here being applied to separate ones of the signals on these lines. Outputs of the control circuits associated with only c.sub. -n  and d .sub. -n  are summed separately with the phase of the latter sum signal being shifted 90°. The resulting signals are added to produce an equalized signal that can be demodulated to produce in-phase and quadrature-phase signals for use in obtaining the requisite phase angle indications. 
     In accordance with a preferred embodiment of this invention, processor 23 is a central processing unit (CPU) or other high-speed digital computer or special-purpose digital computer on which the steps of equalization and phase detection are preformed in real time. In an 8-phase, differentially phase-modulated data transmission system operating at a carrier frequency of 1800 Hz and a symbol rate of 1600 Hz with a tribit signal encoding such that the data rate is 4800 bits per second, it has been found desirable that the basic cycle time of the computer be in the order of or less than 800 nanoseconds. Commercially available digital computers for performing these functions include the Nova 800 and Supernova with semiconductor memory by Data General Corporation of Southborough, Mass. Since digital multiplication and division of digital words entails a large number of operations and requires considerable time to perform, some commercially available computers and some special-purpose computers perform these operations in hard-wired digital circuits that are external to the computer as is known in the art. A special-purpose digital computer is normally more economical than a commercially available digital computer since its operation can be tailored to particular functions that it is required to perform. 
     A special-purpose digital computer which functions in accordance with this invention and the machine-type language flow diagrams of FIGS. 15 to 19 to perfect equalization of received data signals and phase detection was successfully built and operated. In order for this computer to operate at high speeds with cycle times in the order of 800 nanoseconds, the length of digital words used in instructions and operations was restricted to 8- and 12-bit words; a small memory was incorporated; and instructions were stored in auxiliary memory and read out in sequence such that the computer did not have to derive a subsequent instruction, but merely obtained it from auxiliary memory. This computer included a pair of read-only memory (ROM&#39;s) containing stored programs; random-access memories (RAM) containing variables that are operated on by the program; a data look-up ROM containing stored values of arc tangent of 0° to 45° in steps, and stored values of the sine and cosine of the phase angles in Table I, columns 5 and 6; X, Y, and accumulator (ACC) registers for use in performing various mathematical operations; an index counter; and a program counter. This computer is capable of carrying out the mathematical instructions of addition, subtraction, multiplication, and division with the assistance of the X, Y, and accumulator registers where: 
     in addition, the contents of ACC are added to the contents of X, with the sum being formed in ACC; 
     in subtraction, the contents of X are subtracted from the contents of ACC, with the difference being formed in ACC; 
     in multiplication, the contents of X are multiplied by the contents of Y, with the product being formed in ACC; and 
     in division, the contents of ACC are divided by the contents of X, with the quotient being formed in Y. The operations of multiplication and division are actually performed in hard-wired circuits with the aid of the specified registers, in a conventional manner. In each of the addition, subtraction, and multiplication operations, the contents of X are retained in that register. Similarly, in the division operation, the contents of ACC and X are retained after this operation is completed. 
     The contents of the ROM may only be read unidirectionally from memory into the X, Y or ACC registers. Similarly, the contents of the RAM may only be read unidirectionally into the X register. The contents of the RAM may be read into the Y and ACC registers, however, and vice versa. The computer is also restricted to perform only the program instruction steps that are specified in stored program memory. The computer does not have to determine what instruction step should be taken next, as the procedure it is to follow is specified in memory. This computer is capable of performing only particular functions that are specified in the program memory. Some of these functions are: increment index counter; LOAD MEMORY, which means to read or load contents of a specified RAM or ROM memory location into a specified register; STORE MEMORY, which means to store the contents of a specified register in a specified RAM memory location; STORE MEMORY (index) which means to store the contents of a particular register in a specified RAM memory location formed by substituting the contents of the index counter for the 3 LSB&#39;s of an existing memory address; specified jump instructions such as &#34;d&#34;&#34; flag. contents of index counter = 3 or 6, which cause the program counter to be set to a specified count if the test is true; and SET and CLEAR flags, such as the index counter and the &#34;d&#34; flag. 
     The index counter 202 and various locations in RAM and ROM memories are represented by the various blocks in FIG. 14. The sampled signal component words A k   +n  and B k   +n  are stored in blocks 204 and 205 where the subscript k is omitted for convenience. Thus, the sampled signal component words A k   +3 , A k   +2 , . . . , A k   -3 , where n = +3,  +2, . . . -3 are stored in corresponding memory locations A.sub. +3 , A.sub. +2 , . . . A.sub. -3 , respectively. The memory locations A n  and B n  are arranged for convenience of explanation in decreasing order from right to left in FIG. 14 such that the first and last tap signals A.sub. +3  and A.sub. -3 , for example, are in the extreme right and left memory positions. The 3 LSB&#39;s of the address words for the memory locations A n  and B n  are also shown here and increase progressively from left to right. The B n  memory locations are arranged and designated in a similar manner. The memory locations c.sub. -n  and d.sub. -n  for associated tap gain words, however, are shown at blocks 207 and 208 and are arranged in opposite order to the A n  and B n  memory locations such that they progress in increasing order of their subscript numbers from right to left in FIG. 14. The tap gains c.sub. -3  and c.sub. +3 , for example, are therefore in the extreme right and extreme left memory positions, respectively. Although memory locations c o  and d o  are shown in FIG. 14 for convenience of illustration and explanation, such memory positions are neither needed nor employed as will be apparent from the following description. The 3 LSB&#39;s of the address words for memory locations c.sub. -n  and d.sub. -n  also increase from left to right in FIG. 14. Stated differently, all of the memory locations A n , B n , c.sub. -n  and d.sub. -n  are progressively accessed in the order of the address words such that associated words in these memories are combined in the proper order as is described more fully hereinafter. The address words for A n , B n , c.sub. -n  and d.sub. -n  are referred to hereinafter only by their 3 LSB&#39;s for simplicity. Designated memory locations in the RAM, which are specifically referred to herinafter in the programs in FIGS. 15 - 19, are shown in block 210. Look-up tables in the ROM are shown in block 212. 
     FIG. 15 is a general flow chart showing the basic steps of the disclosed equalization method that are performed by the computer. More detailed flow charts of designated portions of this method are shown in FIGS. 16 - 19. The following description relates to both baseband and passband signal samples, except where specifically designated here. 
     Referring now to FIG. 15, blocks 215 and 216 indicate that the sampled signal component words A k  and B k  for the current (k th ) sample of a data signal and appearing on lines 10 and 12 are read into the memory location A 3  and B 3  and that the memory locations A&#39; k  and B&#39; k  are cleared. Blocks 217 and 218 indicate that intermediate values of A&#39; k  and B&#39; k  where n   0  are computed prior to determining the final values thereof as is specified by blocks 219 and 220. The operation blocks 222 - 226 specify that the value of the phase angle φ&#39; k  computed during the prior symbol interval is stored in memory location φ&#39; k   -1  prior to employing the current (k th ) sample equalized component words A&#39; k  and B&#39; k  to determine the current value of this phase angle. Blocks 228 - 232 require that a digital word corresponding to the phase difference Δ&#39; k  is produced and quantized to the phase angle Δθ prior to adding a constant to the latter for facilitating forming digital words corresponding to the sin Δθ and cos Δθ. Blocks 234 and 235 define the steps of computing the common error signals BE&#39; k  and AE&#39; k , respectively. Decision block 238 requires that the computer determine whether a &#34;d&#34; flag is on. If the answer is yes, block 239 causes the computer to form updated values of the tap gains d.sub. -n  during this k th  symbol interval and prior to clearing the &#34;d&#34; flag in step 240. If the answer is no, blocks 241 and 242 require the program to compute updated values of the tap gains c.sub. -n  during the current (k th ) symbol interval prior to setting the &#34;d&#34; flag. Blocks 238 - 242 essentially require the computer to only form updated values of tap gains d.sub. -n  during alternate symbol intervals, updated values of top gains c.sub. -n  being computed during the other symbol intervals. Block 244 requires that the words in the A n  and B n  delay line memory locations be shifted into an adjacent memory location at the end of each symbol interval and prior to operating on the next sample of the data signal. Stated differently, block 244 requires that the contents of memory location A.sub. -2  be shifted into memory location A.sub. -3 , that the contents of memory location A.sub. -1  be shifted into memory location A.sub. -2 , etc. 
     The program steps 215 - 220 for forming current values of equalized signal component words A&#39; k   and B&#39;k k   during the k th  symbol interval are outlined in more detail in FIGS. 16A and 16B and employ values of c.sub. -n  and d.sub. -n  that were computed during prior symbol intervals. Thus, the equalized component words A&#39; k   and B&#39; k   are based on values of Δφ&#39; k  , Δθ, AE&#39; k  , BE&#39; k  , c.sub. -n , and d.sub. -n  that were formed during prior symbol intervals. The program steps 222 - 229 for forming current values of φ&#39; k  and φθ during the k th  symbol interval are outlined in more detail in FIGS. 17A and 17B. The program steps 234 - 235 for forming new values of the error signals AE&#39; k  and BE&#39; k  are shown in detail in FIG. 18. Finally, the program steps 238 - 244 for forming updated values of either c.sub. -n  or d.sub. -n  during the current k th  symbol interval are shown in greater detail in FIG. 19. 
     The function of the program in FIGS. 16A and 16B is to receive current (k th ) sampled signal component words A k  and B k  on lines 10 and 12 and compute associated equalized signal componenet words A&#39; k  and B&#39; k  . This computation is performed by an iterative process in a closed loop for all values of A n  and B n , where n   0, i.e., except for the principal tap values of A o  and B o  at the center taps here. The values of A o  and B o  are then added to the incremental values of A&#39; k  and B&#39; k  , respectively, to produce the desired signals. Since the adjusted or weighted tap signals from the tap control circuits 50 n  are much less than A o  and B o , this technique prevents overflow by adding in the largest values at the end of the summation process. This program computes intermediate values of A&#39; k  and B&#39; k  for n   0 (i.e., using all of the memory locations A n  and B n  in blocks 204 and 205, except the ones addressed by the word 011) and then adding the contents of these memory locations A o  and B o  to associated intermediate values. This causes the program in FIGS. 16A and 16B to employ a pair of decision blocks 248 and 267. 
     The program block 246 in FIGS. 16A and 16B initializes the computer by entering the current (k th ) sampled signal component words A k  and B k  on lines 10 and 12 into the memory locations A 3  and B 3 , and setting the index counter 202 to zero. Program block 247 also performs an initializing function by clearing the accumulator and the contents of the memory locations A&#39; k  and B&#39; k  . Since the index counter is initially set to zero, decision block 248 directs the computer along the NO path to block 252. The term Act designates the memory location A n  that is defined by the A n  address word whose 3 LSB&#39;s correspond to the contents of the index register 202. The terms Cct, Bct, and Dct have similar meanings. Since the content of the index counter 202 is 000 during the first pass through the NO loop, program block 252 causes the contents of memory location A.sub. -3  at address 000 to be entered in the X register and the contents of memory location c.sub. +3  at address 000 to be loaded into the Y register. The contents of X and Y are then multiplied together, the product signal being formed in the accumulator (ACC) and stored in the memory location TEMP 1 (block 253). The resultants (e.g., c.sub. -n  A n  in block 252) are generally indicated in braces in appropriate boxes in FIGS. 16A - 19, inclusive. Similarly, program block 254 causes the contents of memory location B.sub. -3  at the address 000 to be located into the X register and the contents of the memory location d.sub. +3  at address 000 to be added loaded into the Y register, the product signal being formed in ACC. The block 255 then causes the product c.sub. -n A n  in memory location TEMP 1 to be located into X and the indicated difference signal to be formed in ACC. Program blocks 256 and 257 cause the current content of memory location A&#39; k  to be located into X in order to produce the indicated sum signal in ACC, which is then stored in memory location A&#39; k . The memory location A&#39; k  will contain values other than zero during subsequent passes of this program loop. The subscript &#34;n&#34; in the term A&#39; k (n) in box 256 designates the current value of A&#39; k  that is stored in the memory location A&#39; k  . By traversing this loop six different times, the resultant contents of memory location A&#39; k  is the adjusted value of this term where n ≠ 0. The program blocks 259 - 264 operate in a similar manner to compute a corresponding adjusted value of B&#39; k  where n ≠ 0, which is stored in the associated memory location B&#39; k . 
     The decision block 267 is operative for determining whether the contents of the index counter 202 are equal to 6 (i.e., is the word 110). If the answer is no, the index counter is incremented by block 268 and the program returns on path 269 to decision block 248, which causes the no loop to be repeated as long as the contents of the index counter are not equal to 3 (i.e., is not 011). When the contents of the index counter aer 011 or 3, the yes path 249 is taken from decision block 248 to the other decision block 267 which tests whether the content of the index counter is equal to 6. When the answer for test block 267 is in the affirmative, the yes path is taken. The program block 271 causes the contents of the memory location B o  in block 205 to be loaded in the X register and added to the current value of B&#39; k  where n ≠ 0 (which is still in the accumulator), the sum signal being formed in ACC. The B o  memory location address is in the instruction for block 271. The resultant signal formed by block 271 is the desired k.sup. th equalized quadrature-phase component word B&#39; k  which is stored by block 272 in the corresponding memory location. In a similar manner, blocks 273 and 274 load the contents of the memory locations A&#39; k  and A o  into ACC and X, respectively, and add them together to produce the desired k th  equalized component word A&#39; k  in ACC which is then stored in the associated memory location. 
     The detailed program in FIGS. 17A and 17B operates on the current (k th ) equalized sample component word A&#39; k  and B&#39; k  produced by the program steps in FIGS. 16A and 16B to produce updated values of the phase angle φ&#39; k , the phase difference Δφ&#39; k  and the quantized phase angle Δθ. In accordance with this invention, the angle φ&#39; k  is determined by obtaining a measure of the angle which is the arc tangent (tan.sub. -1 ) of the smaller of /A&#39; k  /B&#39; k  / or /B&#39; k  /A&#39; k  /, incremental values of the arc tangents being stored in a tangent look-up table in ROM, and adjusting this angle representation to be in the proper quadrant to be the phase angle φ&#39; k . The philosophy of the operation of the program in FIGS. 17A and 17B is summarized in FIG. 20 and Table II, where FIG. 20 is a graphic representation of what is started in columns 1 - 4 of this Table II. Briefly, the polarity of the sum A&#39; k  + B&#39; k  (represented by uncircled + and - in FIG. 20) indicates which one of four adjacent octants contains the phase angle φ&#39; k . The polarity of the difference A&#39; k  - B&#39; k  (represented by the + and - in circles in FIG. 20) indicates the same thing as does the sum A&#39; k  + B&#39; k  when one of these representations is rotated by 90°. Thus, the polarities of A&#39; k  + B&#39; k  and A&#39; k  - B&#39; k  together indicate which one of two adjacent octants contains the phase angle φ&#39; k . Finally, the polarities of A&#39; k  and B&#39; k  (represented by A+ or A- and B+ or B- in FIG. 20) separately indicate which one of two opposing octants contains the angle φ&#39; k . Together, the polarities of A&#39; k  + B&#39; k , of A&#39; k  - B&#39; k , and of A&#39; k  or B&#39; k  uniquely identify the octant containing the phase angle φ&#39; k . Since the angles σ 1  and σ 2  in FIG. 21 correspond to representative values of tan.sup. -1  B&#39; k1  /A&#39; k1  and tan.sup. -1  A&#39; k2  /B&#39; k2  it is then only necessary that the measure of the angle obtained from the ROM tangent look-up table be added to or substracted from the product m (90°), where m is an integer which varies from 0 to +3, to obtain φ&#39; k . 
     Referring now to the detailed program in FIGS. 17A and 17B, program block 278 causes the old contents of memory location φ&#39; k  to be stored in the memory location φ&#39; k-1  for providing an indication of the delayed phase angle. Blocks 279 - 280 then form the sum A&#39; k  + B&#39; k  which is stored in TEMP 1 and tested in decision block 281 to determine whether the polarity of this signal is negative. It should be remembered that throughout the program in FIGS. 17A and 17B, that only one path is traversed during a particular symbol interval. If the answer is NO, the desired phase angle φ&#39; k  is known to be in octant 1, 2, 3 or 8 and program block 283 produces the difference signal A&#39; k  - B&#39; k . If the answer in test block 281 is in the affirmative, the YES path indicates that the desired angle φ&#39; k   is in the octant 4, 5, 6 or 7 and causes block 284 to also produce the difference signal A&#39; k  - B&#39; k . 
     Each of the decision blocks 288 and 289 tests whether this difference signal A&#39; k  - B&#39; k  is negative. If the answer is in the affirmative, the YES path from decision block 289 further narrows the octant containing φ&#39; k  to be either octant 4 or 5 and indicates that the absolute value of A&#39; k  is greater than the absolute value of B&#39; k . Conversely, the no path from decision block 289 indicates that the angle φ&#39; k  is in either octant 6 or 7 and that the absolute value of B&#39; k  is greater than the absolute value of A&#39; k . In a similar manner, the YES path from decision block 288 indicates that the angle is in octant 2 or 3, whereas the NO path therefrom indicates that it is in octant 1 or 8. 
     Program block 291 produces the quotient A&#39; k  /B&#39; k  which is employed by block 292 to address the tangent look-up table to extract a measure of tan.sup. -1  A&#39; k  /B&#39; k  and store it in the memory location φ&#39; k . Program step 293 and decision block 295 again test whether the sum A&#39; k  + B&#39; k  is negative for again indicating whether the recently obtained measure of φ&#39; k  of the angle φ&#39; k  is in the quadrants 2 or 3 or is in quandrants 6 or 7. Blocks 296 and 297 operate in a similar manner for obtaining a measure φ&#39; k  of tan -   1  of tan.sup. -1  B&#39; k  A&#39; k . The YES and NO paths from decision block 300 indicate whether the recently obtained measure of angle φ&#39; k  is in quadrant 4 or 5 or is in quadrant 1 or 8, respectively. 
     As indicated in the columns 1, 4, and 5 of Table II, it is now only necessary to add this angle measure to or substract it from an integral multiple of 90° to obtain the desired phase angle φ&#39; k . The program blocks 305 - 308 each loads a requisite multiple of 90°, which are a part of instruction words in order to conserve memory, into X for facilitating performing these adjustments of the angle measure. Decision block 315 and 316 and decision blocks 317 and 318 in the four paths test whether A&#39; k  and B&#39; k  , respectively, are negative. The paths from these decision blocks specify the particular octant containing the desired phase angle φ&#39; k  as is indicated in parentheses in FIG. 17B. The program blocks 321 - 328 cause the angle measure that is temporarily stored in memory location φ&#39; k  to be loaded into the accumulator and added to or substracted from (where TSUB and TADD designate two&#39;s complement substraction and two&#39;s complement addition) the specified angles in X for producing the desired angle φ&#39; k . Assuming that this phase angle φ&#39; k  is represented by an 8-bit digital word, the angle φ&#39; k  here can have possible values that vary as multiples of 1.406°. The phase difference Δφ&#39; k  is obtained in program block 331. In a passband equalizer of a data system where the carrier frequency is no equal to an integral mulitple of the symbol rate, the phase angle φ&#39; k  formed by the blocks 321 - 328 includes an additional constant phase angle term K ω c  T where k is related to the sample, ω c  is the carrier radian frequency, and T is the symbol interval. In the example here where the carrier frequency is 1800 Hz and the symbol rate is 1600 symbols per second, there are 9/8 cycles of carrier per symbol interval. Thus, ω c  T here is 360°/8 = 45° per symbol. It has been determined that this carrier phase term ω c  T must be in the phase difference Δφ&#39; k  formed by step 331 for the equalizer to operate properly. In the passband case, this criterion is satisfied since 
     
         Δφ&#39;.sub.k = [(φ&#39;.sub.k + kω.sub.c T) - (φ &#39;.sub.k-1 + (k-1)(ω .sub.c T)] = φ&#39;.sub.k - φ&#39;.sub.k-1 + ω.sub.c T. 
    
     this is not true, however, in the baseband case where neither angle φ&#39; k  nor angle φ&#39; k-1  contains a carrier term Kω c  T. It is necessary therefore in the baseband program for this example that block 331 add a constant phase angle of ω c  T = 45° to Δφ&#39; k  formed thereby. The 8-bit word, for example, produced by step 331 and defining the phase difference Δφ&#39; k  is quantized in program step 332 by truncating this word to its 3MBS&#39;s which cause it to be an odd multiple of 22.5° according to the coding scheme illustrated in FIG. 2 and Table I, column 4. In this quantizing step 332, the 3 MSB&#39;s in the block 331 output are shifted to form a new 8-bit word Δθ from block 332 having its 3 MBS&#39;s and 2 LSB&#39;s all &#34;0&#34;. The constant 45° angle term ω c  T is added by block 331 in the baseband case by adding a &#34;1&#34; to the LSB of these 3 MSB&#39;s prior to quantizing. 
     The detailed program in FIG. 18 operates to form new values of the error signals AE&#39; k  and BE&#39; k . This is accomplished by obtaining values of sin Δθ and cos Δθ and then performing mathematical operations on them and other signals in RAM memory locations. In one embodiment of this invention, the eight values of sin Δθ and the eight values of cos Δθ in Table I, columns 5 and 6, respectively, are stored in associated ROM look-up tables, outputs of each being hard-wired through gate circuits to associated RAM memory locations sin Δθ and cos Δθ. Thus, it is only necessary to correctly address a memory location in each of these sine and cosine look-up tables to place the desired words in the sin Δθ and cos Δθ memory locations. The architecture of the tan.sup. -1  look-up table is similar. 
     Referring now to FIG. 18, program steps 337 and 338 add the constant (OPERAND) 8-bit word 10100010, which is part of the instruction word, to the angle Δθ to form an 8-bit address word for addressing a particular one of the eight memory locations in either the sine or cosine look-up table in ROM 212. The LSB is, for example, either a 0 or a 1 for addressing the sine and cosine look-up tables, respectively. The 3 bits corresponding to Δθ in this address designate the particular memory location in the look-up table. This instruction in the ACC register is carried out in program step 339 and stored by step 340 in RAM memory location sin Δθ. The LSB in the accumulator is then incremented in step 341 so that the cosine of Δθ is extracted from the associated look-up table and stored in memory location cos Δθ as specified by program steps 342 - 343. The subsequent program steps 343 - 357 in FIG. 18 cause the contents of designated memory locations to be mathematically operated on as is specified here and described above to produce the error signals BE&#39; k  and AE&#39; k  in steps 353 and 356 which are stored in the corresponding memory locations. 
     The detailed flow chart in FIG. 19 defines the operations that are performed in computing updated values of either d -n  or c -n  during a k th  symbol interval for use in computing equalized signal component words A&#39; k  and B&#39; k  (see FIGS. 16A and 16B) in the next symbol interval. Stated differently. this program causes updated values of tap gains c -n  to be computed during one symbol interval and causes updated values of d -n  to be computed during the next symbol interval, i.e., updated values of c -n  and d -n  are computed during alternate symbol intervals. Thus, the c -n  and d -n , for example, that are used to compute A&#39; k  in the k th  symbol interval were determined during the k-1 th  and k-2 th  symbol intervals, respectively. 
     A value of the constant K is initially loaded into the memory location K in step 360 of FIG. 19. The index register 202 is then set to zero in step 361. A test is performed in decision block 362 to determine whether a &#34;d&#34; flag = 1. If the answer is in the affirmative, the YES path is taken to compute updated values of d -n  during this symbol interval. If the answer is in the negative, the NO path is taken to compute updated values of c -n . Assuming that the &#34;d&#34; flag is one, block 363 loads the contents of the A n  memory having the same 3 LSB&#39;s address as the contents of the index counter 202 into X and the contents of memory location BE&#39; k  in Y. The product signal is produced in ACC and stored in DTEMP by block 364. In a similar manner, block 365 loads the contents of the B n  memory with the same 3 LSB&#39;s address as the contents of the index counter into X and the value of AE&#39; k  into Y and operates to produce the product signal in ACC. The difference between these product signals is formed in block 366 and multiplied by the constant K for forming the incremental tap gain Δd -n  in block 367. This new value of Δd -n  is subtracted in block 368 from the old value of d -n  to produce the updated value of d -n  in ACC, which is then stored by step 369 in the d -n  memory location having the same address as the contents of the index register. Decision block 370 tests whether the contents of the index register are equal to 6 since this program path is traversed for all 6 values of d -n , where n ≠ 0. If the answer is in the negative, the NO path causes block 371 to increment the index counter 202. Program steps 372 and 373 then cause the contents of the A n  and B n  memory locations having 3 LSB&#39;s of address that are the same as the contents of the index counter to be entered into the corresponding A n  and B n  memory locations having 3 LSB&#39;s that are one bit less than the contents of the index counter 202. Decision block 374 tests to determine whether the contents of the index counter are 011 or 3, which corresponds to the tap gain d o  associated with the center tap of a hypothetical delay line. Since the tap signals for the center taps are fixed, there are no memory locations in c -n  and d -n  corresponding to addresses 011. If the answer is in the negative, the d -n  computation path is again traversed to compute an updated value of another tap gain d -n . If the answer is in the affirmative, the d -n  computation path is bypassed and the program jumps to step 370 which tests whether the contents of the index counter 202 are equal to 6. When the answer to the test in step 370 is in the affirmative, block 376 causes the &#34;d&#34; flag to be cleared such that the &#34;d&#34; ≠  1. Program steps 377 and 378 cause the current values of A&#39; k  and B&#39; k   to be loaded into the memory locations A&#39; k-1  and B&#39; k-1 , respectively, for use in updating values of AE&#39; k  and BE&#39; k  in the next symbol interval. The operation in computing values of the tap gains c -n  is similar except that when the contents of the index register 202 are equal to 6, block 380 sets the &#34;d&#34; flag such that &#34;d&#34; = 1. 
     The center tap gain vector is taken to be (c o , d o ) = (1, O) for convenience in this example where K = K o . Any other vector satisfying c o   2  - d o   2  = 1 can be used without affecting convergence of the equalizer at all. However, if c o   2  + d o   2  ≠ 1, then the convergence rate of the equalizer is changed, as well as the level of the equalized signal. The situation c 0   2  + d o   2  = 2, where K = K o  is equivalent to c o   2  + d o   2  = 1, where K = 2K o , except that the equalizer output is √2 times larger in the former case.