Patent Publication Number: US-2020285087-A1

Title: Electronic device

Description:
CROSS REFERENCE TO RELATED APPLICATION 
     This application is a continuation (CA) of U.S. Patent application for “Electronic device”, U.S. application Ser. No. 15/875,523 filed Jan. 19, 2018, and the subject matter of which is incorporated herein by reference. 
    
    
     BACKGROUND 
     1. Field 
     The present disclosure relates to an electronic device and, more particularly, to an electronic device with a substrate having two different holes. 
     2. Description of Related Art 
     With the continuous advancement of technologies related to electronic devices, all the electronic devices are now developed toward compactness, thinness, and lightness. For example, thin display devices are the mainstream display devices on the market. Even though the available electronic devices on the market are compact, thin and/or light, efforts are still needed. For example, in the display devices, the circuit arrangement in the peripheral region still have to be optimized, to achieve the purpose of forming a display device with a narrow border region. 
     SUMMARY 
     The present disclosure provides an electronic device, which comprises: a substrate having a first surface and a second surface opposite to the first surface, wherein the substrate has a thickness denoted by t and a width denoted by WS; a first hole penetrating through the substrate, wherein the first hole has a first area on the first surface denoted by A 1 ′ and a second area on the second surface denoted by A 1 ; and a second hole penetrating through the substrate, wherein the second hole has a third area on the first surface denoted by A 2 ′ and a fourth area on the second surface denoted by A 2 , and a distance between the first hole and the second hole is denoted by d, wherein values of the thickness t, the width WS, the first area A 1 ′, the second area A 1 , the third area A 2 ′, the fourth area A 2 , and the distance d are conformed to the following equation (I): 
     
       
         
           
             
               
                 
                   
                     
                       N 
                       × 
                       
                         log 
                          
                         
                           ( 
                           
                             
                               ( 
                               
                                 
                                   A 
                                    
                                   
                                       
                                   
                                    
                                   
                                     1 
                                     ′ 
                                   
                                 
                                 + 
                                 
                                   A 
                                    
                                   
                                       
                                   
                                    
                                   1 
                                 
                                 + 
                                 
                                   A 
                                    
                                   
                                       
                                   
                                    
                                   2 
                                 
                                 + 
                                 
                                   A 
                                    
                                   
                                       
                                   
                                    
                                   
                                     2 
                                     ′ 
                                   
                                 
                               
                               ) 
                             
                             / 
                             2 
                           
                           ) 
                         
                       
                     
                     t 
                   
                   ≤ 
                   d 
                   &lt; 
                   
                     WS 
                     - 
                     
                       
                         N 
                         × 
                         
                           log 
                            
                           
                             ( 
                             
                               
                                 A 
                                  
                                 
                                     
                                 
                                  
                                 
                                   1 
                                   ′ 
                                 
                               
                               + 
                               
                                 A 
                                  
                                 
                                     
                                 
                                  
                                 1 
                               
                               + 
                               
                                 A 
                                  
                                 
                                     
                                 
                                  
                                 2 
                               
                               + 
                               
                                 A 
                                  
                                 
                                     
                                 
                                  
                                 
                                   2 
                                   ′ 
                                 
                               
                             
                             ) 
                           
                         
                       
                       t 
                     
                   
                 
               
               
                 
                   ( 
                   I 
                   ) 
                 
               
             
           
         
       
     
     wherein A 1 ′, A 1 , A 2 ′, and A 2  are in the unit of μm 2 , t and WS are in the unit of μm, and N is greater than 0 and less than 1E6. 
     Other novel features of the disclosure will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings. 
    
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
         FIG. 1  is a cross-sectional view of an electronic device according to Embodiment 1 of the present disclosure. 
         FIG. 2  is a top view of an electronic device according to Embodiment 1 of the present disclosure. 
         FIG. 3A  is a perspective view showing the relation between a first hole and a second hoe in Embodiment 1 of the present disclosure. 
         FIG. 3B  to  FIG. 3D  are perspective views showing the relations between first holes and second holes in different embodiments of the present disclosure. 
         FIG. 4  is a cross-sectional view of an electronic device according to Embodiment 2 of the present disclosure. 
         FIG. 5  is a top view of an electronic device according to Embodiment 2 of the present disclosure. 
         FIG. 6  is a cross-sectional view of an electronic device according to Embodiment 3 of the present disclosure. 
         FIG. 7  is a cross-sectional view of an electronic device according to Embodiment 4 of the present disclosure. 
         FIG. 8  is a cross-sectional view of an electronic device according to Embodiment 5 of the present disclosure. 
         FIG. 9  is a cross-sectional view of an electronic device according to Embodiment 6 of the present disclosure. 
         FIG. 10A  to  FIG. 10C  are cross-sectional views showing holes with different shapes in other embodiments of the present disclosure. 
     
    
    
     DETAILED DESCRIPTION OF EMBODIMENT 
     The following embodiments when read with the accompanying drawings are made to clearly exhibit the above-mentioned and other technical contents, features and/or effects of the present disclosure. Through the exposition by means of the specific embodiments, people would further understand the technical means and effects the present disclosure adopts to achieve the above-indicated objectives. Moreover, as the contents disclosed herein should be readily understood and can be implemented by a person skilled in the art, all equivalent changes or modifications which do not depart from the concept of the present disclosure should be encompassed by the appended claims. 
     Furthermore, the ordinals recited in the specification and the claims such as “first”, “second” and so on are intended only to describe the elements claimed and imply or represent neither that the claimed elements have any proceeding ordinals, nor that sequence between one claimed element and another claimed element or between steps of a manufacturing method. The use of these ordinals is merely to differentiate one claimed element having a certain designation from another claimed element having the same designation. 
     Furthermore, the ordinals recited in the specification and the claims such as “above”, “over”, or “on” are intended not only directly contact with the other element, but also intended indirectly contact with the other element. Similarly, the ordinals recited in the specification and the claims such as “below”, or “under” are intended not only directly contact with the other element but also intended indirectly contact with the other element. 
     In addition, the features in different embodiments of the present disclosure can be mixed to form another embodiment. 
     Embodiment 1 
       FIG. 1  and  FIG. 2  are respectively a cross-sectional view and a top view of an electronic device of the present embodiment. The electronic device could be a display device or other types of device with electronic circuits. The electronic device of the present embodiment comprises: a substrate  11  having a first surface  11   a  and a second surface  11   b  opposite to the first surface  11   a ; a first hole  111  penetrating through the substrate  11 ; and a second hole  112  penetrating through the substrate  11 . Herein, the first hole  111  has a first upper opening  111   a  on the first surface  11   a  and a first bottom opening  111   b  on the second surface  11   b , and the second hole  112  has a second upper opening  112   a  on the first surface  11   a  and a second bottom opening  112   b  on the second surface  11   b . As shown in  FIG. 2 , the shapes of the first upper opening  111   a  and the second upper opening  112   a  in the electronic device of the preset embodiment are circles. Even though the figures are not shown, the shapes of the first bottom opening  111   b  and the second bottom opening  112   b  are also circles. However, the present disclosure is not limited thereto. The shapes of the first upper opening  111   a , the first bottom opening  111   b , the second upper opening  112   a  and the second bottom opening  112   b  are not particularly limited, and can be a circle, an ellipse, a square, a rectangle, a polygon, or other irregular shape. 
     In the present disclosure, the first hole and the second hole refers to two holes that either a partial hole or a whole hole are not disposed between the first hole and the second hole. For example,  FIG. 3A  is a perspective view showing a relation between the first hole  111  and the second hole  112  in the electronic device of the present embodiment, in which either a partial hole or a whole hole are not disposed between the first hole  111  and the second hole  112 . 
     More particularly, a distance d (which is a minimum distance on the second surface  11   b ) is between a first side wall  111   c  of the first hole  111  and a second side wall  112   c  of the second hole  112 ; a tangent line T 1  perpendicular to the distance d of the first side wall  111   c  is defined; another tangent line T 2  perpendicular to the distance d of the second side wall  112   c  is defined; and further two tangent lines T 3 , T 4  parallel to the distance d of one of the first hole  111  and the second hole  112  which has smaller width at a direction perpendicular to the distance d (in the present embodiment, the tangent lines T 3 , T 4  are tangent lines of the first hole  111 ) are also defined. A region R is defined by the tangent lines T 1 , T 2 , T 3 , T 4 , and either a partial hole or a whole hole are not disposed in the region R. 
       FIG. 3B  to  FIG. 3D  are perspective views showing the relations between first holes and second holes in different embodiments of the present disclosure. The definitions of the regions R shown in  FIG. 3B  to  FIG. 3D  are similar to that stated above, and are not repeated again. In addition, in  FIG. 2 ,  FIG. 3A ,  FIG. 3B  and  FIG. 3D , the first hole  111  and the second hole  112  are arranged approximately parallel to the extension direction of an edge  11   c  of the substrate  11 ; and more specifically, a connection between centers of the first hole  111  and the second hole  112  are arranged approximately parallel to the extension direction of the edge  11   c . However, the present disclosure is not limited thereto. In other embodiments of the present disclosure, as shown in  FIG. 3C , the first hole  111  and the second hole  112  can be arranged not parallel to the extension direction of an edge  11   c  of the substrate  11 ; and more specifically, a connection between centers of the first hole  111  and the second hole  112  are not arranged parallel to the extension direction of the edge  11   c . Furthermore, in the case shown in  FIG. 3D , if the first hole  111  or the second hole  112  has a shape of a square, a rectangle or a polygon, the tangent lines T 3 , T 4  can be an extension line of two edges of the first hole  111  or the second hole  112 . 
     As shown in  FIG. 1 , the electronic device of the present embodiment further comprise: a circuit layer  12  disposed on the first surface  11   a ; a display medium layer  13  disposed on the circuit layer  12 ; a counter substrate  14  disposed on the display medium layer  13 ; an adhesive layer  15  disposed on the counter substrate  14 ; and a cover substrate  16  disposed on the adhesive layer  15 . The circuit layer  12  can comprise plural transistors (not shown in the figure) to drive the display medium layer  13 . In addition, the elements of the display device shown in the present embodiment are not limited to those stated above; other elements such as a polarizer film or touch units may also be interposed between any two elements stated above. For example, touch units (not shown in the figure) may be disposed on the substrate  11  to obtain an in-cell touch display device; touch units (not shown in the figure) may be disposed between the counter substrate  14  and the cover substrate  16  to obtain an on-cell touch display device; or touch units (not shown in the figure) may be disposed outside the cover substrate  16  to obtain an out-cell touch display device. 
     In the present embodiment, the substrate  11 , the counter substrate  14  and the cover substrate  16  can be a quartz substrate, a glass substrate, a plastic substrate, other flexible substrates or films. When the substrate  11  and the counter substrate  14  are plastic substrates, flexible substrates or films, the electronic device of the present embodiment can be a flexible display device. In other embodiments of the present disclosure, the counter substrate  14  can be a barrier film or an encapsulating film; and the electronic device can be a flexible display device. In further other embodiments of the present disclosure, the cover substrate  16  can be a protection glass substrate or a polarizer. 
     In the present embodiment, the display medium layer  13  may comprise, but is not limited to organic light-emitting diodes (OLEDs), inorganic light-emitting diodes (LEDs), mini-meter sized light-emitting diodes (mini-LEDs), micro-meter sized light-emitting diodes (micro-LEDs), quantum-dot light-emitting diodes (QLEDs), or other self-emission type of display medium. In addition, the adhesive layer  15  can be an optical clear adhesive, an edge adhesive, a tape or other adhesion material. 
     In the present embodiment, the electronic device further comprises: a center region AA and a border region B adjacent to the center region AA, wherein at least a part of the first hole  111  or at least a part of the second hole  112  is disposed in the center region AA. Center region AA for a display device could be a display region. As shown in  FIG. 1  and  FIG. 2 , in the electronic device of the present embodiment, the whole first hole  111  and the whole second hole  112  are disposed in the center region AA. 
     As the electronic device developed, the screen-to-body ratio is gradually increased. In the present embodiment, when at least a part of the first hole  111  or at least a part of the second hole  112  is disposed in the center region AA, a high screen-to-body ratio (a ratio of an area of center region AA to a sum of area of center region AA and area of border region B) can be achieved. Especially, when the whole first hole  111  and the whole second hole  112  are disposed in the center region AA, an approximately full screen-to-body ratio can be achieved. 
     As shown in  FIG. 1 , in the present embodiment, the substrate  11  has a thickness denoted by t and a width denoted by WS. The first hole  111  has a first area on the first surface  11   a  denoted by A 1 ′ and a second area on the second surface  11   b  denoted by A 1 ; more specifically, the first upper opening  111   a  of the first hole  111  has a first area A 1 ′, and the first bottom opening  111   b  of the first hole  111  has a second area A 1 . The second hole  112  has a third area on the first surface  11   a  denoted by A 2 ′ and a fourth area on the second surface  11   b  denoted by A 2 ; more specifically, the second upper opening  112   a  of the second hole  112  has a third area A 2 ′, and the second bottom opening  112   b  of the second hole  112  has a fourth area A 2 . Herein, the first area A 1 ′, the second area A 1 , the third area A 2 ′ and the fourth area A 2  can be observed from a top view from the first surface  11   a  and a bottom view from the second surface  11   b , such as the figures shown in  FIG. 2  and  FIG. 3A  to  FIG. 3D . A distance between the first hole  111  and the second hole  112  is denoted by d; more specifically, the distance d is a minimum distance on the second surface  11   b  between a first side wall  111   c  of the first hole  111  and a second side wall  112   c  of the second hole  112 . Herein, values of the thickness t, the width WS, the first area A 1 ′, the second area A 1 , the third area A 2 ′, the fourth area A 2 , and the distance d are conformed to the following equation (I): 
     
       
         
           
             
               
                 
                   
                     
                       N 
                       × 
                       
                         log 
                          
                         
                           ( 
                           
                             
                               ( 
                               
                                 
                                   A 
                                    
                                   
                                       
                                   
                                    
                                   
                                     1 
                                     ′ 
                                   
                                 
                                 + 
                                 
                                   A 
                                    
                                   
                                       
                                   
                                    
                                   1 
                                 
                                 + 
                                 
                                   A 
                                    
                                   
                                       
                                   
                                    
                                   2 
                                 
                                 + 
                                 
                                   A 
                                    
                                   
                                       
                                   
                                    
                                   
                                     2 
                                     ′ 
                                   
                                 
                               
                               ) 
                             
                             / 
                             2 
                           
                           ) 
                         
                       
                     
                     t 
                   
                   ≤ 
                   d 
                   &lt; 
                   
                     WS 
                     - 
                     
                       
                         N 
                         × 
                         
                           log 
                            
                           
                             ( 
                             
                               
                                 A 
                                  
                                 
                                     
                                 
                                  
                                 
                                   1 
                                   ′ 
                                 
                               
                               + 
                               
                                 A 
                                  
                                 
                                     
                                 
                                  
                                 1 
                               
                               + 
                               
                                 A 
                                  
                                 
                                     
                                 
                                  
                                 2 
                               
                               + 
                               
                                 A 
                                  
                                 
                                     
                                 
                                  
                                 
                                   2 
                                   ′ 
                                 
                               
                             
                             ) 
                           
                         
                       
                       t 
                     
                   
                 
               
               
                 
                   ( 
                   I 
                   ) 
                 
               
             
           
         
       
     
     wherein A 1 ′, A 1 , A 2 ′, and A 2  are in the unit of μm 2 , t and WS are in the unit of μm, and N is a coefficient with no unit, and value of N is greater than 0 and less than 1E6 (1,000,000). 
     In the present embodiment, the first hole  111  and the second hole  112  are disposed in the substrate  11 , which may cause the anti-bending strength of the substrate  11  decreased. If the distance d is below the lower limit defined by the equation (I), the substrate  11  does not have enough anti-bending strength, and may be easily broken. In addition, if the distance d is below the lower limit defined by the equation (I), the substrate  11  may be easily broken at the position between the first hole  111  and the second hole  112  during the process for forming the first hole  111  and the second hole  112 . If the distance is exceed the upper limit defined by the equation (I), the first hole  111  and the second hole  112  may be too close to edges of the substrate  11 , and the substrate  11  may also be easily broken. Hence, when the distance d is within the range defined by the equation (I), the substrate  11  can have enough anti-bending strength; and therefore, the durability of the electronic device can be maintained. 
     In the present disclosure, the coefficient N depends upon the first area A 1 ′, the second area A 1 , the third area A 2 ′ and the fourth area A 2 . 
     In one aspect of the present disclosure, an average of the first area A 1 ′ and the second area A 1  is defined as a first average, an average of the third area A 2 ′ and the fourth area A 2  is defined as a second average, and N is equal to 9E2 (900) when at least one of the first average and the second average is greater than 3 μm 2  and less than 1E4 (10,000) μm 2 . 
     In another aspect of the present disclosure, an average of the first area A 1 ′ and the second area A 1  is defined as a first average, an average of the third area A 2 ′ and the fourth area A 2  is defined as a second average, and N is equal to 9E3 (9,000) when at least one of the first average and the second average is greater or equal to 1E4 (10,000) μm 2  and less than 1E6 (1,000,000) μm 2 . 
     In further another aspect of the present disclosure, an average of the first area A 1 ′ and the second area A 1  is defined as a first average, an average of the third area A 2 ′ and the fourth area A 2  is defined as a second average, and N is equal to 9E4 (90,000) when at least one of the first average and the second average is greater or equal to 1E6 (1,000,000) μm 2  and less than 1E7 (10,000,000) μm 2 . 
     In further another aspect of the present disclosure, an average of the first area A 1 ′ and the second area A 1  is defined as a first average, an average of the third area A 2 ′ and the fourth area A 2  is defined as a second average, and N is equal to 9E5 (900,000) when at least one of the first average and the second average is greater or equal to 1E7 (10,000,000) μm 2  and less than 6.4E7 (64,000,000) μm 2 . 
     In the present disclosure, the first area A 1 ′, the second area A 1 , the third area A 2 ′, the fourth area A 2 , the thickness t and the width WS can be measured by an optical microscope (OM) or a scanning electron microscope (SEM). When the optical microscope is used, the back illuminator is close, and the front illuminator is open. The first area A 1 ′, the second area A 1 , the third area A 2 ′ and the fourth area A 2  can be observed viewing from a perpendicular direction of the substrate  11 , for example, a top view from the first surface  11   a  and a bottom view from the second surface  11   b , such as the figures shown in  FIG. 2  and  FIG. 3A  to  FIG. 3D . In addition, the observed dark zones are the first hole and the second hole. 
     In the electronic device of the present embodiment, the display medium layer  13  has a first signal passing tunnel  131  connecting to the second hole  112 . In addition, the display medium layer  13  further has a second signal passing tunnel  132  connecting to the first hole  111 . Herein, the first signal passing tunnel  131  and the second hole  112  together form a hollow tunnel, and signal can pass through the hollow tunnel. Also, the second signal passing tunnel  132  and the first hole  111  together form another hollow tunnel, and signal can pass through the hollow tunnel. 
     In the present embodiment, the electronic device may further comprise a first electronic unit  21  disposed on the second surface  11   b  and corresponding to the first hole  111  and a second electronic unit  22  disposed on the second surface  11   b  and corresponding to the second hole  112 . More specifically, the first electronic unit  21  corresponds to the first hole  111 , and is disposed under the first substrate  11  and outside the first hole  111 . The second electronic unit  22  corresponds to the second hole  112 , and is disposed under the first substrate  11  and outside the second hole  112 . In addition, the display medium layer  13  and the first electronic unit  21  are disposed on two opposite sides of the first substrate  111 , the first hole  111  is disposed between the first electronic unit  21  and the second signal passing tunnel  132 , and the second hole  112  is disposed between the second electronic unit  22  and the first signal passing tunnel  131 . However, the present disclosure is not limited thereto. In other embodiments of the present disclosure, at least a part of the first electronic unit  21  may be disposed in the first hole  111 , and/or at least a part of the second electronic unit  22  may be disposed in the second hole  112 . 
     In other embodiments of the present disclosure, even not shown in the figures, the hollow tunnel formed by the first signal passing tunnel  131  and the second hole  112  and/or formed by the second signal passing tunnel  132  and the first hole  111  can be extended into the counter substrate  14 , which means that the counter substrate  14  may have hole(s) corresponding to the first hole  111  and/or the second hole  112 . In further other embodiments of the present disclosure, even not shown in the figures, the hollow tunnel formed by the first signal passing tunnel  131  and the second hole  112  and/or formed by the second signal passing tunnel  132  and the first hole  111  can be extended into the counter substrate  14  and further into the adhesive layer  15 , which means that the counter substrate  14  and the adhesive layer  15  may respectively have hole corresponding to the first hole  111  and/or the second hole  112 . In this case, more signals can reach to the first electronic unit  21  and/or the second electronic unit  22 . 
     In addition, in the present embodiment, a first circuit board  211  can electrically connect to the first electronic unit  21 , and a second circuit board  221  can electrically connect to the second electronic unit  22 . 
     In the present embodiment, the first electronic unit  21  and the second electronic unit  22  can respectively a camera or a photo sensor receiving light signal such as visible light, IR light or UV light. Herein, the first signal passing tunnel  131  and the second hole  112  together form a hollow tunnel, and the second signal passing tunnel  132  and the first hole  111  together form another hollow tunnel. Hence, if the first electronic unit  21  and the second electronic unit  22  respectively is a camera or a photo sensor, light or photo signals can pass through these two hollow tunnels to achieve the first electronic unit  21  and the second electronic unit  22 . However, the present disclosure is not limited thereto. In other embodiments of the present disclosure, the first electronic unit  21  and the second electronic unit  22  can respectively be a gate driver IC, a data driver IC, a timing controller IC (TCON), or other electronic unit receiving electrical signal. 
     Herein, the first electronic unit  21  and the second electronic unit  22  can be disposed under the first substrate  11  with or without a binder (not shown in the figure). If the first electronic unit  21  and the second electronic unit  22  are disposed under the first substrate  11  without a binder, the positions of the first electronic unit  21  and the second electronic unit  22  can be fixed with other units such as a frame, a backboard or the like (not shown in the figure). 
     Embodiment 2 
       FIG. 4  and  FIG. 5  are respectively a cross-sectional view and a top view of an electronic device of the present embodiment. The electronic device of the present embodiment is similar to that shown in Embodiment 1, except for the positions of the first hole. 
     As shown in  FIG. 1  and  FIG. 2 , the substrate  11  has a first edge  11   d  and a second edge  11   e  opposite to the first edge lid. The first hole  111  and the second hole  112  are not close to a first edge  11   d  and a second edge  11   e  of the substrate  11 . 
     However, as shown in  FIG. 4  and  FIG. 5  of the present embodiment, the first hole  111  is adjacent to the first edge lid of the first substrate, and the second hole  112  is adjacent to the second edge  11   e  of the substrate  11 . More specifically, the first hole  111  is relatively close to the first edge  11   d  compared to the second hole  112 , and the second hole  112  is relatively close to the second edge  11   e  compared to the first hole  111 . 
     Herein, a first minimum distance d′ between the first edge  11   d  and a first side wall  111   c  of the first hole  111  is donated by d′, and a second minimum distance d″ between the second edge  11   e  and a second sidewall  112   c  of the second hole  112  is donated by d″, and values of the first minimum distance d′, the second minimum distance d″, the thickness t, the first area A 1 ′, the second area A 1 , the third area A 2 ′ and the fourth area A 2  are conformed to the following equations (II) and (III): 
     
       
         
           
             
               
                 
                   
                     d 
                     ′ 
                   
                   ≥ 
                   
                     
                       N 
                       × 
                       
                         log 
                          
                         
                           ( 
                           
                             
                               A 
                                
                               
                                   
                               
                                
                               2 
                             
                             + 
                             
                               A 
                                
                               
                                 2 
                                 ′ 
                               
                             
                           
                           ) 
                         
                       
                     
                     t 
                   
                 
               
               
                 
                   ( 
                   II 
                   ) 
                 
               
             
             
               
                 
                   
                     d 
                     ″ 
                   
                   ≥ 
                   
                     
                       N 
                       × 
                       
                         log 
                          
                         
                           ( 
                           
                             
                               A 
                                
                               
                                   
                               
                                
                               1 
                             
                             + 
                             
                               A 
                                
                               
                                   
                               
                                
                               
                                 1 
                                 ′ 
                               
                             
                           
                           ) 
                         
                       
                     
                     t 
                   
                 
               
               
                 
                   ( 
                   III 
                   ) 
                 
               
             
           
         
       
     
     wherein d and d″ are in the unit of μm. 
     In the present embodiment, because the first hole  111  and the second hole  112  are respectively adjacent to the first edge  11   d  and the second edge  11   e  of the substrate  11 , the substrate  11  may be easily broken if the first hole  111  and the second hole  112  are too close to the first edge lid and the second edge  11   e . Hence, the first minimum distance d′ between the first edge  11   d  and the first side wall  111   c  of the first hole  111  as well as the second minimum distance d″ between the second edge  11   e  and the second sidewall  112   c  of the second hole  112  have to satisfy the aforementioned equations (II) and (III) to prevent the fracture of the substrate  11  at the position near to the first hole  111  and the second hole  112 . 
     In addition, values of the width WS, the first minimum distance d′, the second minimum distance d″, and the distance d are conformed to the following equation (IV): 
     
       
         
           
             
               
                 
                   d 
                   ≤ 
                   
                     WS 
                     - 
                     
                       ( 
                       
                         
                           d 
                           ′ 
                         
                         + 
                         
                           d 
                           ″ 
                         
                       
                       ) 
                     
                     - 
                     
                       
                         
                           
                             ( 
                             
                               
                                 A 
                                  
                                 
                                     
                                 
                                  
                                 1 
                               
                               + 
                               
                                 A 
                                  
                                 
                                     
                                 
                                  
                                 
                                   1 
                                   ′ 
                                 
                               
                               + 
                               
                                 A 
                                  
                                 
                                     
                                 
                                  
                                 2 
                               
                               + 
                               
                                 A 
                                  
                                 
                                     
                                 
                                  
                                 
                                   2 
                                   ′ 
                                 
                               
                             
                             ) 
                           
                           2 
                         
                       
                       . 
                     
                   
                 
               
               
                 
                   ( 
                   IV 
                   ) 
                 
               
             
           
         
       
     
     Embodiment 3 
       FIG. 6  is a cross-sectional view of an electronic device of the present embodiment. The electronic device of the present embodiment is similar to that shown in Embodiment 1, except that the display media are different. 
     In the present embodiment, the display medium layer  13  may comprise liquid crystals (LCs). Because the liquid crystals are in fluid form, dam units  133 ,  134  are disposed in the display medium layer  13 . More specifically, the first signal passing tunnel  131  is formed by the dam unit  133  formed in the display medium layer  13 , and the second signal passing tunnel  132  is formed by the dam unit  134  formed in the display medium layer  13 . Therefore, the purpose of preventing liquid crystals flow into the first hole  111  and the second hole  112  can be achieved. 
     Embodiment 4 
       FIG. 7  is a cross-sectional view of an electronic device of the present embodiment. The electronic device of the present embodiment is similar to that shown in Embodiment 1, except for the following differences. 
     In the electronic device of the present embodiment, the first signal passing tunnel and the second signal passing tunnel are not disposed in the display medium layer  13 . 
     In addition, in the electronic device of the present embodiment, a first conductive element  171  is disposed in the first hole  111 , and the first conductive element  171  electrically connects to the circuit layer  12 . A second conductive element  172  is disposed in the second hole  112 , and the second conductive element  172  electrically connects to the circuit layer  12 . The electronic device of the present embodiment further comprises a first electronic unit  21  disposed under the second surface  11   b , wherein the first electronic unit  21  electrically connects to the circuit layer  12  via the first conducive element  171  and the second conductive element  172 . 
     In the present embodiment, the first conductive element  171  and the second conductive element  172  fill the whole first hole  111  and the whole second hole  112 . However, the present disclosure is not limited thereto. In other embodiments of the present disclosure, the first conductive element  171  and/or the second conductive element  172  can only form on the first side wall  111   c  of the first hole  111  and/or the second side wall  112   c  of the second hole  112 . 
     Furthermore, in the present embodiment, a first metal layer  212  (which can be a circuit layer or a metal pad) and a second metal layer  222  (which can be a circuit layer or a metal pad) can be further disposed on the second surface  11   b  of the substrate  11 , and the first conductive element  171  and the second conductive element  172  electrically connect to a third circuit board  213  (in the present embodiment, a flexible circuit board) via the first metal layer  212  and the second metal layer  222 . In addition, the first electronic unit  21  electrically connects to the third circuit board  213  via a first circuit board  211 . However, the electrical connections between the first electronic unit  21  and the first conductive element  171  and between the first electronic unit  21  and the second conductive element  172  are not limited thereto. 
     Embodiment 5 
       FIG. 8  is a cross-sectional view of an electronic device of the present embodiment. The electronic device of the present embodiment is similar to that shown in Embodiment 4, except for the following differences. 
     In the present embodiment, only the first hole  111  is disposed with the first conductive element  171 , and the first conductive element  171  electrically connects to the circuit layer  12 . Hence, the first electronic unit  21  electrically connects to the circuit layer  12  via the first conductive element  171 , the first metal layer  212  (which can be a circuit layer or a metal pad), the third circuit board  213  (in the present embodiment, a flexible circuit board) and the first circuit board  211 . 
     On the other hand, the second hole  112  is a hollow hole, and the display medium layer  13  has the first signal passing tunnel  131  connecting to the second hole  112 . The first signal passing tunnel  131  and the second hole  112  together form a hollow tunnel, and signal can pass through the hollow tunnel. The second hole  112  is disposed between the first signal passing tunnel  131  and the second electronic unit  22 . 
     Hence, in the present embodiment, the first electronic unit  21  can be a gate driver IC, a data driver IC, a timing controller IC (TCON), or other electronic unit receiving electrical signal; and the second electronic unit  22  corresponds to the second hole  112  can be a camera or a photo sensor receiving light signal such as visible light, IR light or UV light. 
     Embodiment 6 
       FIG. 9  is a cross-sectional view of an electronic device of the present embodiment. The electronic device of the present embodiment is similar to that shown in Embodiment 5, except for the following differences. 
     In the present embodiment, an optical element  18  is further disposed in the second hole  112 . The optical element  18  can be a filter with optical filter property, a micro lens for light collection, or other material with high transparency; but the present disclosure is not limited thereto. 
     In other embodiments of the present disclosure, even not shown in the figures, the hollow tunnel formed by the first signal passing tunnel  131  and the second hole  112  can be extended into the counter substrate  14 , which means the counter substrate  14  has a hole corresponding to the second hole  112 . In further other embodiments of the present disclosure, even not shown in the figures, the hollow tunnel formed by the first signal passing tunnel  131  and the second hole  112  can further be extended into the counter substrate  14  and further into the adhesive layer  15 , which means the counter substrate  14  and the adhesive layer  15  respectively have holes corresponding to the second hole  112 . In this case, the optical element  18  may be selectively disposed in the hole of the counter substrate  14 . 
     In the present embodiment, the optical element  18  fills the whole second hole  112 . However, in other embodiments of the present disclosure, the optical element  18  can be only formed on the second side wall  112   c  of the second hole  112 . 
     The shapes of the first hole  111  and the second hole  112  are not limited to those shown in  FIG. 1  to  FIG. 9 .  FIG. 10A  to  FIG. 10B  are cross-sectional views showing holes with different shapes in other embodiments of the present disclosure. In other embodiments of the present disclosure, the shapes of the first hole  111  and the second hole  112  from the cross sectional view of the electronic device can be a rectangle, a trapezoid, an inversed trapezoid as shown in  FIG. 10A , a dumbbell shape as shown in  FIG. 10B , a funnel shape as shown in  FIG. 10C  or other irregular shape. 
     The electronic device made as described in any of the embodiments of the present disclosure as described previously can be co-used with a touch panel to form a touch electronic device. Meanwhile, a display device or touch display device may be applied to any electronic devices known in the art that need a display screen, such as displays, mobile phones, laptops, video cameras, still cameras, music players, mobile navigators, TV sets, and other electronic devices that display images. 
     In the aforesaid embodiments, the electronic devices are exemplified. However, the present disclosure is not limited thereto. In other embodiments of the present disclosure, the substrate with the aforementioned features can be applied to any other electronic devices to obtain electronic devices with improved compactness, thinness and/or lightness 
     Although the present disclosure has been explained in relation to its embodiment, it is to be understood that many other possible modifications and variations can be made without departing from the spirit and scope of the disclosure as hereinafter claimed.