Patent Publication Number: US-11645975-B2

Title: Pixel driving circuit

Description:
CROSS REFERENCE TO RELATED APPLICATIONS 
     This application is a continuation of U.S. application Ser. No. 17/547,393 filed Dec. 10, 2021, which is a continuation of U.S. application Ser. No. 17/047,544 filed Oct. 14, 2020 (now U.S. Pat. No. 11,238,783), which is a National Stage of International Application No. PCT/KR2018/009078 filed Aug. 9, 2018, claiming priority based on Korean Patent Application No. 10-2018-0074941 filed Jun. 28, 2018. 
    
    
     TECHNICAL FIELD 
     The present embodiments relate to a pixel driving circuit and a display device including the same. 
     RELATED ART 
     Display devices using light-emitting diodes (LED) are gaining popularity in a wide range of fields, from small handheld electronic devices to large outdoor display devices. LED display devices enable accurate voltage switching of each pixel by allowing each pixel to include a pixel circuit for driving a LED. 
     DETAILED DESCRIPTION OF THE DISCLOSURE 
     Technical Problem 
     An embodiment of the present disclosure is to provide a display device capable of reducing power consumption. 
     Technical Solution 
     A pixel driving circuit according to an embodiment of the present disclosure includes a pixel circuit connected to the luminous element, wherein the pixel circuit includes a first pixel circuit configured to control light-emission and non-emission of the luminous element in response to a control signal applied to each of a plurality of subframes constituting a frame during a light-emitting period and a second pixel circuit storing a bit value of image data in a data writing period and generating the control signal based on the bit value and a clock signal in the light-emitting period. 
     The first pixel circuit may include a first transistor outputting a driving current and a second transistor transmitting or blocking the driving current to the luminous element according to the control signal. 
     The first pixel circuit may include a level shifter that converts a voltage level of the control signal. 
     The first transistor may constitute an external circuit of the pixel and a current mirror circuit. 
     The second pixel circuit may include a memory storing the bit value of the image data and a pulse width modulation (PWM) controller reading the bit value from the memory and generating the control signal that has a pulse width which has been adjusted according to a length of the clock signal and the bit value. 
     A display device according to an embodiment of the present disclosure includes a pixel unit arranged with a plurality of pixels each including a luminous element and a pixel circuit connected to the luminous element; a current supply unit supplying a driving current to the plurality of pixels; and a clock generator supplying a clock signal to the plurality of pixels every n subframes constituting a frame in a data writing period, wherein the pixel circuit of each pixel includes a first pixel circuit controlling light-emission and non-emission of the luminous element in response to a control signal applied every n subframes during a light-emitting period and a second pixel circuit storing a bit value of image data in the data writing period and generating the control signal based on the bit value and the clock signal in the light-emitting period. 
     The first pixel circuit may include a first transistor outputting a driving current and a second transistor transmitting or blocking the driving current to the luminous element according to the control signal. 
     The first pixel circuit may include a level shifter that converts a voltage level of the control signal. 
     The first transistor may constitute an external circuit of the pixel and a current mirror circuit. 
     The second pixel circuit may include a memory storing the bit value of the image data and a PWM controller reading the bit value from the memory and generating the control signal that has a pulse width which has been adjusted according to a length of the clock signal and the bit value. 
     Advantageous Effects of the Disclosure 
     A display device according to an embodiment of the present disclosure can reduce power consumption. 
    
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
         FIG.  1    is a diagram schematically illustrating a manufacturing process of a display device according to an embodiment of the present disclosure. 
         FIGS.  2  and  3    are diagrams schematically illustrating a display device according to an embodiment of the present disclosure. 
         FIG.  4    is a circuit diagram illustrating a current supply unit according to an embodiment of the present disclosure. 
         FIG.  5    is a circuit diagram illustrating a pixel PX according to an embodiment of the present disclosure. 
         FIG.  6    is a diagram illustrating a connection relationship between a current supply unit and a pixel according to an embodiment of the present disclosure. 
         FIG.  7    is a diagram for describing driving of a pixel according to an embodiment of the present disclosure. 
         FIG.  8    is a diagram for explaining driving of a pixel according to another embodiment of the present disclosure. 
     
    
    
     BEST MODE FOR DISCLOSURE 
     A pixel according to an embodiment of the present disclosure includes a luminous element and a pixel circuit connected to the luminous element, wherein the pixel circuit includes a first pixel circuit configured to control light-emission and non-emission of the luminous element in response to a control signal applied to each of a plurality of subframes constituting a frame during a light-emitting period and a second pixel circuit storing a bit value of image data in a data writing period and generating the control signal based on the bit value and a clock signal in the light-emitting period. 
     Mode for Disclosure 
     Since the present disclosure may apply various transformations and have various embodiments, specific embodiments will be illustrated in a diagram and described in detail in the detailed description. The effects and features of the present disclosure, and a method of achieving them, will be clarified with reference to the embodiments described later in detail together with diagrams. However, the present disclosure is not limited to the embodiments disclosed below and may be implemented in various forms. 
     Hereinafter, embodiments of the present disclosure will be described in detail with reference to attached diagrams, and when describing with reference to diagrams, the same or corresponding constituent elements are assigned the same diagram symbol, and redundant descriptions thereof will be omitted. 
     In the following embodiments, terms such as first and second are used for distinguishing one constituent element from other constituent elements. These constituent elements should not be limited by these terms. In addition, in the following embodiments, expressions in the singular include plural expressions unless the context clearly indicates otherwise. 
     In the following embodiments, the connection between X and Y may include a case where X and Y are electrically connected, a case where X and Y are functionally connected, and a case where X and Y are directly connected. Here, X and Y may be objects (for example, devices, elements, circuits, wirings, electrodes, terminals, conductive films, layers, etc.). Therefore, it is not limited to a certain connection relationship, for example, a connection relationship indicated in a diagram or the detailed description, and may include other connection relationships than that indicated in a diagram or the detailed description. 
     The case where X and Y are electrically connected may include, for example, a case where at least one element that enables the electrical connection of X and Y (e.g., a switch, a transistor, a capacitor, an inductor, a resistance element, a diode, etc.) is connected between X and Y. 
     The case where X and Y are functionally connected may include a case where at least one circuit of a circuit that enables a functional connection of X and Y, like in a case where the signal output from X is transmitted to Y (e.g., a logic circuit (OR gate, inverter, etc.), a signal conversion circuit (an AD conversion circuit, a gamma correction circuit, etc.), a potential level conversion circuit (a level shifter circuit, etc.), a current supply circuit, an amplification circuit (a circuit that may increase signal amplitude or current amount, etc.), a signal generation circuit, and a memory circuit (a memory, etc.), is connected between X and Y. 
     In the following embodiments, “ON” used in connection with the element state may refer to an activated state of the element, and “OFF” may refer to an inactive state of the element. “On” used in connection with a signal received by the element may refer to a signal that activates the element, and “off” may refer to a signal that disables the element. The element may be activated by a high voltage or a low voltage. For example, the P-type transistor is activated by a low voltage, and the N-type transistor is activated by a high voltage. Therefore, it should be understood that the “on” voltage for the P-type transistor and the N-type transistor is the opposite (low vs. high) voltage level. 
     In the following embodiments, terms such as include or have means that the features or elements described in the specification are present, and do not preclude the possibility that one or more other features or elements may be added. 
       FIG.  1    is a diagram schematically illustrating a manufacturing process of a display device according to an embodiment of the present disclosure. 
     Referring to  FIG.  1   , the display device  30  according to an embodiment may include a luminous element array  10  and a driving circuit board  20 . The luminous element array  10  may be coupled with the driving circuit board  20 . 
     The luminous element array  10  may include a plurality of luminous elements. A luminous element may be a light-emitting diode (LED). At least one luminous element array  10  may be manufactured by growing a plurality of LEDs on a semiconductor wafer (SW). Accordingly, the display device  30  may be manufactured by coupling the luminous element array  10  with the driving circuit board  20 , without the need to individually transfer the LED to the driving circuit board  20 . 
     A pixel circuit corresponding to each LED on the luminous element array  10  may be arranged on the driving circuit board  20 . The LED on the luminous element array  10  and the pixel circuit on the driving circuit board  20  may be electrically connected to form a pixel PX. 
       FIGS.  2  and  3    are diagrams schematically illustrating a display device  30  according to an embodiment of the present disclosure. 
     Referring to  FIGS.  2  and  3   , the display device  30  may include a pixel unit  110  and a driving unit  120 . 
     The pixel unit  110  may display an image by using an n bit digital image signal capable of displaying 1 to 2 n  gray scales. The pixel unit  110  may include a plurality of pixels PX arranged in a certain pattern, for example, a matrix-type pattern or a zigzag-type pattern. The pixel PX emits light of a single color, and may emit, for example, light of red, blue, green, or white. The pixel PX may emit light of other colors than red, blue, green, and white. 
     The pixel PX may include a luminous element. The luminous element may be a self-luminous element. For example, the luminous element may be a LED. The luminous element may be a LED having a micro to nano size. The luminous element may emit light having a single peak wavelength or may emit light having a plurality of peak wavelengths. 
     The pixel PX may further include a pixel circuit connected to the luminous element. The pixel circuit may include at least one thin-film transistor and at least one capacitor. The pixel circuit may be implemented by a semiconductor stack structure on a substrate. 
     A driving unit  120  may drive and control the pixel unit  110 . The driving unit  120  may include a control unit  121 , a gamma setting unit  123 , a data driving unit  125 , a current supply unit  127 , and a clock generator  129 . 
     The control unit  121  may receive image data of a frame from an external device (for example, a graphic controller) and extract gradations for each pixel PX, and convert the extracted gradations into digital data having a preset number of bits. The control unit  121  receives a correction value from the gamma setting unit  123  and performs gamma correction of input image data DATA1 using the correction value, thereby generating correction image data DATA2. The control unit  121  may output the correction image data DATA2 to the data driving unit  125 . The control unit  121  may output, to a shift register  125 , a most significant bit MSB to a least significant bit LSB of the correction image data DATA2 in a certain order. 
     The gamma setting unit  123  may set a gamma value using a gamma curve, set a correction value of image data according to a set gamma value, and output a set correction value to the control unit  121 . The gamma setting unit  123  may be provided as a circuit separate from the control unit  121 , or may be provided to be included in the control unit  121 . 
     The data driving unit  125  may transfer, to each pixel PX of the pixel unit  110 , the correction image data DATA2 from the control unit  121 . The data driving unit  125  may provide a bit value included in the correction image data DATA2 to each pixel PX for every frame. The bit value may have one of a first logic level and a second logic level. The first logic level may be a high level and the second logic level may be a low level. Alternatively, the first logic level may be a low level and the second logic level may be a high level. 
     One frame may include a plurality of subframes. When display device  30  displays n bit image data, the frame may include 8 subframes. The lengths of subframes may be different from one another. For example, the length of a subframe corresponding to the most significant bit MSB of correction image data DATA2 may set to be the longest, and the length of a subframe corresponding to the least significant bit LSB may set to be the shortest. The order of the most significant bit MSB to the least significant bit LSB of the image data DATA2 may correspond to the order of a first subframe to an n-th subframe, respectively. The order of expression of subframes may be set differently depending on the designer. 
     The data driving unit  125  may include a line buffer and a shift register circuit. The line buffer may be one line buffer or two line buffers. The data driving unit  125  may provide n bit image data to each pixel in a line unit (a row unit). 
     The current supply unit  127  may generate and supply the driving current of each pixel PX. The configuration of the current supply unit  127  will be described later with reference to  FIG.  4   . 
     The clock generator  129  may generate a clock signal for every subframe during a single frame and output the generated clock signal to pixels PX. The length of the clock signal may be the same as the length of the corresponding subframe. The clock generator  129  may sequentially supply a clock signal to the clock line CL for every subframe. The clock generator  129  may generate a clock signal according to a preset subframe order. For example, when the order of expression of four subframes is 1-2-3-4, the clock generator  129  may sequentially output a first clock signal to a fourth clock signal in the order of the first subframe to a fourth subframe. When the output order of four subframes is 1-3-2-4, the clock generator  129  may output the clock signal in the order of the first clock signal, a third clock signal, a second clock signal, and the fourth clock signal in the order of the first subframe, the third subframe, the second subframe, and the fourth subframe. 
     Each component of the driving unit  120  may be formed as a separate integrated circuit chip or a single integrated circuit chip, and be mounted directly on a substrate on which the pixel unit  110  is formed, or be mounted on a flexible printed circuit film, or be attached in a form of a TCP (tape carrier package) on a substrate, or be formed directly on the substrate. In one embodiment, the control unit  121 , the gamma setting unit  123 , and the data driving unit  125  may be connected to the pixel unit  110  in the form of an integrated circuit chip, and the current supply unit  127  and the clock generator  129  may be formed directly on the substrate. 
       FIG.  4    is a circuit diagram illustrating a current supply unit according to an embodiment of the present disclosure. 
     Referring to  FIG.  4   , the current supply unit  127  may include a first transistor  51 , a second transistor  53 , an operational amplifier  55 , and a variable resistor  57 . 
     The first transistor  51  has a gate connected to the pixel PX, a first terminal connected to a power voltage VDD, and a second terminal connected to the gate and a first terminal of the second transistor  53 . 
     The second transistor  53  has a gate connected to an output terminal of the operational amplifier  55 , the first terminal connected to the second terminal of the first transistor  51 , and a second terminal connected to a second input terminal (−) of the operational amplifier  55 . 
     A first input terminal (+) of the operational amplifier  55  is connected to a reference voltage V ref , and the second input terminal (−) is connected to the variable resistor  57 . The output terminal of the operational amplifier  55  is connected to the gate of the second transistor  53 . When the reference voltage V ref  is applied to the first input terminal (+), the second transistor  53  may be turned on or off according to the voltage at the output terminal due to the voltage difference among the first input terminal (+), the second input terminal (−) and the output terminal. 
     A resistance value of the variable resistor  57  may be determined according to the control signal SC from the control unit  121 . Depending on the resistance value of the variable resistor  57 , a voltage of the output terminal of the operational amplifier  55  VDD may be changed, and the current I ref  flowing along the first transistor  51  and second transistor  53  turned on from the power voltage VDD may be determined. 
     The current supply unit  127  may supply a driving current corresponding to the current I ref  to the pixel PX by configuring a current mirror together with a transistor in the pixel PX. The driving current may determine a total luminance (brightness) of the pixel unit  110 . 
     In the above-described embodiment, the current supply unit  127  includes the first transistor  51  implemented as a P-type transistor and the second transistor  53  implemented as an N-type transistor, but the embodiment of the present disclosure is not limited thereto. In one or more embodiments, the first transistor  51  and second transistor  53  may be implemented as different types of transistors, and an operational amplifier corresponding thereto may be configured to form the current supply unit  127 . 
       FIG.  5    is a circuit diagram illustrating a pixel PX according to an embodiment of the present disclosure. 
     Referring to  FIG.  5   , the pixel PX may include a luminous element ED and a pixel circuit including a first pixel circuit  40  and a second pixel circuit  50  connected thereto. The first pixel circuit  40  may be a high voltage driving circuit, and the second pixel circuit  50  may be a low voltage driving circuit. The second pixel circuit  50  may be implemented as a plurality of logic circuits. 
     The luminous element ED may selectively emit light for every subframe based on a bit value (logic level) of image data provided from the data driving unit  125  during a single frame, thereby adjusting the light-emission time within the single frame to display gradation. 
     The first pixel circuit  40  may control light-emission and non-emission of the luminous element ED in response to the control signal applied to each of the plurality of subframes during a single frame. The control signal may be a pulse width modulation (PWM) signal. The first pixel circuit  40  may include a first transistor  401 , a second transistor  403 , and a level shifter  405  electrically connected to the current supply unit  127 . 
     The first transistor  401  may output the driving current. The first transistor  401  includes a gate connected to the current supply unit  127 , a first terminal connected to the power voltage VDD, and a second terminal connected to a first terminal of the second transistor  403 . The gate of the first transistor  401  is connected to the gate of the first transistor  51  of the current supply unit  127 , thereby forming a current mirror circuit with the current supply unit  127 . Accordingly, as the first transistor  51  of the current supply unit  127  is turned on, the first transistor  401  which has been turn on may supply a driving current corresponding to the current I ref  formed in the current supply unit  127 . The driving current may be equal to the current I ref  flowing in the current supply unit  127 . 
     The second transistor  403  may transmit or block the driving current to the luminous element ED according to the PWM signal. The second transistor  403  includes a gate connected to an output terminal of the level shifter  405 , the first terminal connected to the second terminal of the first transistor  401 , and a second terminal connected to the luminous element ED. 
     The second transistor  403  may be turned on or off according to the voltage output from the level shifter  405 . The light-emission time of the luminous element ED may be adjusted according to the turn-on or turn-off time of the second transistor  403 . The second transistor  403  may be turned on when a gate-on-level signal (low level in the embodiment of  FIG.  5   ) is applied to the gate, and transfers the driving current I ref  output from the first transistor  401  to the luminous element ED, so that the luminous element ED may emit light. The second transistor  403  may be turned off when a gate-off level signal (high level in the embodiment of  FIG.  5   ) is applied to the gate, and blocks the driving current I ref  output from the first transistor  401  from being transferred to the luminous element ED, so that the luminous element ED may not emit light. During a single frame, the light-emission time and the non-emission time of the luminous element ED are controlled by the turn-on time and the turn-off time of the second transistor  403 , so that a color depth of the pixel unit  110  may be expressed. 
     The level shifter  405  may be connected to an output terminal of a PWM controller  501  of the second pixel circuit  50 , and may convert a voltage level of a first PWM signal output from the PWM controller  501  to generate a second PWM signal. The level shifter  405  may generate a second PWM signal by converting a first PWM signal into a gate-on voltage level signal capable of turning on the second transistor  403  and a gate-off level signal capable of turning off the second transistor  403 . 
     A pulse voltage level of the second PWM signal output by the level shifter  405  may be higher than a pulse voltage level of the first PWM signal, and the level shifter  405  may include a booster circuit that boosts an input voltage. The level shifter  405  may be implemented as a plurality of transistors. 
     The turn-on time and turn-off time of the second transistor  403  during a single frame may be determined according to a pulse width of the first PWM signal. 
     The second pixel circuit  50  may store a bit value of image data applied from the data driving unit  125  during a data writing period for every frame, and generate the first PWM signal based on the bit value and a clock signal during the light-emitting period. The second pixel circuit  50  may include the PWM controller  501  and a memory  503 . 
     The PWM controller  501  may generate the first PWM signal based on a clock signal CK input from the clock generator  120  and a bit value of image data read from the memory  503  during the light-emission period. When a clock signal in a subframe is input from a clock generator  120 , the PWM controller  501  may read a corresponding image data bit value from the memory  503  to generate a first PWM signal. 
     The PWM controller  501  may control a pulse width of a first PWM signal based on a bit value of image data in a subframe and a signal width of a clock signal. For example, when the bit value of the image data is 1, the pulse output of the PWM signal may be turned on as much as the signal width of the clock signal, and when the bit value of the image data is 0, the pulse output of the PWM signal may be turned off as much as the signal width of the clock signal. That is, an on time of the pulse output of the PWM signal and an off time of the pulse output may be determined by the signal width (signal length) of the clock signal. The PWM controller  501  may include at least one logic circuit (for example, an OR gate circuit, etc.) implemented as at least one transistor. 
     In synchronization with a frame start signal, the memory  503  may receive and store in advance the n bit correction image data DATA2 applied through a data line DL from the data driving unit  125  during the data writing period. In the case of a still image, image data previously stored in the memory  503  before an image update or refresh may be used for continuous image display for a plurality of frames. 
     The bit values (logic levels) from the most significant bit MSB to the least significant bit LSB of the n bit correction image data DATA2 may be input from the data driving unit  125  to the memory  503  in a certain order. The memory  503  may store at least 1 bit data. In one embodiment, the memory  503  may be an n bit memory. In the memory  503 , the bit values from the most significant bit MSB to the least significant bit LSB of correction image data DATA2 may be recorded during the data writing period of the frame. In another embodiment, the memory  503  may be implemented as a bit memory of less than n depending on a driving frequency. The memory  503  may be implemented as at least one transistor. The memory  503  may be implemented as a random access memory (RAM), for example, SRAM or DRAM. 
     In the embodiment of  FIG.  5   , the current supply unit  127  is connected to one pixel PX, but the current supply unit  127  may be shared by a plurality of pixels PX. For example, as illustrated in  FIG.  6   , the first transistor  51  of the current supply unit  127  may be electrically connected to the first transistor  401  of each pixel PX of the pixel unit  110  to form a current mirror circuit. In another embodiment, the current supply unit  127  may be provided for every row, and the current supply unit  127  of each row may be shared by a plurality of pixels PXs in the same row. 
     In the above-described embodiment, the pixel includes P-type transistors, but the present disclosure embodiment is not limited thereto. In one or embodiments, the pixel may include N-type transistors, and in this case, the pixel may be driven by a signal in which the level of the signal applied to the P-type transistors is inverted. 
       FIG.  7    is a diagram for explaining driving of a pixel according to an embodiment of the present disclosure. 
       FIG.  7    illustrates an example of driving a pixel in a first row. Referring to  FIG.  7   , the pixel PX may be driven in a data-writing period {circle around (1)} and a light-emitting period {circle around (2)} during a single frame. The light-emitting period {circle around (2)} may be driven by dividing into a first subframe SF 1  to an n-th subframe SFn. 
     In the data-writing period {circle around (1)}, the bit value of the image data DATA from the data driving unit  125  may be recorded in the memory  503  in the pixel PX. 
     In each subframe of light-emitting period {circle around (2)}, a clock signal CK is applied to the PWM controller  501 , and the PWM controller  501  may generate a PWM signal based on the bit value and clock signal CK of the image data DATA recorded in memory  503 . 
     The lengths of time allocated to the first subframe SF 1  to the n-th subframe SFn may be different from one another. For example, a first length T/2{circumflex over ( )}0 may be allocated to the first subframe SF 1 , a second length T/2{circumflex over ( )}1 may be allocated to a second subframe SF 2 , and a third length T/2{circumflex over ( )}2 may be allocated to a third subframe SF 3 , and an n-th length T/2{circumflex over ( )}(n−1) may be allocated to the n-th subframe SFn. 
     The image data DATA may be represented by n bits including the most significant bit MSB and the least significant bit LSB. The order from the most significant bit MSB to the least significant bit LSB may correspond to the order from the first subframe SF 1  to the n-th subframe SFn. 
     The clock signal CK includes a first clock signal CK 1  to an n-th clock signal CKn, and the first clock signal CK 1  to the n-th clock signal CKn may be sequentially output in order corresponding to the order of first subframe SF 1  to n-th subframe SFn. 
     The length of clock signal CK may vary depending on a subframe. For example, the first clock signal CK 1  corresponding to the first subframe SF 1  allocated to the most significant bit MSB of the image data DATA may have the first length T/2{circumflex over ( )}0, a second clock signal CK 2  corresponding to the second subframe SF 2  allocated to a next higher bit MSB- 1  of the image data DATA may have the second length T/2{circumflex over ( )}1, and the n-th clock signal CKn corresponding to an n-th subframe SFTn allocated to the least significant bit LSB of the image data DATA may have n-th length T/2{circumflex over ( )}(n−1). 
     For each of the first subframe SF 1  to the n-th subframe SFn, the PWM controller  501  reads the corresponding bit value of the image data DATA from the memory  503 , and may control the pulse width of the PWM signal based on the signal width of the clock signal CK and the bit value of the image data DATA. 
     The PWM controller  501  may generate the PWM signal (PWM) based on the clock signal CK output from the first subframe SF 1  to the n-th subframe SFn and the bit value of the image data DATA. 
     In  FIG.  7   , an embodiment in which the image data DATA has n bit values of 101 . . . 1 is illustrated. The PWM controller  501  may output a pulse having a pulse width of first length T based on a bit value 1 of MSB of the image data DATA and the first clock signal CK 1 . The PWM controller  501  may turn off the pulse output for a second length T/2 based on a bit value 0 of MSB- 1  of the image data DATA and the second clock signal CK 2 . The PWM controller  501  may output a pulse having a pulse width of n-th length T/2{circumflex over ( )}(n−1) based on the bit value 1 of the LSB of the image data DATA and the n-th clock signal CKn. 
     The luminous element ED may emit light or may not emit light during a single frame according to the pulse output of the PWM signal. The luminous element ED may emit light for a time corresponding to the pulse width when the pulse output is turned on. The luminous element ED may not emit light as long as the pulse output is turned off. 
       FIG.  8    is a diagram for explaining driving of a pixel according to another embodiment of the present disclosure. 
       FIG.  8    is an example of driving a pixel in a first row. Referring to  FIG.  8   , the pixel PX may be driven in a data-writing period {circle around (1)} and a light-emitting period {circle around (2)} during a single frame. The light-emitting period {circle around (2)} may be driven by dividing into the first subframe SF 1  to n-th subframe SFn. At this time, the order of expression of first subframe SF 1  to n-th subframe SFn may be different from the embodiment of  FIG.  7   .  FIG.  8    is an embodiment in which the third subframe SF 3  is expressed earlier than the second subframe SF 2 . The clock signal CK and the bit order of image data DATA may also be determined corresponding to the expression order of the subframe. The order of expression of the subframe may be preset or changed. 
     An embodiment of the present disclosure may be implemented as a micro LED display device. Recently, as the need for a micro display device as a new display device increases, the development of micro LED on silicon or AMOLED on silicon that forms LEDs on silicon is on the rise, and the demand for power consumption reduction in portable display devices is expected to increase. 
     In the embodiments of the present disclosure, a memory is provided in a pixel to enable current driving, and in the case of a still image, the driving unit only needs to transmit a simple driving pulse to the pixel unit, and thus, power consumption may be improved. 
     In the embodiments of the present disclosure, a target gamma value may be set through digital processing, and luminance may be easily adjusted using the current mirror circuit while the set gamma value is maintained. 
     In the embodiments of the present disclosure, a high-resolution display device can be implemented with a circuit configuration mainly based on a low voltage transistor. 
     In the present specification, the present disclosure has been described through limited embodiments, but various embodiments are possible within the scope of the present disclosure. Also, although not explained, it will be said that an equal means is also directly coupled to the present disclosure. Therefore, the true scope of protection of the present disclosure should be determined by the following claims.