Patent Publication Number: US-7595661-B2

Title: Low voltage differential signaling drivers including branches with series resistors

Description:
CROSS-REFERENCE TO RELATED PATENT APPLICATION 
   This application claims the benefit under 35 USC § 119 of Korean Patent Application No. 10-2004-0107994, filed on Dec. 17, 2004, the disclosure of which is hereby incorporated herein by reference in its entirety as if set forth fully herein. 
   FIELD OF THE INVENTION 
   The present invention relates to driver circuits and methods, and more particularly to low voltage differential signaling drivers and associated methods. 
   BACKGROUND OF THE INVENTION 
   Various signal transmission methods for transmitting data between elements of one device or between two or more devices have been developed. 
     FIG. 1  is a circuit diagram of a current mode logic (CML) system using a conventional signal transmission method. Specifically,  FIG. 1  illustrates the transmission of a signal between a transmission unit TX of a first chip CP 1  and a reception unit RX of a second chip CP 2  via transmission lines TL and TLB. Referring to  FIG. 1 , output pads DQ 1  and DQB 1  of the transmission unit TX and output pads DQ 2  and DQB 2  of the reception unit RX are connected to termination resistors having a resistance of 50Ω, which can reduce or eliminate signal reflection. 
   The CML system  100  can transmit and receive signals using the same output pads by connecting the output pads DQ 1  and DQB 1  of the transmission unit TX of the first chip CP 1  to a reception unit of the first chip CP 1  and connecting the output pads DQ 2  and DQB 2  of the reception unit RX of the second chip CP 2  to a transmission unit of the second chip CP 2 . This type of structure is called half-duplex. 
   Since the CML system  100  has a half-duplex structure, it can reduce the number of pins conventionally used for transmitting and receiving signals in half, can reduce signal reflection, and can achieve high operating speed. Thus, the CML system  100  may be used in a RAMBUS DRAM. 
   In the CML system  100 , however, the output pads DQ 1  and DQB 1  are connected to the termination resistors having a resistance of 50Ω in parallel. Thus, the transmission unit TX may need a current Io of about 16 mA to maintain a voltage difference between a signal transmitted via the transmission line TL and a signal transmitted via the transmission line TLB at about 400 mV. In other words, the transmission unit TX or reception unit of the first chip CP 1  or the transmission unit or reception unit RX of the second chip CP 2  may use a considerable amount of power. 
   Another conventional signal transmission method is a low voltage differential signaling method in which a difference between the voltages of two transmission lines is transmitted as a signal. A low voltage differential signaling driver is widely used for various purposes, such as driving signals from a transmission unit to a reception unit. A low voltage differential signaling driver can quickly transmit signals even with low power and can have low electromagnetic interference (EMI) characteristics. 
     FIG. 2  is a circuit diagram of a conventional low voltage differential signaling driver  200 . Referring to  FIG. 2 , the conventional low voltage differential signaling driver  200  includes a first chip CP 1  and a second chip CP 2 . A transmission unit TX of the first chip CP 1  includes a first current source IS 1 , which is connected to a power supply voltage VDD, a second current source IS 2 , which is connected to a ground voltage VSS, PMOS transistors TR 1  and TR 2 , which are connected to the first current source IS 1  in parallel, and NMOS transistors TR 3  and TR 4 , which are connected to the second current source IS 2  in parallel. 
   An input signal is applied to the transistors TR 1  and TR 3 , and another input signal is applied to the transistors TR 2  and TR 4 . 
   The first or second current source IS 1  or IS 2  is controlled so that two of the four transistors TR 1 , TR 2 , TR 3 , and TR 4  can be turned on at the same time, thus generating a voltage at a termination resistor R. In order to let a current flow from a transmission line TL to a transmission line TLB via the termination resistor R, the transistors TR 1  and TR 4  should be turned on, and the transistors TR 2  and TR 3  should be turned off. 
   Since the termination resistor R may have a resistance of 100Ω, the transmission unit TX of the conventional low voltage differential signaling driver  200  may need a current Io of about 4 mA to maintain a difference of about 400 mV between the voltage of a signal transmitted via the transmission line TL and the voltage of a signal transmitted via the transmission line TLB. Accordingly, the conventional low voltage differential signaling driver  200  can consume a smaller amount of current than the CML system  100  of  FIG. 1 . 
   However, in the conventional low voltage differential signaling driver  200 , unlike in the CML system  100  of  FIG. 1 , the termination resistor R may only be installed in a reception unit RX of the second chip CP 2 . Thus, the transmission unit TX of the first chip CP 1  may suffer from signal reflections and severe noise. 
   In addition, such an asymmetry between the transmission unit TX of the first chip CP 1  and the reception unit RX of the second chip CP 2  may prevent the conventional low voltage differential signaling driver  200  from adopting a half-duplex structure. Thus, the number of pins used by the conventional low voltage differential signaling driver  200  to transmit and receive signals may increase. 
     FIG. 3A  is a circuit diagram of another version of a conventional low voltage differential signaling driver  200  of  FIG. 2 , i.e., a conventional low voltage differential signaling driver  300 , and  FIG. 3B  is a detailed circuit diagram illustrating an internal structure of the conventional low voltage differential signaling driver  300  of  FIG. 3A . Referring to  FIG. 3A , the conventional low voltage differential signaling driver  300  has the same structure as the conventional low voltage differential signaling driver  200  of  FIG. 2  except that termination resistors R 1  are installed in a transmission unit TX of a first chip CP 1 . Accordingly, the structure of the transmission unit TX of the first chip CP 1  and the structure of a reception unit RX of a second chip CP 2  are symmetrical, and thus the conventional low voltage differential signaling driver  300  can reduce signal reflections. 
   Referring to  FIG. 3B , switches SW are turned on when the transmission unit TX of the first chip CP 1  operates and are turned off when the reception unit RX of the second chip CP 2  operates. 
   The termination resistors R 1  each having a resistance of, for example, 50Ω are connected to each other in series in the transmission unit TX of the first chip CP 1 , and termination resistors R 2  each having a resistance of, for example, 50Ω are connected to each other in series in a transmission unit TX of the second chip CP 2 . Thus, the structures of the transmission unit TX and a reception unit RX of the first chip CP 1  and the structures of the transmission unit TX and a reception unit RX of the second chip CP 2  are symmetrical, and thus, the conventional low voltage differential signaling driver  300  can reduce signal reflections and adopt a half-duplex structure. 
   In the conventional low voltage differential signaling driver  300 , the termination resistors R 1  and R 2  are connected in parallel. Thus, the conventional low voltage differential signaling driver  300  has a total resistance of 50Ω. Accordingly, the transmission unit TX of the first or second chip CP 1  or CP 2  may need a current Io of about 8 mA to maintain a difference of about 400 mV between the voltage of a signal transmitted via a transmission line TL and the voltage of a signal transmitted via a transmission line TLB. Therefore, the conventional low voltage differential signaling driver  300  may consume a larger amount of current than the conventional low voltage differential signaling driver  200  of  FIG. 2 . 
   SUMMARY OF THE INVENTION 
   Exemplary embodiments of the present invention can provide low voltage differential signaling drivers which can minimize signal reflections by transmitting signals using terminal resistors installed in a transmission unit, can reduce the number of pins by half by using pins for both transmitting and receiving signals, and/or can achieve high operating speed while consuming less power. 
   According to some embodiments of the invention, a low voltage differential signal driver includes first and second current sources, a first branch and a second branch. The first branch comprises at least two transistors and at least two resistors therebetween that are all connected in series between the first and second current sources, to define a first node between adjacent resistors that is configured to transmit and receive differential signals. The second branch also comprises at least two transistors and at least two resistors therebetween that also are all connected in series between the first and second current sources, to define a second node between adjacent resistors that is also configured to transmit and receive differential signals. 
   Other embodiments of the present invention provide low voltage differential signaling drivers which receive data and transmit and receive differential signals via transmission lines. These low voltage differential signaling drivers include: first and second current sources, which are connected to a power supply voltage and a ground voltage, respectively; a first branch, which comprises at least two transistors connected to each other in series between the first and second current sources and a first node connected to one of the transmission lines; and a second branch, which comprises at least two transistors connected to each other at a second node in series between the first and second current sources and a second node connected to another of the transmission lines. The first branch further comprises resistors connected to each other in series between the transistors, which can reduce signal reflections caused by load resistance connected to the transmission lines, and the second branch further comprises resistors connected to each other in series between the transistors, which can reduce signal reflections caused by the load resistance connected to the transmission lines. 
   The first branch may include: a first transistor which has a first controlled electrode (e.g., source/drain) connected to the first current source and has a controlling electrode (e.g., gate) to which the data is input; a first resistor which has one end (terminal) connected to a second controlled electrode of the first transistor and has the other end connected to the first node; a second transistor which has a first controlled electrode connected to the second current source and has a controlling electrode to which the data is input; and a second resistor which has one end connected to the first node and has the other end connected to a second controlled electrode of the second transistor. 
   The second branch may include: a third transistor which has a first controlled electrode connected to the first current source and a controlling electrode to which inverted data is input, the inverted data having a logic level opposite to the logic level of the data; a third resistor which has one end connected to a second controlled electrode of the third transistor and has the other end connected to the second node; a fourth transistor which has a first controlled electrode connected to the second current source and has a controlling electrode to which the inverted data is input; and a fourth resistor which has one end connected to the second node and has the other end connected to a second controlled electrode of the fourth transistor. 
   In some embodiments, if the data has a second logic level, the first and fourth transistors are turned on, and the second and third transistors are turned off, and if the data has a first logic level, the second and third transistors may be turned on, and the first and fourth transistors may be turned off. 
   In some embodiments, if the data has the second logic level, a result of summing up a total resistance of a current path formed between the first current source and the first node and a total resistance of a current path formed between the second node and the second current source may be equal to the load resistance that is connected to the first and second transmission lines. 
   In some embodiments, if the data has the first logic level, a result of summing up a total resistance of a current path formed between the first current source and the second node and a total resistance of a current path formed between the first node and the second current source may be equal to the load resistance. 
   Moreover, if the load resistance is 2 Z, each of the first through fourth resistors may have a resistance of 0.9 Z, in some embodiments. 
   The low voltage differential signaling driver may also include a control switch which is provided between a third node and a fourth node, the third node connecting the first transistor and the first resistor and the fourth node connecting the third transistor and the third resistor. 
   In some embodiments, if differential signals are input to the low voltage differential signaling driver via the transmission lines, all of the first through fourth transistors may be turned off, and the control switch may be turned on. 
   Other embodiments of the present invention provide low voltage differential signaling drivers. These low voltage differential signaling drivers include: a driving unit which is configured to output a pull-down signal having a first common mode voltage level and a pull-up signal having a second common mode voltage level in response to a control signal, a clock signal, and data; a transmission unit which is configured to output an output differential signal via transmission lines in response to the pull-up signal and the pull-down signal output from the driving unit; and a reception unit which is configured to receive an input differential signal via the transmission lines. In some embodiments, the transmission unit includes: first and second current sources, which are connected to a power supply voltage and a ground voltage, respectively; a first branch, which comprises at least two transistors connected to each other in series between the first and second current sources and a first node connected to one of the transmission lines; and a second branch, which comprises at least two transistors connected to each other in series between the first and second current sources and a second node connected to another of the transmission lines. The first branch also includes resistors connected to each other in series between the transistors, which can reduce signal reflections caused by load resistance connected to the transmission lines, and the second branch further comprises resistors connected to each other in series between the transistors, which can reduce signal reflections caused by the load resistance connected to the transmission lines. Other embodiments of transmission units including first and second branches also may be provided. 
   In some embodiments, the first common mode voltage level may be a voltage level suitable for controlling an NMOS transistor at high speed, the second common mode voltage level may be a voltage level suitable for controlling a PMOS transistor at high speed, and the first common mode voltage level may be higher than the second common mode voltage level. 
   In some embodiments, the driving unit may include: a first controller which is configured to control the logic levels of the pull-down signal and an inverted pull-down signal based on a logic level of the data in response to the control signal and the clock signal; and a second controller which is configured to control the logic levels of the pull-up signal and an inverted pull-up signal based on the logic level of the data in response to an inverted control signal and an inverted clock signal. 
   In some embodiments, the first controller may include: a pull-down signal generator which is configured to generate the pull-down signal whose logic level is opposite to the logic level of the data in response to the control signal and the clock signal; and an inverted pull-down signal generator which is configured to generate the inverted pull-down signal whose logic level is identical to the logic level of the data in response to the control signal and the clock signal. 
   In some embodiments, the pull-down signal generator may include: a first control resistor which is connected between the power supply voltage and a first control node; a first control transistor, the controlled electrodes of which are connected between the first control node and the ground voltage and the controlling electrode of which is connected to the control signal; and second and third control transistors, the controlled electrodes of which are connected to each other in series between the first control node and the ground voltage and the controlling electrodes of which are connected to the clock signal and the data, respectively. The inverted pull-down signal generator may include: a second control resistor which is connected between the power supply voltage and a second control node; a fourth control transistor, the controlled electrodes of which are connected between the second control node and the ground voltage and the controlling electrode of which is connected to the control signal; and fifth and sixth control transistors, the controlled electrodes of which are connected to each other in series between the second control node and the ground voltage and the controlling electrodes of which are connected to the clock signal and inverted data, respectively. 
   In some embodiments, the second controller may include: a pull-up signal generator which is configured to generate the pull-up signal whose logic level is identical to the logic level of the data in response to the inverted control signal and the inverted clock signal; and an inverted pull-up signal generator which is configured to generate the inverted pull-up signal whose logic level is opposite to the logic level of the data in response to the inverted control signal and the inverted clock signal. 
   In some embodiments, the pull-up signal generator may include: first and second inverted control transistors, the controlled electrodes of which are connected in series between the power supply voltage and a first inverted control node and the controlling electrodes of which are connected to the inverted data and the inverted clock signal, respectively; a third inverted control transistor, the controlled electrodes of which are connected between the power supply voltage and the first inverted control node and the controlling electrode of which is connected to the inverted control signal; and a third control resistor which is connected between the first inverted control node and the ground voltage. The inverted pull-up signal generator may include: fourth and fifth inverted control transistors, the controlled electrodes of which are connected to each other in series between the power supply voltage and a second inverted control node and the controlling electrodes of which are connected to the data and the inverted clock signal, respectively; a sixth inverted control transistor, the controlled electrodes of which are connected between the power supply voltage and the second inverted control node and the controlling electrode of which is connected to the inverted control signal; and a fourth control resistor which is connected between the second inverted control node and the ground voltage. 
   In some embodiments, the first branch may include: a first transistor which has a first controlled electrode connected to the first current source and has a controlling electrode to which the data is input; a first resistor which has one end connected to a second controlled electrode of the first transistor and has the other end connected to the first node; a second transistor which has a first controlled electrode connected to the second current source and has a controlling electrode to which the data is input; and a second resistor which has one end connected to the first node and has the other end connected to a second controlled electrode of the second transistor. The second branch may also include: a third transistor which has a first controlled electrode connected to the first current source and has a controlling electrode to which inverted data is input, the inverted data having a logic level opposite to the logic level of the data; a third resistor which has one end connected to a second controlled electrode of the third transistor and has the other end connected to the second node; a fourth transistor which has a first controlled electrode connected to the second current source and has a controlling electrode to which the inverted data is input; and a fourth resistor which has one end connected to the second node and has the other end connected to a second controlled electrode of the fourth transistor. 
   In some embodiments, if the data has a second logic level, the first and fourth transistors may be turned on, and the second and third transistors may be turned off, and if the data has a first logic level, the second and third transistors may be turned on, and the first and fourth transistors may be turned off. 
   In some embodiments, if the data has the second logic level, a result of summing up a total resistance of a current path formed between the first current source and the first node and a total resistance of a current path formed between the second node and the second current source may be equal to the load resistance. 
   In some embodiments, if the data has the first logic level, a result of summing up a total resistance of a current path formed between the first current source and the second node and a total resistance of a current path formed between the first node and the second current source may be equal to the load resistance. 
   In some embodiments, if the load resistance is 2 Z, each of the first through fourth resistors may have a resistance of 0.9 Z. 
   The low voltage differential signaling driver may also include a control switch which is provided between a third node and a fourth node, the third node connecting the first transistor and the first resistor and the fourth node connecting the third transistor and the third resistor, in some embodiments. 
   If differential signals are input to the low voltage differential signaling driver via the transmission lines, all of the first through fourth transistors may be turned off, and the control switch may be turned on, in some embodiments. 
   Other embodiments of the present invention provide data communication systems. These data communication systems can include first and second low voltage differential signaling drivers which are connected to each other via transmission lines and transmit data to or receive data from each other via the transmission lines. The first low voltage differential signaling driver includes a driving unit, which is configured to reduce signal reflections using termination resistance which is same as load resistance of the second low voltage differential signaling driver and is configured to enhance the speed of transmitting data by controlling the logic level of the data. The second low voltage differential signaling driver has same structure as the first low voltage differential signaling driver. 
   The first low voltage differential signaling driver may include: the driving unit which is configured to output a pull-down signal having a first common mode voltage level and a pull-up signal having a second common mode voltage level in response to a control signal, a clock signal, and data; a transmission unit which is configured to output an output differential signal via transmission lines in response to the pull-up signal and the pull-down signal output from the driving unit; and a reception unit which is configured to receive an input differential signal via the transmission lines. The transmission unit may include: first and second current sources, which are connected to a power supply voltage and a ground voltage, respectively; a first branch, which comprises at least two transistors connected to each other in series between the first and second current sources and a first node connected to one of the transmission lines; and a second branch, which comprises at least two transistors connected to each other in series between the first and second current sources and a second node connected to another of the transmission lines. The first branch may also include resistors connected to each other in series between the transistors, which can reduce signal reflections caused by load resistance connected to the transmission lines, and the second branch further comprises resistors connected to each other in series between the transistors, which can reduce signal reflections caused by the load resistance connected to the transmission lines. Other embodiments of transmission units including first and second branches also may be provided. 
   In some embodiments, the first common mode voltage level may be a voltage level suitable for controlling an NMOS transistor at high speed, the second common mode voltage level may be a voltage level suitable for controlling a PMOS transistor at high speed, and the first common mode voltage level is higher than the second common mode voltage level. 
   In some embodiments, the driving unit may include: a first controller which is configured to control the logic levels of the pull-down signal and an inverted pull-down signal based on the logic level of the data in response to the control signal and the clock signal; and a second controller which controls the logic levels of the pull-up signal and an inverted pull-up signal based on the logic level of the data in response to an inverted control signal and an inverted clock signal. 
   In some embodiments, the first controller may include: a pull-down signal generator which is configured to generate the pull-down signal whose logic level is opposite to the logic level of the data in response to the control signal and the clock signal; and an inverted pull-down signal generator which is configured to generate the inverted pull-down signal whose logic level is identical to the logic level of the data in response to the control signal and the clock signal. 
   In some embodiments, the pull-down signal generator may include: a first control resistor which is connected between the power supply voltage and a first control node; a first control transistor, the controlled electrodes of which are connected between the first control node and the ground voltage and the controlling electrode of which is connected to the control signal; and second and third control transistors, the controlled electrodes of which are connected to each other in series between the first control node and the ground voltage and the controlling electrodes of which are connected to the clock signal and the data, respectively. The inverted pull-down signal generator may include: a second control resistor which is connected between the power supply voltage and a second control node; a fourth control transistor, the controlled electrodes of which are connected between the second control node and the ground voltage and the controlling electrode of which is connected to the control signal; and fifth and sixth control transistors, the controlled electrodes of which are connected to each other in series between the second control node and the ground voltage and the controlling electrodes of which are connected to the clock signal and inverted data, respectively. 
   In some embodiments, the second controller may include: a pull-up signal generator which is configured to generate the pull-up signal whose logic level is identical to the logic level of the data in response to the inverted control signal and the inverted clock signal; and an inverted pull-up signal generator which is configured to generate the inverted pull-up signal whose logic level is opposite to the logic level of the data in response to the inverted control signal and the inverted clock signal. 
   In some embodiments, the pull-up signal generator may include: first and second inverted control transistors, the controlled electrodes of which are connected in series between the power supply voltage and a first inverted control node and the controlling electrodes of which are connected to the inverted data and the inverted clock signal, respectively; a third inverted control transistor, the controlled electrodes of which are connected between the power supply voltage and the first inverted control node and the controlling electrode of which is connected to the inverted control signal; and a third control resistor which is connected between the first inverted control node and the ground voltage. The inverted pull-up signal generator include: fourth and fifth inverted control transistors, the controlled electrodes of which are connected to each other in series between the power supply voltage and a second inverted control node and the controlling electrodes of which are connected to the data and the inverted clock signal, respectively; a sixth inverted control transistor, the controlled electrodes of which are connected between the power supply voltage and the second inverted control node and the controlling electrode of which is connected to the inverted control signal; and a fourth control resistor which is connected between the second inverted control node and the ground voltage. 
   According to other embodiments of the present invention, there is provided a data communication method for a low voltage differential signaling driver which comprises first and second branches and a control switch which controls the reception of a differential signal and which transmits and receives the differential signal via transmission lines in response to data. The data communication method may include: determining whether to transmit or receive a differential signal; turning off the control switch if it is determined to transmit the differential signal; selectively turning on transistors included in the first and second branches according to the voltage level of data input to the low voltage differential signaling driver; and outputting the differential signal to the transmission lines using a current path formed by the transistors that are turned on. 
   In some embodiments, the data communication method may also include: turning on the control switch if it is determined to receive the differential signal; and receiving the differential signal via the transmission lines. 
   In some embodiments, the first branch may include: at least two transistors connected to each other at a first node in series between first and second current sources, resistors connected to each other in series between the transistors, and a first node connected to one of the transmission lines, the first and second current sources being connected to a power supply voltage and a ground voltage, respectively. The second branch may include at least two transistors connected to each other in series between the first and second current sources, resistors connected to each other in series between the transistors, and a second node connected to another of the transmission lines. Other embodiments of the first and second branches also may be provided. 
   In some embodiments, if the data has the second logic level, a result of summing up a total resistance of a current path formed between the first current source and the first node and a total resistance of a current path formed between the second node and the second current source may be equal to a load resistance which is connected to the transmission lines. 
   In other embodiments, if the data has the first logic level, a result of summing up a total resistance of a current path formed between the first current source and the second node and a total resistance of a current path formed between the first node and the second current source may be equal to the load resistance which is connected to the transmission lines. 
   In other embodiments, if the control switch is turned on, all of the transistors included in the first and second branches may be turned off. 
   In some embodiments, the selectively turning on of the transistors included in the first and second branches according to the voltage level of the input data includes: controlling the voltage level of the input data; and applying the input data whose voltage level has been controlled to the transistors included in the first and second branches. 
   Finally, in some embodiments, in the controlling of the voltage level of the input data, the voltage level of the input data may be controlled based on a common mode voltage level of the transistors included in the first and second branches. 

   
     BRIEF DESCRIPTION OF THE DRAWINGS 
       FIG. 1  is a circuit diagram of a conventional current mode logic (CML) system; 
       FIG. 2  is a circuit diagram of a conventional low voltage differential signaling driver; 
       FIG. 3A  is a circuit diagram of another conventional low voltage differential signaling driver; 
       FIG. 3B  is a detailed circuit diagram of the conventional low voltage differential signaling driver of  FIG. 3A ; 
       FIG. 4  is a circuit diagram of low voltage differential signaling drivers according to exemplary embodiments of the present invention; 
       FIG. 5  is a circuit diagram illustrating operation of one of the low voltage differential signaling drivers of  FIG. 4  according to exemplary embodiments of the present invention; 
       FIG. 6  is a circuit diagram illustrating a current path formed in a low voltage differential signaling driver of  FIG. 5  in response to data having a logic low level according to exemplary embodiments of the present invention; 
       FIG. 7  is a circuit diagram of a low voltage differential signaling driver according to other exemplary embodiments of the present invention; and 
       FIGS. 8A and 8B  are diagrams illustrating the variations of the logic levels of signals output from a driving unit of  FIG. 7  according to exemplary embodiments of the present invention. 
   

   DETAILED DESCRIPTION OF THE INVENTION 
   The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which illustrative embodiments of the invention are shown. However, this invention may be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. 
   It will be understood that when an element is referred to as being “coupled”, “connected” or “responsive” to another element, it can be directly coupled, connected or responsive to the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly coupled”, “directly connected” or “directly responsive” to another element, there are no intervening elements present. Like numbers refer to like elements throughout. As used herein the term “and/or” includes any and all combinations of one or more of the associated listed items and may be abbreviated by “/”. Moreover, each embodiment described and illustrated herein includes its complementary conductivity type embodiment as well. 
   It will also be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. 
   The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes” and/or “including” when used herein, specify the presence of stated features, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, steps, operations, elements, components, and/or groups thereof. 
   Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein. 
   It will also be understood by those having skill in the art that transistors may be referred to herein generically as including first and second controlled electrodes, which may correspond to first and second source/drain regions of a field effect transistor or emitter and collector regions of a bipolar transistor, and a controlling electrode which may correspond to a gate of a field effect transistor or a base of a bipolar transistor. Moreover, any references to two items, such as two transistors or two resistors that are connected together contemplate more than two items being connected together. Thus, for example, a first branch may comprise three transistors and three resistors that are all connected in series between first and second current sources. Finally, the two terminals of a resistor are referred to herein as “ends”, although they need not correspond to physical ends of resistive material. 
     FIG. 4  is a circuit diagram of low voltage differential signalling drivers  400  and  410  according to exemplary embodiments of the present invention. Referring to  FIG. 4 , in some embodiments, when a first chip CP 1  transmits signals to a second chip CP 2 , the low voltage differential signalling driver  400  can reduce signal reflections by making the termination resistance of a transmission unit TX 1  of the first chip CP 1  equal to the termination resistance of a transmission unit TX 2  of the second chip CP 2 . Moreover, in some embodiments, when the first chip CP 1  receives signals from the second chip CP 2 , the low voltage differential signalling driver  400  removes the termination resistance of the transmission unit TX 1  using a control switch RSW so that only the termination resistance of a reception unit RX 1  of the first chip CP 1  is left. 
   In addition, the low voltage differential signalling driver  400  can reduce the number of pins by half by using the same pins for both transmitting and receiving signals and can transmit and receive signals at high speed while consuming less power, according to exemplary embodiments of the invention. 
   The low voltage differential signalling driver  400  receives data and transmits or receives differential signals via transmission lines. 
   The low voltage differential signalling driver  400  is installed in the first chip CP 1 , and the low voltage differential signalling driver  410  is installed in the second chip CP 2 . In some embodiments, the low voltage differential signalling driver  400  has the same structure as the low voltage differential signalling driver  410 . The structure and operation of the low voltage differential signalling driver  400  will now be described in further detail. 
   The low voltage differential signalling driver  400  includes first and second current sources IS 1  and IS 2 , which are connected to a power supply voltage VDD and a ground voltage VSS, respectively, a first branch BR 1 , and a second branch BR 2 . 
   The first branch BR 1  includes at least two transistors, i.e., TR 1  and TR 2 , connected in series between the first and second current sources IS 1  and IS 2  and is connected to one of transmission lines TL and TLB at a first node. The second branch BR 2  includes at least two transistors, i.e., TR 3  and TR 4 , connected in series between the first and second current sources IS 1  and IS 2  and is connected to the other transmission line at a second node N 2 . 
   The first branch BR 1  also includes first and second resistors R 1  and R 2  connected in series between the transistors TR 1  and TR 2 , and the second branch BR 2  includes third and fourth resistors R 3  and R 4  connected in series between the transistors TR 3  and TR 4 . 
   The first and second chips CP 1  and CP 2  transmit data to each other or receive data from each other via output pads DQ 1 , DQB 1 , DQ 2 , and DQB 2  using the respective low voltage differential signalling drivers  400  and  410 . Operation of a low voltage differential signalling driver  400  according to exemplary embodiments of the present invention will now be described in detail with reference to  FIG. 5 . 
     FIG. 5  is a circuit diagram illustrating operation of a low voltage differential signalling driver  400  of  FIG. 4 . Specifically,  FIG. 5  illustrates the transmission of data to the second chip CP 2  or the reception of data from the second chip CP 2  using the low voltage differential signalling driver  400 . For explanation, the second chip CP 2  is illustrated in  FIG. 5  as if it had only resistors. 
   Referring to  FIG. 5 , the first branch BR 1  includes the first and second transistors TR 1  and TR 2  and the first and second resistors R 1  and R 2 . A first controlled electrode (e.g., source/drain) of the first transistor TR 1  is connected to the first current source IS 1 , and data DATA is input to a controlling electrode (e.g., gate) of the first transistor TR 1 . One end of the first resistor R 1  is connected to a second controlled electrode of the first transistor TR 1 , and the other end of the first resistor R 1  is connected to a first node N 1 . 
   A first controlled electrode of the second transistor TR 2  is connected to the second current source IS 2 , and the data DATA is input to a controlling electrode of the second transistor TR 2 . One end of the second resistor R 2  is connected to the first node N 1 , and the other end of the second resistor R 2  is connected to a second controlled electrode of the second transistor TR 2 . 
   The second branch BR 2  includes the third and fourth transistors TR 3  and TR 4  and the third and fourth resistors R 3  and R 4 . A first controlled electrode of the third transistor TR 3  is connected to the first current source IS 1 , and inverted data DATAB, which is an inverted version of the data DATA, is input to a controlling electrode of the third transistor TR 3 . 
   One end of the third resistor R 3  is connected to a second controlled electrode of the third transistor TR 3 , and the other end of the third resistor R 3  is connected to a second node N 2 . A first controlled electrode of the fourth transistor TR 4  is connected to the second current source IS 2 , and the inverted data DATAB is input to a controlling electrode of the fourth transistor TR 4 . One end of the fourth resistor R 4  is connected to the second node N 2 , and the other end of the fourth resistor R 4  is connected to a second controlled electrode of the fourth transistor TR 4 . 
   Each of the first through fourth resistors R 1  through R 4  may have a resistance of 0.9 Z where Z is a variable. Each of the elements of the low voltage differential signalling driver  400  has intrinsic resistance. A result of summing the intrinsic resistance of the first current source IS 1  and the intrinsic resistance of the first transistor TR 1  is about 0.1 Z, and a result of summing the intrinsic resistance of the second current source IS 2  and the intrinsic resistance of the fourth transistor TR 4  is about 0.1 Z, in some embodiments. 
   When the control switch RSW in the second chip CP 2  is turned on, the resistors of the second chip CP 2  have a total resistance of 2 Z. Suppose that data DATA having a second level is input to the first chip CP 1  and the second level is a logic low level, the first and fourth transistors TR 1  and TR 4  are turned on, and the second and third transistors TR 2  and TR 3  are turned off. As a result, a current path is formed along the first current source IS 1 , the first node N 1 , and the output pad DQ 1 , and a differential signal is output from the output pad DQ 1 . 
   The differential signal output from the output pad DQ 1  is applied to the output pad DQB 1  via the output pad DQ 2 , the resistors (2 Z) of the second chip CP 2 , and the output pad DQB 2  and then is transmitted to the ground voltage VSS along a current path formed between the second node N 2  and the fourth transistor TR 4 . 
   In the current path generated when the data DATA having a logic low level is input to the first chip CP 1 , a total resistance of the first chip CP 1  is equal to the total resistance of the resistors of the second chip, i.e., 2 Z. In other words, the low voltage differential signalling driver  400  of  FIG. 5  has the same termination resistance as the total resistance of the resistors of the second chip CP 2  when transmitting the data DATA to the second chip CP 2 , which can reduce or minimize signal reflections caused by load resistance, according to some embodiments of the invention. 
     FIG. 6  is a circuit diagram illustrating a current path formed in the low voltage differential signal driver  400  of  FIG. 5  according to exemplary embodiments of the invention. Referring to  FIG. 6 , if Z is 50Ω, the first current source IS 1  and the first transistor TR 1  have a resistance of 5Ω together, the first resistor R 1  has a resistance of 45Ω, the fourth resistor R 4  has a resistance of 45Ω, and the fourth transistor TR 4  and the second current source IS 2  have a resistance of 5Ω together. 
   Since the total resistance of the first chip CP 1  is 100Ω and the total resistance of the resistors of the second chip CP 2  is 100Ω, it is possible to reduce the probability of the resistors of the second chip CP 2  reflecting signals output via the output pads DQ 1  and DQB 1 . 
   Since the resistance of the first chip CP 1  is 100Ω, the transmission unit TX of the first chip CP 1  may need a current Io of about 4 mA to maintain a difference of about 400 mV between the voltage of a signal transmitted via the transmission line TL and the voltage of a signal transmitted via the transmission line TLB. Accordingly, the low voltage differential signalling driver  400  can consume less power than the conventional low voltage differential signalling driver  300  of  FIG. 3A , according to some embodiments of the invention. 
   In addition, the low voltage differential signalling driver  400  installed in the first chip CP 1  and the low voltage differential signalling driver  410  installed in the second chip CP 2  can have the same structure and are symmetrical, so that each of the low voltage differential signalling drivers  400  and  410  may adopt a half-duplex structure. Thus, each of the low voltage differential signalling drivers  400  and  410  can reduce the number of pins used for transmitting and receiving the data DATA, according to some embodiments of the invention. 
   Referring again to  FIG. 5 , when receiving data DATA output from the second chip CP 2 , the low voltage differential signalling driver  400  uses a control switch RSW. 
   The low voltage signalling driver  400  includes the control switch RSW between a third node N 3 , which is a node connecting the first transistor TR 1  and the first resistor R 1 , and a fourth node N 4 , which is a node connecting the third transistor TR 3  and the third resistor R 3 . 
   If differential signals, i.e., the data DATA, are input from the second chip CP 2  via the transmission lines TL and TLB, all of the first through fourth transistors TR 1  through TR 4  are turned off, and the control switch RSW is turned on. The control switch RSW is turned on and off in response to a control signal RXEN. The control signal RXEN is a signal which is activated and then turns on the control switch RSW when the low voltage differential signalling driver  400  receives the data DATA from the second chip CP 2 . 
   Accordingly, all of the first through fourth transistors TR 1  through TR 4  and the first and second current sources IS 1  and IS 2  do not operate, and the low voltage differential signalling driver  400  operates in accordance with the resistors of the second chip CP 2 . Suppose that the control switch RSW has an intrinsic resistance of 0.2 Z and Z is, for example, 50 Ω. 
   Then, the output pad DQ 1 , the first node N 1 , the first resistor R 1 , the control switch RSW, the third resistor R 3 , the second node N 2 , and the output pad DQB 1  have a total resistance of 100Ω together. In other words, the resistance of the first chip CP 1  is equal to the total resistance of the resistors of the second chip CP 2 , according to some embodiments of the invention. 
   When transmitting the data DATA to the second chip CP 2 , the low voltage differential signalling driver  400  turns off the control switch RSW, and forms the same termination resistance as the total resistance of the resistors of the second chip CP 2  using the first through fourth resistors R 1  through R 4 . 
     FIG. 7  is a circuit diagram of a low voltage differential signalling driver  700  according to another exemplary embodiment of the present invention, and  FIGS. 8A and 8B  are diagrams illustrating the levels of signals output from a driving unit  710 , also referred to as a dual free driving unit  710 , of  FIG. 7 . 
   Referring to  FIG. 7 , the low voltage differential signalling driver  700  includes the dual free driving unit  710 , a transmission unit  720 , and a reception unit  730 . 
   The dual free driving unit  710  outputs a pull-down signal PDS having a first common mode voltage level and a pull-up signal PUS having a second common mode voltage level in response to a control signal RXEN, a clock signal CLK, and data DATA. 
   In some embodiments, the first common mode voltage level is a voltage level suitable for controlling an NMOS transistor at high speed, and the second common mode voltage level is a voltage level suitable for controlling a PMOS transistor at high speed. The first common mode voltage level is higher than the second common mode voltage level. 
   Specifically, the first common mode voltage level is suitable for controlling second and fourth transistors TR 2  and TR 4  in the transmission unit  720 , and the second common mode voltage level is suitable for controlling first and third transistors TR 1  and TR 3  in the transmission unit  720 . 
   The transmission unit  720  outputs differential signals from the outside via transmission lines TL and TLB in response to the pull-up signal PUS and the pull-down signal PDS output from the dual free driving unit  710 . The reception unit  730  receives differential signals via the transmission lines TL and TLB. The structures and operations of the transmission unit  720  and the reception unit  730  can be the same as the structures and operations of the transmission unit TX 1  and the reception unit RX 1  of  FIG. 5 . 
   In some embodiments, the dual free driving unit  710  includes a first controller  740  and a second controller  760 . 
   The first controller  740  controls the logic levels of the pull-down signal PDS and an inverted pull-down signal PDSB in accordance with a logic level of the data DATA in response to the control signal RXEN and the clock signal CLK. The second controller  760  controls the logic levels of the pull-up signal PUS and an inverted pull-up signal PUSB in accordance with the logic level of the data DATA in response to an inverted control signal RXENB and an inverted clock signal CLKB. 
   Since the data DATA input to the low voltage differential signalling driver  700  has a swing width equivalent to a CMOS level, it may serve as an obstacle to the operation of the low voltage differential signalling driver  700  at a high frequency. Accordingly, the dual free driving unit  710  converts the level of the data DATA to be compatible with the first and second common mode voltage levels suitable for controlling the first through fourth transistors TR 1  through TR 4  and then outputs the conversion results to the transmission unit  720 . 
   The operation of the dual free driving unit  710  will now be described in further detail. The first controller  740  includes a pull-down signal generator  745  and an inverted pull-down signal generator  750 . 
   The pull-down signal generator  745  generates a pull-down signal (PDS) whose logic level is opposite to the logic level of the data DATA in response to the control signal RXEN and the clock signal CLK. The pull-down signal generator  745  includes a first control resistor CR 1 , which is connected between a power supply voltage VDD and a first control node NC 1 , a first control transistor CTR 1 , which is connected between the first control node NC 1  and a ground voltage VSS, and second and third control transistors CTR 2  and CTR 3 , which are connected to each other in series between the first control node NC 1  and the ground voltage VSS. The clock signal CLK and the data DATA are input to the controlling electrodes (e.g., gates) of the second and third control transistors CTR 2  and CTR 3 , respectively. 
   The inverted pull-down signal generator  750  generates the inverted pull-down signal PDSB whose logic level is the same as the logic level of the data DATA in response to the control signal RXEN and the clock signal CLK. The inverted pull-down signal generator  750  includes a second control resistor CR 2 , which is connected between the power supply voltage VDD and a second control node NC 2 , a fourth control transistor CTR 4 , which is connected between the second control node NC 2  and the ground voltage VSS, and fifth and sixth control transistors CTR 5  and CTR 6 , which are connected to each other in series between the second control node NC 2  and the ground voltage VSS. The clock signal CLK and the inverted data DATAB are input to the controlling electrodes of the fifth and sixth control transistors CTR 5  and CTR 6 , respectively. 
   The second controller  760  includes a pull-up signal generator  765  and an inverted pull-up signal generator  770 . The pull-up signal generator  765  generates the pull-up signal PUS whose logic level is the same as the logic level of the data DATA in response to the inverted control signal RXENB and the inverted clock signal CLKB. 
   The pull-up signal generator  765  includes first and second inverted control transistors CTRB 1  and CTRB 2 , which are connected to each other in series between the power supply voltage VDD and a first inverted control node NCB 1 , a third inverted control transistor CTRB 3 , which is connected between the power supply voltage VDD and the first inverted control node NCB 1 , and a third control resistor CR 3 , which is connected between the first inverted control node NCB 1  and the ground voltage VSS. The inverted data DATAB and the inverted clock signal CLKB are input to the controlling electrodes of the first and second inverted control transistors CTRB 1  and CTRB 2 , respectively. 
   The inverted pull-up signal generator  770  generates an inverted pull-up signal PUSB whose logic level is opposite to the logic level of the data DATA in response to the inverted control signal RXENB and the inverted clock signal CLKB. 
   The inverted pull-up signal generator  770  includes fourth and fifth inverted control transistors CTRB 4  and CTRB 5 , which are connected to each other in series between the power supply voltage VDD and a second inverted control node NCB 2 , a sixth inverted control transistor CTRB 6 , which is connected between the power supply voltage and the second inverted control node NCB 2 , and a fourth control resistor CR 4 , which is connected between the second inverted control node NCB 2  and the ground voltage VSS. The data DATA and the inverted clock signal CLKB are input to the controlling electrodes of the fourth and fifth inverted control transistors CTRB 4  and CTRB 5 , respectively, and the control signal RXENB is input to the controlling electrode of the sixth inverted control transistor CTRB 6 . 
   The data DATA is output to the outside when the clock signal CLK has a logic high level and the control signal RXEN has a logic low level. The first and second controllers  740  and  760  operate according to the logic level of the data DATA. 
   The operation of the first and second controllers  740  and  760  will now be described in further detail on the assumption that the data DATA has a logic low level. Since the control signal RXEN has a logic low level, the third inverted control transistor CTRB 3  of the pull-up signal generator  765  is turned off, the first inverted control transistor CTRB 1  is turned off in response to the inverted data DATAB, and the second inverted control transistor CTRB 2  is turned on in response to the inverted clock signal CLKB. 
   Accordingly, the first inverted control node NCB 1  is switched to a logic low level, and the first transistor TR 1  of the transmission unit  720  is turned on in response to the pull-up signal PUS having a logic low level. The second inverted control node NCB 2  is switched to a logic high level, and the third transistor TR 3  of the transmission unit  720  is turned off. The third and fourth control resistors CR 3  and CR 4  have predetermined resistance values so that the voltage levels of the first and second inverted control nodes NCB 1  and NCB 2  can be uniformly maintained. 
   Since the control signal RXEN has a logic low level, the first transistor CTR 1  of the pull-down signal generator  745  is turned off, the second control transistor CTR 2  is turned on in response to the clock signal CLK, and the third control transistor CTR 3  is turned off in response to the data DATA. 
   The first control node NC 1  is switched to a logic high level, and the fourth transistor TR 4  of the transmission unit  720  is turned on in response to the pull-down signal PDS having a logic high level. The second control node NC 2  is switched to a logic low level, and the second transistor TR 2  of the transmission unit  720  is turned off. 
   When the logic level of the data DATA is low, the same current path that is generated in the low voltage differential signalling driver  600  of  FIG. 6  is generated in the low voltage differential signalling driver  700 . However, the low voltage differential signalling driver  700  can achieve a higher operating speed than the low voltage differential signalling driver  600  of  FIG. 6 . 
     FIG. 8A  illustrates variations of the logic levels of the pull-down signal PDS and the inverted pull-down signal PDSB. Referring to  FIG. 8A , when the voltage level of the data DATA swings between the power supply voltage VDD and the ground voltage VSS, the voltage level of the pull-down signal PDS swings between the power supply voltage VDD and a voltage obtained by subtracting a voltage VDD−I·CR 1  generated by the third control resistor CR 3  from the power supply voltage VDD, and the voltage level of the inverted pull-down signal PDSB swings between the power supply voltage VDD and a voltage obtained by subtracting a voltage VDD−I·CR 2  generated by the fourth control resistor CR 4  from the power supply voltage VDD. 
     FIG. 8B  illustrates the variations of the logic levels of the pull-up signal PUS and the inverted pull-up signal PUSB. Referring to  FIG. 8B , when the voltage level of the data DATA swings between the power supply voltage VDD and the ground voltage VSS, the voltage level of the pull-up signal PUS swings between the ground voltage VSS and a voltage obtained by adding the ground voltage VSS to a voltage VDD+I·CR 3  generated by the first control resistor CR 1 , and the voltage level of the inverted pull-up signal PUSB swings between the ground voltage VSS and a voltage obtained by adding the ground voltage VSS to a voltage VDD+I·CR 4  generated by the second control resistor CR 2 . 
   In other words, the pull-up signal PUS, the pull-down signal PDS, the inverted pull-up signal, and the inverted pull-down signal PDSB applied to the first through fourth transistors TR 1  through TR 4  of the transmission unit  720  have a small swing width, thus enhancing the operating speed of the transmission unit  720 . The low voltage differential signalling driver  700  can perform high frequency operations using the dual free driving unit  710 . 
   The operation of the dual free driving unit  710  when the data DATA has a logic high level will be understood by one of ordinary skill in the art, and thus its detailed description will be skipped. 
   Data communication systems according to exemplary embodiments of the present invention will now be described in detail. These data communication systems can include first and second low voltage differential signalling drivers which are connected to each other by transmission lines and receive data from and transmit data to each other via the transmission lines. 
   The first low voltage differential signalling driver includes a dual free driving unit which is configured to reduce signal reflections by using a termination resistance which is the same as a load resistance of the second differential signalling driver, when transmitting data to the second low voltage differential signalling driver and is further configured to enhance the speed of transmitting the data to the second low voltage differential signalling driver by controlling the logic level of the data. The second low voltage differential signalling driver can have the same structure as the first low voltage differential signalling driver. 
   The first low voltage differential signalling driver can have the same structure as, and can serve the same functions as, the first low voltage differential signalling driver  400  of  FIG. 4 . The second low voltage differential signalling driver can have the same structure as, and can serve the same functions as, the second low voltage differential signalling driver  410  of  FIG. 4 . Thus, detailed descriptions of the operation and structure of the data communication system need not be provided. 
   Data communication methods of a low voltage differential signalling driver according to exemplary embodiments of the present invention will now be described in detail. The low voltage differential signalling driver includes first and second branches and a control switch for controlling the reception of differential signals and transmits and receives the differential signals via transmission lines in response to data. 
   These data communication methods can include: determining whether to receive or transmit a differential signal; turning off the control switch if it is determined to transmit a differential signal; selectively turning on transistors included in the first and second branches according to the voltage level of data input to the low voltage differential signalling driver; and outputting the differential signal to the transmission lines using a current path formed by the transistors that are turned on. 
   These data communication methods can be related to the operation of the low voltage differential signalling driver of  FIG. 4  or  7 . The operation of the low voltage differential signalling driver of  FIG. 4  or  7  has been described above, and thus, its detailed description need not be repeated. 
   As described above, low voltage differential signalling drivers according to exemplary embodiments of the present invention can reduce or minimize signal reflections using termination resistances when transmitting data and can use some of the termination resistances exclusively provided for receiving data by controlling a control switch when receiving data. In addition, since a low voltage differential signalling driver according to exemplary embodiments of the present invention can be a half-duplex structure, it can reduce the number of pins used for transmitting and receiving data by using the same pins to both transmit and receive data and can achieve high operating speed while consuming less power. 
   In the drawings and specification, there have been disclosed embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.