Patent Publication Number: US-11641746-B2

Title: Three-dimensional memory device with peripheral circuit located over support pillar array and method of making thereof

Description:
FIELD 
     The present disclosure relates generally to the field of semiconductor devices, and particular to a three-dimensional memory device containing a peripheral circuit located over a support pillar array and methods of manufacturing the same. 
     BACKGROUND 
     Three-dimensional vertical NAND strings having one bit per cell are disclosed in an article by T. Endoh et al., titled “Novel Ultra High Density Memory With A Stacked-Surrounding Gate Transistor (S-SGT) Structured Cell”, IEDM Proc. (2001) 33-36. 
     SUMMARY 
     According to an aspect of the present disclosure, a three-dimensional memory device is provided, which comprises: a first alternating stack of first insulating layers and first electrically conductive layers located over a substrate; memory stack structures extending through the first alternating stack, wherein each of the memory stack structures comprises a memory film and a vertical semiconductor channel; a second alternating stack of second insulating layers and second electrically conductive layers located over the substrate and laterally spaced from the first alternating stack; a contact-level dielectric layer overlying the first alternating stack and the second alternating stack; a planar semiconductor material layer bonded to the contact-level dielectric layer over an area of the second alternating stack; and field effect transistors located on the semiconductor material layer and electrically connected the first electrically conductive layers 
     According to another aspect of the present disclosure, a method of forming a three-dimensional memory device is provided, which comprises: forming a memory-level assembly over a substrate, wherein the memory-level assembly comprises a first alternating stack of first insulating layers and first electrically conductive layers and memory stack structures vertically extending through the first alternating stack and a second alternating stack of second insulating layers and second electrically conductive layers, wherein each of the memory stack structures comprises a memory film and a vertical semiconductor channel; forming a contact-level dielectric layer over the first alternating stack and the second alternating stack; bonding a planar semiconductor material layer to the contact-level dielectric layer; and forming field effect transistors on the planar semiconductor material layer. 
    
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
         FIG.  1 A  is a schematic vertical cross-sectional view of an exemplary structure after formation of an alternating stack of insulating layers and sacrificial material layers according to an embodiment of the present disclosure. 
         FIG.  1 B  is another schematic vertical cross-sectional view of the exemplary structure of  FIG.  1 A . 
         FIG.  2 A  is a schematic vertical cross-sectional view of the exemplary structure after formation of stepped terraces and a retro-stepped dielectric material portion according to an embodiment of the present disclosure. 
         FIG.  2 B  is another schematic vertical cross-sectional view of the exemplary structure of  FIG.  2 A . 
         FIG.  2 C  is a plan view of a semiconductor die including the exemplary structure of  FIGS.  2 A and  2 B . The vertical planes A-A′ and B-B′ are the planes of the schematic vertical cross-sectional views of  FIGS.  2 A and  2 B , respectively. 
         FIG.  3 A  is a schematic vertical cross-sectional view of the exemplary structure after formation of memory openings and support openings according to an embodiment of the present disclosure. 
         FIG.  3 B  is a top-down view of the exemplary structure of  FIG.  3 A . The vertical plane A-A′ is the plane of the cross-section for  FIG.  3 A . 
         FIGS.  4 A- 4 H  are sequential schematic vertical cross-sectional views of a memory opening within the exemplary structure during formation of a memory stack structure, an optional dielectric core, and a drain region therein according to an embodiment of the present disclosure. 
         FIG.  5    is a schematic vertical cross-sectional view of the exemplary structure after formation of memory stack structures and support pillar structures according to an embodiment of the present disclosure. 
         FIG.  6 A  is a schematic vertical cross-sectional view of the exemplary structure after formation of backside trenches according to an embodiment of the present disclosure. 
         FIG.  6 B  is a partial see-through top-down view of the exemplary structure of  FIG.  6 A . The vertical plane A-A′ is the plane of the schematic vertical cross-sectional view of  FIG.  6 A . 
         FIG.  7    is a schematic vertical cross-sectional view of the exemplary structure after formation of backside recesses according to an embodiment of the present disclosure. 
         FIGS.  8 A- 8 D  are sequential vertical cross-sectional views of a region of the exemplary structure during formation of electrically conductive layers according to an embodiment of the present disclosure. 
         FIG.  9    is a schematic vertical cross-sectional view of the exemplary structure at the processing step of  FIG.  8 D . 
         FIG.  10 A  is a schematic vertical cross-sectional view of the exemplary structure after removal of a deposited conductive material from within the backside trench according to an embodiment of the present disclosure. 
         FIG.  10 B  is a partial see-through top-down view of the exemplary structure of  FIG.  10 A . The vertical plane A-A′ is the plane of the schematic vertical cross-sectional view of  FIG.  10 A . 
         FIG.  11 A  is a schematic vertical cross-sectional view of the exemplary structure after formation of an insulating spacer and a backside contact structure according to an embodiment of the present disclosure. 
         FIG.  11 B  is a magnified view of a region of the exemplary structure of  FIG.  11 A . 
         FIG.  12 A  is a schematic vertical cross-sectional view of the exemplary structure after formation of additional contact via structures according to an embodiment of the present disclosure. 
         FIG.  12 B  is a top-down view of the exemplary structure of  FIG.  12 A . The vertical plane A-A′ is the plane of the schematic vertical cross-sectional view of  FIG.  12 A . 
         FIG.  13    is a vertical cross-sectional view of the exemplary structure after bonding a planar semiconductor material layer to the contact-level dielectric layer according to an embodiment of the present disclosure. 
         FIG.  14    is a vertical cross-sectional view of the exemplary structure after formation of doped wells and shallow trench isolation structures in the planar semiconductor material layer and patterning of the planar semiconductor material layer according to an embodiment of the present disclosure. 
         FIG.  15    is a vertical cross-sectional view of the exemplary structure after formation of dielectric material layers and metal interconnect structures according to an embodiment of the present disclosure. 
         FIG.  16    is a vertical cross-sectional view of the exemplary structure after formation of additional dielectric material layers and additional metal interconnect structures according to an embodiment of the present disclosure. 
     
    
    
     DETAILED DESCRIPTION 
     As discussed above, the present disclosure is directed to three-dimensional memory devices including a peripheral circuit located in a bonded semiconductor layer positioned over a support pillar array and methods of making thereof, the various aspects of which are described below. 
     The drawings are not drawn to scale. Multiple instances of an element may be duplicated where a single instance of the element is illustrated, unless absence of duplication of elements is expressly described or clearly indicated otherwise. Ordinals such as “first,” “second,” and “third” are employed merely to identify similar elements, and different ordinals may be employed across the specification and the claims of the instant disclosure. The term “at least one” element refers to all possibilities including the possibility of a single element and the possibility of multiple elements. 
     The same reference numerals refer to the same element or similar element. Unless otherwise indicated, elements having the same reference numerals are presumed to have the same composition and the same function. Unless otherwise indicated, a “contact” between elements refers to a direct contact between elements that provides an edge or a surface shared by the elements. If two or more elements are not in direct contact with each other or among one another, the two elements are “disjoined from” each other or “disjoined among” one another. As used herein, a first element located “on” a second element can be located on the exterior side of a surface of the second element or on the interior side of the second element. As used herein, a first element is located “directly on” a second element if there exist a physical contact between a surface of the first element and a surface of the second element. As used herein, a first element is “electrically connected to” a second element if there exists a conductive path consisting of at least one conductive material between the first element and the second element. As used herein, a “prototype” structure or an “in-process” structure refers to a transient structure that is subsequently modified in the shape or composition of at least one component therein. 
     As used herein, a “layer” refers to a material portion including a region having a thickness. A layer may extend over the entirety of an underlying or overlying structure, or may have an extent less than the extent of an underlying or overlying structure. Further, a layer may be a region of a homogeneous or inhomogeneous continuous structure that has a thickness less than the thickness of the continuous structure. For example, a layer may be located between any pair of horizontal planes between, or at, a top surface and a bottom surface of the continuous structure. A layer may extend horizontally, vertically, and/or along a tapered surface. A substrate may be a layer, may include one or more layers therein, or may have one or more layer thereupon, thereabove, and/or therebelow. 
     Generally, a semiconductor die, or a semiconductor package, can include a memory chip. Each semiconductor package contains one or more dies (for example one, two, or four). The die is the smallest unit that can independently execute commands or report status. Each die contains one or more planes (typically one or two). Identical, concurrent operations can take place on each plane, although with some restrictions. Each plane contains a number of blocks, which are the smallest unit that can be erased by in a single erase operation. Each block contains a number of pages, which are the smallest unit that can be programmed, i.e., a smallest unit on which a read operation can be performed. 
     Referring to  FIGS.  1 A and  1 B , an exemplary structure according to an embodiment of the present disclosure is illustrated, which can be employed, for example, to fabricate a device structure containing vertical NAND memory devices. The exemplary structure includes a substrate ( 9 ,  10 ), which can be a semiconductor substrate. The substrate can include a substrate semiconductor layer  9  and an optional semiconductor material layer  10 . The substrate semiconductor layer  9  may be a semiconductor wafer or a semiconductor material layer, and can include at least one elemental semiconductor material (e.g., single crystal silicon wafer or layer), at least one III-V compound semiconductor material, at least one II-VI compound semiconductor material, at least one organic semiconductor material, or other semiconductor materials known in the art. The substrate can have a major surface, which can be, for example, a topmost surface of the substrate semiconductor layer  9 . The major surface can be a semiconductor surface. In one embodiment, the major surface  7  can be a single crystalline semiconductor surface, such as a single crystalline semiconductor surface. 
     As used herein, a “semiconducting material” refers to a material having electrical conductivity in the range from 1.0×10 −6  S/cm to 1.0×10 5  S/cm. As used herein, a “semiconductor material” refers to a material having electrical conductivity in the range from 1.0×10 −6  S/cm to 1.0×10 5  S/cm in the absence of electrical dopants therein, and is capable of producing a doped material having electrical conductivity in a range from 1.0 S/cm to 1.0×10 5  S/cm upon suitable doping with an electrical dopant. As used herein, an “electrical dopant” refers to a p-type dopant that adds a hole to a valence band within a band structure, or an n-type dopant that adds an electron to a conduction band within a band structure. As used herein, a “conductive material” refers to a material having electrical conductivity greater than 1.0×10 5  S/cm. As used herein, an “insulator material” or a “dielectric material” refers to a material having electrical conductivity less than 1.0×10 −6  S/cm. As used herein, a “heavily doped semiconductor material” refers to a semiconductor material that is doped with electrical dopant at a sufficiently high atomic concentration to become a conductive material either as formed as a crystalline material or if converted into a crystalline material through an anneal process (for example, from an initial amorphous state), i.e., to have electrical conductivity greater than 1.0×10 5  S/cm. A “doped semiconductor material” may be a heavily doped semiconductor material, or may be a semiconductor material that includes electrical dopants (i.e., p-type dopants and/or n-type dopants) at a concentration that provides electrical conductivity in the range from 1.0×10 −6  S/cm to 1.0×10 5  S/cm. An “intrinsic semiconductor material” refers to a semiconductor material that is not doped with electrical dopants. Thus, a semiconductor material may be semiconducting or conductive, and may be an intrinsic semiconductor material or a doped semiconductor material. A doped semiconductor material can be semiconducting or conductive depending on the atomic concentration of electrical dopants therein. As used herein, a “metallic material” refers to a conductive material including at least one metallic element therein. All measurements for electrical conductivities are made at the standard condition. 
     The optional semiconductor material layer  10 , if present, can be formed on the top surface of the substrate semiconductor layer  9  by deposition of a single crystalline semiconductor material, for example, by selective epitaxy. The deposited semiconductor material can be the same as, or can be different from, the semiconductor material of the substrate semiconductor layer  9 . The deposited semiconductor material can be any material that can be employed for the substrate semiconductor layer  9  as described above. The single crystalline semiconductor material of the semiconductor material layer  10  can be in epitaxial alignment with the single crystalline structure of the substrate semiconductor layer  9 . 
     The region in which a memory array is subsequently formed is herein referred to as a memory array region  100 . A first peripheral device region  200  can be provided in a region that is laterally spaced from the memory array region  100 . A terrace region  300  for subsequently forming stepped terraces of electrically conductive layers can be provided between the memory array region  100  and the peripheral device region  200 . Driver circuit devices (e.g., peripheral circuit devices, such as word line drivers and/or bit line drivers comprising transistors in a CMOS configuration) will be formed in the peripheral device region  200 . 
     A stack of an alternating plurality of first material layers (which can be insulating layers  32 ) and second material layers (which can be sacrificial material layer  42 ) is formed over the top surface of the substrate ( 9 ,  10 ). As used herein, a “material layer” refers to a layer including a material throughout the entirety thereof. As used herein, an alternating plurality of first elements and second elements refers to a structure in which instances of the first elements and instances of the second elements alternate. Each instance of the first elements that is not an end element of the alternating plurality is adjoined by two instances of the second elements on both sides, and each instance of the second elements that is not an end element of the alternating plurality is adjoined by two instances of the first elements on both ends. The first elements may have the same thickness thereamongst, or may have different thicknesses. The second elements may have the same thickness thereamongst, or may have different thicknesses. The alternating plurality of first material layers and second material layers may begin with an instance of the first material layers or with an instance of the second material layers, and may end with an instance of the first material layers or with an instance of the second material layers. In one embodiment, an instance of the first elements and an instance of the second elements may form a unit that is repeated with periodicity within the alternating plurality. 
     Each first material layer includes a first material, and each second material layer includes a second material that is different from the first material. In one embodiment, each first material layer can be an insulating layer  32 , and each second material layer can be a sacrificial material layer. In this case, the stack can include an alternating plurality of insulating layers  32  and sacrificial material layers  42 , and constitutes a prototype stack of alternating layers comprising insulating layers  32  and sacrificial material layers  42 . 
     The stack of the alternating plurality is herein referred to as an alternating stack ( 32 ,  42 ). In one embodiment, the alternating stack ( 32 ,  42 ) can include insulating layers  32  composed of the first material, and sacrificial material layers  42  composed of a second material different from that of insulating layers  32 . The first material of the insulating layers  32  can be at least one insulating material. As such, each insulating layer  32  can be an insulating material layer. Insulating materials that can be employed for the insulating layers  32  include, but are not limited to, silicon oxide (including doped or undoped silicate glass), silicon nitride, silicon oxynitride, organosilicate glass (OSG), spin-on dielectric materials, dielectric metal oxides that are commonly known as high dielectric constant (high-k) dielectric oxides (e.g., aluminum oxide, hafnium oxide, etc.) and silicates thereof, dielectric metal oxynitrides and silicates thereof, and organic insulating materials. In one embodiment, the first material of the insulating layers  32  can be silicon oxide. 
     The second material of the sacrificial material layers  42  is a sacrificial material that can be removed selective to the first material of the insulating layers  32 . As used herein, a removal of a first material is “selective to” a second material if the removal process removes the first material at a rate that is at least twice the rate of removal of the second material. The ratio of the rate of removal of the first material to the rate of removal of the second material is herein referred to as a “selectivity” of the removal process for the first material with respect to the second material. 
     The sacrificial material layers  42  may comprise an insulating material, a semiconductor material, or a conductive material. The second material of the sacrificial material layers  42  can be subsequently replaced with electrically conductive electrodes which can function, for example, as control gate electrodes of a vertical NAND device. Non-limiting examples of the second material include silicon nitride, an amorphous semiconductor material (such as amorphous silicon), and a polycrystalline semiconductor material (such as polysilicon). In one embodiment, the sacrificial material layers  42  can be spacer material layers that comprise silicon nitride or a semiconductor material including at least one of silicon and germanium. 
     In one embodiment, the insulating layers  32  can include silicon oxide, and sacrificial material layers can include silicon nitride sacrificial material layers. The first material of the insulating layers  32  can be deposited, for example, by chemical vapor deposition (CVD). For example, if silicon oxide is employed for the insulating layers  32 , tetraethyl orthosilicate (TEOS) can be employed as the precursor material for the CVD process. The second material of the sacrificial material layers  42  can be formed, for example, CVD or atomic layer deposition (ALD). 
     The sacrificial material layers  42  can be suitably patterned so that conductive material portions to be subsequently formed by replacement of the sacrificial material layers  42  can function as electrically conductive electrodes, such as the control gate electrodes of the monolithic three-dimensional NAND string memory devices to be subsequently formed. The sacrificial material layers  42  may comprise a portion having a strip shape extending substantially parallel to the major surface  7  of the substrate. 
     The thicknesses of the insulating layers  32  and the sacrificial material layers  42  can be in a range from 20 nm to 50 nm, although lesser and greater thicknesses can be employed for each insulating layer  32  and for each sacrificial material layer  42 . The number of repetitions of the pairs of an insulating layer  32  and a sacrificial material layer (e.g., a control gate electrode or a sacrificial material layer)  42  can be in a range from 2 to 1,024, and typically from 8 to 256, although a greater number of repetitions can also be employed. The top and bottom gate electrodes in the stack may function as the select gate electrodes. In one embodiment, each sacrificial material layer  42  in the alternating stack ( 32 ,  42 ) can have a uniform thickness that is substantially invariant within each respective sacrificial material layer  42 . 
     While the present disclosure is described employing an embodiment in which the spacer material layers are sacrificial material layers  42  that are subsequently replaced with electrically conductive layers, embodiments are expressly contemplated herein in which the sacrificial material layers are formed as electrically conductive layers. In this case, steps for replacing the spacer material layers with electrically conductive layers can be omitted. 
     Optionally, an insulating cap layer  70  can be formed over the alternating stack ( 32 ,  42 ). The insulating cap layer  70  includes a dielectric material that is different from the material of the sacrificial material layers  42 . In one embodiment, the insulating cap layer  70  can include a dielectric material that can be employed for the insulating layers  32  as described above. The insulating cap layer  70  can have a greater thickness than each of the insulating layers  32 . The insulating cap layer  70  can be deposited, for example, by chemical vapor deposition. In one embodiment, the insulating cap layer  70  can be a silicon oxide layer. 
     Referring to  FIGS.  2 A- 2 C , stepped surfaces are formed in each terrace region  300 . As used herein, “stepped surfaces” refer to a set of surfaces that include at least two horizontal surfaces and at least two vertical surfaces such that each horizontal surface is adjoined to a first vertical surface that extends upward from a first edge of the horizontal surface, and is adjoined to a second vertical surface that extends downward from a second edge of the horizontal surface. A stepped cavity is formed within the volume from which portions of the alternating stack ( 32 ,  42 ) are removed through formation of the stepped surfaces. A “stepped cavity” refers to a cavity having stepped surfaces. A first peripheral device region  200  can be laterally spaced from a memory array region  100  by a terrace region  300 . In some embodiments, a semiconductor die may include at least one second peripheral device region  400  that is laterally spaced from a memory array region  100  along a direction that is different from the direction of lateral spacing between a memory array region  100  and a first peripheral device region  200 . A terrace region  300  may, or may not, extend between a neighboring pair of a memory array region  100  and a second peripheral device region  400 . 
     The stepped cavity can have various stepped surfaces such that the horizontal cross-sectional shape of the stepped cavity changes in steps as a function of the vertical distance from the top surface of the substrate ( 9 ,  10 ). In one embodiment, the stepped cavity can be formed by repetitively performing a set of processing steps. The set of processing steps can include, for example, an etch process of a first type that vertically increases the depth of a cavity by one or more levels, and an etch process of a second type that laterally expands the area to be vertically etched in a subsequent etch process of the first type. As used herein, a “level” of a structure including alternating plurality is defined as the relative position of a pair of a first material layer and a second material layer within the structure. 
     Each sacrificial material layer  42  other than a topmost sacrificial material layer  42  within each alternating stack ( 32 ,  42 ) laterally extends farther than any overlying sacrificial material layer  42  within the alternating stack ( 32 ,  42 ) in the terrace region. The terrace region includes stepped surfaces of the alternating stack ( 32 ,  42 ) that continuously extend from a bottommost layer within each alternating stack ( 32 ,  42 ) to a topmost layer within the alternating stack ( 32 ,  42 ). 
     Each vertical step of the stepped surfaces can have the height of one or more pairs of an insulating layer  32  and a sacrificial material layer. In one embodiment, each vertical step can have the height of a single pair of an insulating layer  32  and a sacrificial material layer  42 . In another embodiment, multiple “columns” of staircases can be formed along a first horizontal direction hd 1  such that each vertical step has the height of a plurality of pairs of an insulating layer  32  and a sacrificial material layer  42 , and the number of columns can be at least the number of the plurality of pairs. Each column of staircase can be vertically offset among one another such that each of the sacrificial material layers  42  has a physically exposed top surface in a respective column of staircases. In the illustrative example, two columns of staircases are formed for each block of memory stack structures to be subsequently formed such that one column of staircases provide physically exposed top surfaces for odd-numbered sacrificial material layers  42  (as counted from the bottom) and another column of staircases provide physically exposed top surfaces for even-numbered sacrificial material layers (as counted from the bottom). Configurations employing three, four, or more columns of staircases with a respective set of vertical offsets among the physically exposed surfaces of the sacrificial material layers  42  may also be employed. Each sacrificial material layer  42  has a greater lateral extent, at least along one direction, than any overlying sacrificial material layers  42  such that each physically exposed surface of any sacrificial material layer  42  does not have an overhang. In one embodiment, the vertical steps within each column of staircases may be arranged along the first horizontal direction (e.g., word line direction) hd 1 , and the columns of staircases may be arranged along a second horizontal direction (e.g., bit line direction) hd 2  that is perpendicular to the first horizontal direction hd 1 . In one embodiment, the first horizontal direction hd 1  may be perpendicular to the boundary between the memory array region  100  and the terrace region  300 . 
     A first alternating stack S 1  of first insulating layers  32  and first sacrificial material layers  42  is formed in each memory array region  100  and extends into one side of the terrace region  300  (e.g., the right side in  FIG.  2 B ). A second alternating stack S 2  of second insulating layers  32  and second sacrificial material layers  42  is formed in each peripheral region  200  and extends into the second side of the terrace region  300  (e.g., the left side in  FIG.  2 B ). The first alternating stack S 1  has first stepped surfaces  48 A in the terrace region  300 , and the second alternating stack S 2  has second stepped surfaces  48 B in the terrace region  300 . 
     The first stepped surfaces  48 A have a first average slope and the second surfaces  48 B have a second average slope which is less steep than the first average slope. In other words, the first stepped surfaces  48 A rise at a steeper angle from the substrate (e.g., the substrate semiconductor layer  9 ) than the second stepped surfaces  48 B. As shown in  FIG.  2 B , the angle α (between the normal to layer  9  and the average slope of surfaces  48 A) is greater than angle β (between the normal to layer  9  and the average slope of surfaces  48 B) by at least 5 degrees, such as by 10 to 30 degrees. 
     A retro-stepped dielectric material portion  65  (i.e., an insulating fill material portion) can be formed in the stepped cavity by deposition of a dielectric material therein. For example, a dielectric material such as silicon oxide can be deposited in the stepped cavity. Excess portions of the deposited dielectric material can be removed from above the top surface of the insulating cap layer  70 , for example, by chemical mechanical planarization (CMP). The remaining portion of the deposited dielectric material filling the stepped cavity constitutes the retro-stepped dielectric material portion  65 . As used herein, a “retro-stepped” element refers to an element that has stepped surfaces and a horizontal cross-sectional area that increases monotonically as a function of a vertical distance from a top surface of a substrate on which the element is present. If silicon oxide is employed for the retro-stepped dielectric material portion  65 , the silicon oxide of the retro-stepped dielectric material portion  65  may, or may not, be doped with dopants such as B, P, and/or F. 
     Optionally, drain select level isolation structures  72  can be formed through the insulating cap layer  70  and a subset of the sacrificial material layers  42  located at drain select levels. The drain select level isolation structures  72  can be formed, for example, by forming drain select level isolation trenches and filling the drain select level isolation trenches with a dielectric material such as silicon oxide. Excess portions of the dielectric material can be removed from above the top surface of the insulating cap layer  70 . 
     Referring to  FIGS.  3 A and  3 B , a lithographic material stack (not shown) including at least a photoresist layer can be formed over the insulating cap layer  70  and the retro-stepped dielectric material portion  65 , and can be lithographically patterned to form openings therein. The openings include a first set of openings formed over the memory array region  100  and a second set of openings formed over the terrace region  300  and over the first peripheral device region  200 . The pattern in the lithographic material stack can be transferred through the insulating cap layer  70  or the retro-stepped dielectric material portion  65 , and through the alternating stacks ( 32 ,  42 ) by at least one anisotropic etch that employs the patterned lithographic material stack as an etch mask. Portions of the alternating stacks ( 32 ,  42 ) underlying the openings in the patterned lithographic material stack are etched to form memory openings  49  and support openings  19 . As used herein, a “memory opening” refers to a structure in which memory elements, such as a memory stack structure, is subsequently formed. As used herein, a “support opening” refers to a structure in which a support structure (such as a support pillar structure) that mechanically supports other elements is subsequently formed. The memory openings  49  are formed through the insulating cap layer  70  and the entirety of the first alternating stack ( 32 ,  42 ) in the memory array region  100 . The support openings  19  are formed through the retro-stepped dielectric material portion  65  and the portion of the first alternating stack ( 32 ,  42 ) that underlie the stepped surfaces in the terrace region  300 , or through the second alternating stack ( 32 ,  42 ) located in the first peripheral device region  200 . 
     The memory openings  49  are formed in the first alternating stack ( 32 ,  42 ), and extend through the entirety of the first alternating stack ( 32 ,  42 ). The support openings  19  are formed in the second alternating stack ( 32 ,  42 ) and/or through the retro-stepped dielectric material portion  65 . The chemistry of the anisotropic etch process employed to etch through the materials of the alternating stacks ( 32 ,  42 ) can alternate to optimize etching of the first and second materials in the alternating stacks ( 32 ,  42 ). The anisotropic etch can be, for example, a series of reactive ion etches. The sidewalls of the memory openings  49  and the support openings  19  can be substantially vertical, or can be tapered. The patterned lithographic material stack can be subsequently removed, for example, by ashing. 
     The memory openings  49  and the support openings  19  can extend from the horizontal plane including the top surfaces of the alternating stacks ( 32 ,  42 ) to at least the horizontal plane including the topmost surface of the semiconductor material layer  10 . In one embodiment, an overetch into the semiconductor material layer  10  may be optionally performed after the top surface of the semiconductor material layer  10  is physically exposed at a bottom of each memory opening  49  and each support opening  19 . The overetch may be performed prior to, or after, removal of the lithographic material stack. In other words, the recessed surfaces of the semiconductor material layer  10  may be vertically offset from the un-recessed top surfaces of the semiconductor material layer  10  by a recess depth. The recess depth can be, for example, in a range from 1 nm to 50 nm, although lesser and greater recess depths can also be employed. The overetch is optional, and may be omitted. If the overetch is not performed, the bottom surfaces of the memory openings  49  and the support openings  19  can be coplanar with the topmost surface of the semiconductor material layer  10 . 
     Each of the memory openings  49  and the support openings  19  may include a sidewall (or a plurality of sidewalls) that extends substantially perpendicular to the topmost surface of the substrate. A two-dimensional array of memory openings  49  can be formed in the memory array region  100 . A two-dimensional array of support openings  19  can be formed in the terrace region  300 . The substrate semiconductor layer  9  and the semiconductor material layer  10  collectively constitutes a substrate ( 9 ,  10 ), which can be a semiconductor substrate. Alternatively, the semiconductor material layer  10  may be omitted, and the memory openings  49  and the support openings  19  can be extend to a top surface of the substrate semiconductor layer  9 . 
       FIGS.  4 A- 4 H  illustrate structural changes in a memory opening  49 , which is one of the memory openings  49  in the exemplary structure of  FIGS.  3 A and  3 B . The same structural change occurs simultaneously in each of the other memory openings  49  and in each support opening  19 . 
     Referring to  FIG.  4 A , a memory opening  49  in the exemplary device structure of  FIGS.  3 A and  3 B  is illustrated. The memory opening  49  extends through the insulating cap layer  70 , the first alternating stack ( 32 ,  42 ), and optionally into an upper portion of the semiconductor material layer  10 . At this processing step, each support opening  19  can extend through the retro-stepped dielectric material portion  65 , a subset of layers in the first alternating stack ( 32 ,  42 ), and optionally through the upper portion of the semiconductor material layer  10 . The recess depth of the bottom surface of each memory opening with respect to the top surface of the semiconductor material layer  10  can be in a range from 0 nm to 30 nm, although greater recess depths can also be employed. Optionally, the sacrificial material layers  42  can be laterally recessed partially to form lateral recesses (not shown), for example, by an isotropic etch. 
     Referring to  FIG.  4 B , an optional pedestal channel portion (e.g., an epitaxial pedestal)  11  can be formed at the bottom portion of each memory opening  49  and each support openings  19 , for example, by selective epitaxy. Each pedestal channel portion  11  comprises a single crystalline semiconductor material in epitaxial alignment with the single crystalline semiconductor material of the semiconductor material layer  10 . In one embodiment, the pedestal channel portion  11  can be doped with electrical dopants of the same conductivity type as the semiconductor material layer  10 . In one embodiment, the top surface of each pedestal channel portion  11  can be formed above a horizontal plane including the top surface of a sacrificial material layer  42 . In this case, at least one source select gate electrode can be subsequently formed by replacing each sacrificial material layer  42  located below the horizontal plane including the top surfaces of the pedestal channel portions  11  with a respective conductive material layer. The pedestal channel portion  11  can be a portion of a transistor channel that extends between a source region to be subsequently formed in the substrate ( 9 ,  10 ) and a drain region to be subsequently formed in an upper portion of the memory opening  49 . A memory cavity  49 ′ is present in the unfilled portion of the memory opening  49  above the pedestal channel portion  11 . In one embodiment, the pedestal channel portion  11  can comprise single crystalline silicon. In one embodiment, the pedestal channel portion  11  can have a doping of the first conductivity type, which is the same as the conductivity type of the semiconductor material layer  10  that the pedestal channel portion contacts. If a semiconductor material layer  10  is not present, the pedestal channel portion  11  can be formed directly on the substrate semiconductor layer  9 , which can have a doping of the first conductivity type. 
     Referring to  FIG.  4 C , a stack of layers including a blocking dielectric layer  52 , a charge storage layer  54 , a tunneling dielectric layer  56 , and an optional first semiconductor channel layer  601  can be sequentially deposited in the memory openings  49 . 
     The blocking dielectric layer  52  can include a single dielectric material layer or a stack of a plurality of dielectric material layers. In one embodiment, the blocking dielectric layer can include a dielectric metal oxide layer consisting essentially of a dielectric metal oxide. As used herein, a dielectric metal oxide refers to a dielectric material that includes at least one metallic element and at least oxygen. The dielectric metal oxide may consist essentially of the at least one metallic element and oxygen, or may consist essentially of the at least one metallic element, oxygen, and at least one non-metallic element such as nitrogen. In one embodiment, the blocking dielectric layer  52  can include a dielectric metal oxide having a dielectric constant greater than 7.9, i.e., having a dielectric constant greater than the dielectric constant of silicon nitride. 
     Non-limiting examples of dielectric metal oxides include aluminum oxide (Al 2 O 3 ), hafnium oxide (HfO 2 ), lanthanum oxide (LaO 2 ), yttrium oxide (Y 2 O 3 ), tantalum oxide (Ta 2 O 5 ), silicates thereof, nitrogen-doped compounds thereof, alloys thereof, and stacks thereof. The dielectric metal oxide layer can be deposited, for example, by chemical vapor deposition (CVD), atomic layer deposition (ALD), pulsed laser deposition (PLD), liquid source misted chemical deposition, or a combination thereof. The thickness of the dielectric metal oxide layer can be in a range from 1 nm to 20 nm, although lesser and greater thicknesses can also be employed. The dielectric metal oxide layer can subsequently function as a dielectric material portion that blocks leakage of stored electrical charges to control gate electrodes. In one embodiment, the blocking dielectric layer  52  includes aluminum oxide. In one embodiment, the blocking dielectric layer  52  can include multiple dielectric metal oxide layers having different material compositions. 
     Alternatively or additionally, the blocking dielectric layer  52  can include a dielectric semiconductor compound such as silicon oxide, silicon oxynitride, silicon nitride, or a combination thereof. In one embodiment, the blocking dielectric layer  52  can include silicon oxide. In this case, the dielectric semiconductor compound of the blocking dielectric layer  52  can be formed by a conformal deposition method such as low pressure chemical vapor deposition, atomic layer deposition, or a combination thereof. The thickness of the dielectric semiconductor compound can be in a range from 1 nm to 20 nm, although lesser and greater thicknesses can also be employed. Alternatively, the blocking dielectric layer  52  can be omitted, and a backside blocking dielectric layer can be formed after formation of backside recesses on surfaces of memory films to be subsequently formed. 
     Subsequently, the charge storage layer  54  can be formed. In one embodiment, the charge storage layer  54  can be a continuous layer or patterned discrete portions of a charge trapping material including a dielectric charge trapping material, which can be, for example, silicon nitride. Alternatively, the charge storage layer  54  can include a continuous layer or patterned discrete portions of a conductive material such as doped polysilicon or a metallic material that is patterned into multiple electrically isolated portions (e.g., floating gates), for example, by being formed within lateral recesses into sacrificial material layers  42 . In one embodiment, the charge storage layer  54  includes a silicon nitride layer. In one embodiment, the sacrificial material layers  42  and the insulating layers  32  can have vertically coincident sidewalls, and the charge storage layer  54  can be formed as a single continuous layer. 
     In another embodiment, the sacrificial material layers  42  can be laterally recessed with respect to the sidewalls of the insulating layers  32 , and a combination of a deposition process and an anisotropic etch process can be employed to form the charge storage layer  54  as a plurality of memory material portions that are vertically spaced apart. While the present disclosure is described employing an embodiment in which the charge storage layer  54  is a single continuous layer, embodiments are expressly contemplated herein in which the charge storage layer  54  is replaced with a plurality of memory material portions (which can be charge trapping material portions or electrically isolated conductive material portions) that are vertically spaced apart. 
     The charge storage layer  54  can be formed as a single charge storage layer of homogeneous composition, or can include a stack of multiple charge storage layers. The multiple charge storage layers, if employed, can comprise a plurality of spaced-apart floating gate material layers that contain conductive materials (e.g., metal such as tungsten, molybdenum, tantalum, titanium, platinum, ruthenium, and alloys thereof, or a metal silicide such as tungsten silicide, molybdenum silicide, tantalum silicide, titanium silicide, nickel silicide, cobalt silicide, or a combination thereof) and/or semiconductor materials (e.g., polycrystalline or amorphous semiconductor material including at least one elemental semiconductor element or at least one compound semiconductor material). Alternatively or additionally, the charge storage layer  54  may comprise an insulating charge trapping material, such as one or more silicon nitride segments. Alternatively, the charge storage layer  54  may comprise conductive nanoparticles such as metal nanoparticles, which can be, for example, ruthenium nanoparticles. The charge storage layer  54  can be formed, for example, by chemical vapor deposition (CVD), atomic layer deposition (ALD), physical vapor deposition (PVD), or any suitable deposition technique for storing electrical charges therein. The thickness of the charge storage layer  54  can be in a range from 2 nm to 20 nm, although lesser and greater thicknesses can also be employed. 
     The tunneling dielectric layer  56  includes a dielectric material through which charge tunneling can be performed under suitable electrical bias conditions. The charge tunneling may be performed through hot-carrier injection or by Fowler-Nordheim tunneling induced charge transfer depending on the mode of operation of the monolithic three-dimensional NAND string memory device to be formed. The tunneling dielectric layer  56  can include silicon oxide, silicon nitride, silicon oxynitride, dielectric metal oxides (such as aluminum oxide and hafnium oxide), dielectric metal oxynitride, dielectric metal silicates, alloys thereof, and/or combinations thereof. In one embodiment, the tunneling dielectric layer  56  can include a stack of a first silicon oxide layer, a silicon oxynitride layer, and a second silicon oxide layer, which is commonly known as an ONO stack. In one embodiment, the tunneling dielectric layer  56  can include a silicon oxide layer that is substantially free of carbon or a silicon oxynitride layer that is substantially free of carbon. The thickness of the tunneling dielectric layer  56  can be in a range from 2 nm to 20 nm, although lesser and greater thicknesses can also be employed. 
     The optional first semiconductor channel layer  601  includes a semiconductor material such as at least one elemental semiconductor material, at least one III-V compound semiconductor material, at least one II-VI compound semiconductor material, at least one organic semiconductor material, or other semiconductor materials known in the art. In one embodiment, the first semiconductor channel layer  601  includes amorphous silicon or polysilicon. The first semiconductor channel layer  601  can be formed by a conformal deposition method such as low pressure chemical vapor deposition (LPCVD). The thickness of the first semiconductor channel layer  601  can be in a range from 2 nm to 10 nm, although lesser and greater thicknesses can also be employed. A memory cavity  49 ′ is formed in the volume of each memory opening  49  that is not filled with the deposited material layers ( 52 ,  54 ,  56 ,  601 ). 
     Referring to  FIG.  4 D , the optional first semiconductor channel layer  601 , the tunneling dielectric layer  56 , the charge storage layer  54 , the blocking dielectric layer  52  are sequentially anisotropically etched employing at least one anisotropic etch process. The portions of the first semiconductor channel layer  601 , the tunneling dielectric layer  56 , the charge storage layer  54 , and the blocking dielectric layer  52  located above the top surface of the insulating cap layer  70  can be removed by the at least one anisotropic etch process. Further, the horizontal portions of the first semiconductor channel layer  601 , the tunneling dielectric layer  56 , the charge storage layer  54 , and the blocking dielectric layer  52  at a bottom of each memory cavity  49 ′ can be removed to form openings in remaining portions thereof. Each of the first semiconductor channel layer  601 , the tunneling dielectric layer  56 , the charge storage layer  54 , and the blocking dielectric layer  52  can be etched by a respective anisotropic etch process employing a respective etch chemistry, which may, or may not, be the same for the various material layers. 
     Each remaining portion of the first semiconductor channel layer  601  can have a tubular configuration. The charge storage layer  54  can comprise a charge trapping material or a floating gate material. In one embodiment, each charge storage layer  54  can include a vertical stack of charge storage regions that store electrical charges upon programming. In one embodiment, the charge storage layer  54  can be a charge storage layer in which each portion adjacent to the sacrificial material layers  42  constitutes a charge storage region. 
     A surface of the pedestal channel portion  11  (or a surface of the semiconductor material layer  10  in case the pedestal channel portions  11  are not employed) can be physically exposed underneath the opening through the first semiconductor channel layer  601 , the tunneling dielectric layer  56 , the charge storage layer  54 , and the blocking dielectric layer  52 . Optionally, the physically exposed semiconductor surface at the bottom of each memory cavity  49 ′ can be vertically recessed so that the recessed semiconductor surface underneath the memory cavity  49 ′ is vertically offset from the topmost surface of the pedestal channel portion  11  (or of the semiconductor material layer  10  in case pedestal channel portions  11  are not employed) by a recess distance. A tunneling dielectric layer  56  is located over the charge storage layer  54 . A set of a blocking dielectric layer  52 , a charge storage layer  54 , and a tunneling dielectric layer  56  in a memory opening  49  constitutes a memory film  50 , which includes a plurality of charge storage regions (as embodied as the charge storage layer  54 ) that are insulated from surrounding materials by the blocking dielectric layer  52  and the tunneling dielectric layer  56 . In one embodiment, the first semiconductor channel layer  601 , the tunneling dielectric layer  56 , the charge storage layer  54 , and the blocking dielectric layer  52  can have vertically coincident sidewalls. 
     Referring to  FIG.  4 E , a second semiconductor channel layer  602  can be deposited directly on the semiconductor surface of the pedestal channel portion  11  or the semiconductor material layer  10  if the pedestal channel portion  11  is omitted, and directly on the first semiconductor channel layer  601 . The second semiconductor channel layer  602  includes a semiconductor material such as at least one elemental semiconductor material, at least one III-V compound semiconductor material, at least one II-VI compound semiconductor material, at least one organic semiconductor material, or other semiconductor materials known in the art. In one embodiment, the second semiconductor channel layer  602  includes amorphous silicon or polysilicon. The second semiconductor channel layer  602  can be formed by a conformal deposition method such as low pressure chemical vapor deposition (LPCVD). The thickness of the second semiconductor channel layer  602  can be in a range from 2 nm to 10 nm, although lesser and greater thicknesses can also be employed. The second semiconductor channel layer  602  may partially fill the memory cavity  49 ′ in each memory opening, or may fully fill the cavity in each memory opening. 
     The materials of the first semiconductor channel layer  601  and the second semiconductor channel layer  602  are collectively referred to as a semiconductor channel material. In other words, the semiconductor channel material is a set of all semiconductor material in the first semiconductor channel layer  601  and the second semiconductor channel layer  602 . 
     Referring to  FIG.  4 F , in case the memory cavity  49 ′ in each memory opening is not completely filled by the second semiconductor channel layer  602 , a dielectric core layer  62 L can be deposited in the memory cavity  49 ′ to fill any remaining portion of the memory cavity  49 ′ within each memory opening. The dielectric core layer  62 L includes a dielectric material such as silicon oxide or organosilicate glass. The dielectric core layer  62 L can be deposited by a conformal deposition method such as low pressure chemical vapor deposition (LPCVD), or by a self-planarizing deposition process such as spin coating. 
     Referring to  FIG.  4 G , the horizontal portion of the dielectric core layer  62 L can be removed, for example, by a recess etch from above the top surface of the insulating cap layer  70 . Each remaining portion of the dielectric core layer  62 L constitutes a dielectric core  62 . Further, the horizontal portion of the second semiconductor channel layer  602  located above the top surface of the insulating cap layer  70  can be removed by a planarization process, which can employ a recess etch or chemical mechanical planarization (CMP). Each remaining portion of the second semiconductor channel layer  602  can be located entirety within a memory opening  49  or entirely within a support opening  19 . 
     Each adjoining pair of a first semiconductor channel layer  601  and a second semiconductor channel layer  602  can collectively form a vertical semiconductor channel  60  through which electrical current can flow when a vertical NAND device including the vertical semiconductor channel  60  is turned on. A tunneling dielectric layer  56  is surrounded by a charge storage layer  54 , and laterally surrounds a portion of the vertical semiconductor channel  60 . Each adjoining set of a blocking dielectric layer  52 , a charge storage layer  54 , and a tunneling dielectric layer  56  collectively constitute a memory film  50 , which can store electrical charges with a macroscopic retention time. In some embodiments, a blocking dielectric layer  52  may not be present in the memory film  50  at this step, and a blocking dielectric layer may be subsequently formed after formation of backside recesses. As used herein, a macroscopic retention time refers to a retention time suitable for operation of a memory device as a permanent memory device such as a retention time in excess of 24 hours. 
     Referring to  FIG.  4 H , the top surface of each dielectric core  62  can be further recessed within each memory opening, for example, by a recess etch to a depth that is located between the top surface of the insulating cap layer  70  and the bottom surface of the insulating cap layer  70 . Drain regions  63  can be formed by depositing a doped semiconductor material within each recessed region above the dielectric cores  62 . The drain regions  63  can have a doping of a second conductivity type that is the opposite of the first conductivity type. For example, if the first conductivity type is p-type, the second conductivity type is n-type, and vice versa. The dopant concentration in the drain regions  63  can be in a range from 5.0×10 18 /cm 3  to 2.0×10 21 /cm 3 , although lesser and greater dopant concentrations can also be employed. The doped semiconductor material can be, for example, doped polysilicon. Excess portions of the deposited semiconductor material can be removed from above the top surface of the insulating cap layer  70 , for example, by chemical mechanical planarization (CMP) or a recess etch to form the drain regions  63 . 
     Each combination of a memory film  50  and a vertical semiconductor channel  60  within a memory opening  49  constitutes a memory stack structure  55 . The memory stack structure  55  is a combination of a semiconductor channel, a tunneling dielectric layer, a plurality of memory elements as embodied as portions of the charge storage layer  54 , and an optional blocking dielectric layer  52 . Each combination of a pedestal channel portion  11  (if present), a memory stack structure  55 , a dielectric core  62 , and a drain region  63  within a memory opening  49  is herein referred to as a memory opening fill structure ( 11 ,  55 ,  62 ,  63 ). Each combination of a pedestal channel portion  11  (if present), a memory film  50 , a vertical semiconductor channel  60 , a dielectric core  62 , and a drain region  63  within each support opening  19  fills the respective support openings  19 , and constitutes a support pillar structure. 
     Referring to  FIG.  5   , the exemplary structure is illustrated after formation of memory opening fill structures ( 11 ,  55 ,  62 ,  63 ) and support pillar structure  20  within the memory openings  49  and the support openings  19 , respectively. An instance of a memory opening fill structure ( 11 ,  55 ,  62 ,  63 ) can be formed within each memory opening  49  of the structure of  FIGS.  4 A and  4 B . An instance of the support pillar structure  20  can be formed within each support opening  19  of the structure of  FIGS.  4 A and  4 B . 
     Each memory stack structure  55  includes a vertical semiconductor channel  60 , which may comprise multiple semiconductor channel layers ( 601 ,  602 ), and a memory film  50 . The memory film  50  may comprise a tunneling dielectric layer  56  laterally surrounding the vertical semiconductor channel  60  and a vertical stack of charge storage regions laterally surrounding the tunneling dielectric layer  56  (comprising portions of the charge storage layer  54 ) and an optional blocking dielectric layer  52 . While the present disclosure is described employing the illustrated configuration for the memory stack structure, the methods of the present disclosure can be applied to alternative memory stack structures including different layer stacks or structures for the memory film  50  and/or for the vertical semiconductor channel  60 . 
     Referring to  FIGS.  6 A and  6 B , a contact-level dielectric layer  73  can be formed over the alternating stacks ( 32 ,  42 ) of insulating layer  32  and sacrificial material layers  42 , and over the memory stack structures  55  and the support pillar structures  20 . The contact-level dielectric layer  73  includes a dielectric material that is different from the dielectric material of the sacrificial material layers  42 . For example, the contact-level dielectric layer  73  can include silicon oxide. The contact-level dielectric layer  73  can have a thickness in a range from 50 nm to 500 nm, although lesser and greater thicknesses can also be employed. 
     A photoresist layer (not shown) can be applied over the contact-level dielectric layer  73 , and is lithographically patterned to form openings in areas between clusters of memory stack structures  55 . The pattern in the photoresist layer can be transferred through the contact-level dielectric layer  73 , the alternating stacks ( 32 ,  42 ) and/or the retro-stepped dielectric material portion  65  employing an anisotropic etch to form backside trenches  79 , which vertically extend from the top surface of the contact-level dielectric layer  73  at least to the top surface of the substrate ( 9 ,  10 ), and laterally extend through the memory array region  100  and the terrace region  300 . 
     In one embodiment, the backside trenches  79  can laterally extend along a first horizontal direction hd 1  and can be laterally spaced apart among one another along a second horizontal direction hd 2  that is perpendicular to the first horizontal direction hd 1 . The memory stack structures  55  can be arranged in rows that extend along the first horizontal direction hd 1 . The drain select level isolation structures  72  can laterally extend along the first horizontal direction hd 1 . Each backside trench  79  can have a uniform width that is invariant along the lengthwise direction (i.e., along the first horizontal direction hd 1 ). Each drain select level isolation structure  72  can have a uniform vertical cross-sectional profile along vertical planes that are perpendicular to the first horizontal direction hd 1  that is invariant with translation along the first horizontal direction hd 1 . Multiple rows of memory stack structures  55  can be located between a neighboring pair of a backside trench  79  and a drain select level isolation structure  72 , or between a neighboring pair of drain select level isolation structures  72 . In one embodiment, the backside trenches  79  can include a source contact opening in which a source contact via structure can be subsequently formed. The photoresist layer can be removed, for example, by ashing. 
     A source region  61  can be formed at a surface portion of the semiconductor material layer  10  under each backside trench  79  by implantation of electrical dopants into physically exposed surface portions of the semiconductor material layer  10 . An upper portion of the semiconductor material layer  10  that extends between the source region  61  and the plurality of pedestal channel portions  11  constitutes a horizontal semiconductor channel  59  for a plurality of field effect transistors. The horizontal semiconductor channel  59  is connected to multiple vertical semiconductor channels  60  through respective pedestal channel portions  11 . The horizontal semiconductor channel  59  contacts the source region  61  and the plurality of pedestal channel portions  11 . A bottommost electrically conductive layer  46  provided upon formation of the electrically conductive layers  46  within the first alternating stack S 1  can comprise a select gate electrode for the field effect transistors. Each source region  61  is formed in an upper portion of the semiconductor substrate ( 9 ,  10 ). Semiconductor channels ( 59 ,  11 ,  60 ) extend between each source region  61  and a respective set of drain regions  63 . The semiconductor channels ( 59 ,  11 ,  60 ) include the vertical semiconductor channels  60  of the memory stack structures  55 . 
     Referring to  FIGS.  7  and  8 A , an etchant that selectively etches the second material of the sacrificial material layers  42  with respect to the first material of the insulating layers  32  can be introduced into the backside trenches  79 , for example, employing an etch process.  FIG.  9 A  illustrates a region of the exemplary structure of  FIG.  8   . Backside recesses  43  are formed in volumes from which the sacrificial material layers  42  are removed. The removal of the second material of the sacrificial material layers  42  can be selective to the first material of the insulating layers  32 , the material of the retro-stepped dielectric material portion  65 , the semiconductor material of the semiconductor material layer  10 , and the material of the outermost layer of the memory films  50 . In one embodiment, the sacrificial material layers  42  can include silicon nitride, and the materials of the insulating layers  32  and the retro-stepped dielectric material portion  65  can be selected from silicon oxide and dielectric metal oxides. 
     The etch process that removes the second material selective to the first material and the outermost layer of the memory films  50  can be a wet etch process employing a wet etch solution, or can be a gas phase (dry) etch process in which the etchant is introduced in a vapor phase into the backside trenches  79 . For example, if the sacrificial material layers  42  include silicon nitride, the etch process can be a wet etch process in which the exemplary structure is immersed within a wet etch tank including phosphoric acid, which etches silicon nitride selective to silicon oxide, silicon, and various other materials employed in the art. The support pillar structure  20 , the retro-stepped dielectric material portion  65 , and the memory stack structures  55  provide structural support while the backside recesses  43  are present within volumes previously occupied by the sacrificial material layers  42 . 
     Each backside recess  43  can be a laterally extending cavity having a lateral dimension that is greater than the vertical extent of the cavity. In other words, the lateral dimension of each backside recess  43  can be greater than the height of the backside recess  43 . A plurality of backside recesses  43  can be formed in the volumes from which the second material of the sacrificial material layers  42  is removed. The memory openings in which the memory stack structures  55  are formed are herein referred to as front side openings or front side cavities in contrast with the backside recesses  43 . In one embodiment, the memory array region  100  comprises an array of monolithic three-dimensional NAND strings having a plurality of device levels disposed above the substrate ( 9 ,  10 ). In this case, each backside recess  43  can define a space for receiving a respective word line of the array of monolithic three-dimensional NAND strings. 
     Each of the plurality of backside recesses  43  can extend substantially parallel to the top surface of the substrate ( 9 ,  10 ). A backside recess  43  can be vertically bounded by a top surface of an underlying insulating layer  32  and a bottom surface of an overlying insulating layer  32 . In one embodiment, each backside recess  43  can have a uniform height throughout. 
     Physically exposed surface portions of the optional pedestal channel portions  11  and the semiconductor material layer  10  can be converted into dielectric material portions by thermal conversion and/or plasma conversion of the semiconductor materials into dielectric materials. For example, thermal conversion and/or plasma conversion can be employed to convert a surface portion of each pedestal channel portion  11  into a tubular dielectric spacer  116 , and to convert each physically exposed surface portion of the semiconductor material layer  10  into a planar dielectric portion  616 . In one embodiment, each tubular dielectric spacer  116  can be topologically homeomorphic to a torus, i.e., generally ring-shaped. As used herein, an element is topologically homeomorphic to a torus if the shape of the element can be continuously stretched without destroying a hole or forming a new hole into the shape of a torus. The tubular dielectric spacers  116  include a dielectric material that includes the same semiconductor element as the pedestal channel portions  11  and additionally includes at least one non-metallic element such as oxygen and/or nitrogen such that the material of the tubular dielectric spacers  116  is a dielectric material. In one embodiment, the tubular dielectric spacers  116  can include a dielectric oxide, a dielectric nitride, or a dielectric oxynitride of the semiconductor material of the pedestal channel portions  11 . Likewise, each planar dielectric portion  616  includes a dielectric material that includes the same semiconductor element as the semiconductor material layer and additionally includes at least one non-metallic element such as oxygen and/or nitrogen such that the material of the planar dielectric portions  616  is a dielectric material. In one embodiment, the planar dielectric portions  616  can include a dielectric oxide, a dielectric nitride, or a dielectric oxynitride of the semiconductor material of the semiconductor material layer  10 . 
     Referring to  FIG.  8 B , a backside blocking dielectric layer  44  can be optionally formed. The backside blocking dielectric layer  44 , if present, comprises a dielectric material that functions as a control gate dielectric for the control gates to be subsequently formed in the backside recesses  43 . In case the blocking dielectric layer  52  is present within each memory opening, the backside blocking dielectric layer  44  is optional. In case the blocking dielectric layer  52  is omitted, the backside blocking dielectric layer  44  is present. 
     The backside blocking dielectric layer  44  can be formed in the backside recesses  43  and on a sidewall of the backside trench  79 . The backside blocking dielectric layer  44  can be formed directly on horizontal surfaces of the insulating layers  32  and sidewalls of the memory stack structures  55  within the backside recesses  43 . If the backside blocking dielectric layer  44  is formed, formation of the tubular dielectric spacers  116  and the planar dielectric portion  616  prior to formation of the backside blocking dielectric layer  44  is optional. In one embodiment, the backside blocking dielectric layer  44  can be formed by a conformal deposition process such as atomic layer deposition (ALD). The backside blocking dielectric layer  44  can consist essentially of aluminum oxide. The thickness of the backside blocking dielectric layer  44  can be in a range from 1 nm to 15 nm, such as 2 to 6 nm, although lesser and greater thicknesses can also be employed. 
     The dielectric material of the backside blocking dielectric layer  44  can be a dielectric metal oxide such as aluminum oxide, a dielectric oxide of at least one transition metal element, a dielectric oxide of at least one Lanthanide element, a dielectric oxide of a combination of aluminum, at least one transition metal element, and/or at least one Lanthanide element. Alternatively or additionally, the backside blocking dielectric layer  44  can include a silicon oxide layer. The backside blocking dielectric layer  44  can be deposited by a conformal deposition method such as chemical vapor deposition or atomic layer deposition. The backside blocking dielectric layer  44  is formed on the sidewalls of the backside trenches  79 , horizontal surfaces and sidewalls of the insulating layers  32 , the portions of the sidewall surfaces of the memory stack structures  55  that are physically exposed to the backside recesses  43 , and a top surface of the planar dielectric portion  616 . A backside cavity  79 ′ is present within the portion of each backside trench  79  that is not filled with the backside blocking dielectric layer  44 . 
     Referring to  FIG.  8 C , a metallic barrier layer  46 A can be deposited in the backside recesses  43 . The metallic barrier layer  46 A includes an electrically conductive metallic material that can function as a diffusion barrier layer and/or adhesion promotion layer for a metallic fill material to be subsequently deposited. The metallic barrier layer  46 A can include a conductive metallic nitride material such as TiN, TaN, WN, or a stack thereof, or can include a conductive metallic carbide material such as TiC, TaC, WC, or a stack thereof. In one embodiment, the metallic barrier layer  46 A can be deposited by a conformal deposition process such as chemical vapor deposition (CVD) or atomic layer deposition (ALD). The thickness of the metallic barrier layer  46 A can be in a range from 2 nm to 8 nm, such as from 3 nm to 6 nm, although lesser and greater thicknesses can also be employed. In one embodiment, the metallic barrier layer  46 A can consist essentially of a conductive metal nitride such as TiN. 
     Referring to  FIGS.  8 D and  9   , a metal fill material is deposited in the plurality of backside recesses  43 , on the sidewalls of the at least one the backside trench  79 , and over the top surface of the contact-level dielectric layer  73  to form a metallic fill material layer  46 B. The metallic fill material can be deposited by a conformal deposition method, which can be, for example, chemical vapor deposition (CVD), atomic layer deposition (ALD), electroless plating, electroplating, or a combination thereof. In one embodiment, the metallic fill material layer  46 B can consist essentially of at least one elemental metal. The at least one elemental metal of the metallic fill material layer  46 B can be selected, for example, from tungsten, cobalt, ruthenium, titanium, and tantalum. In one embodiment, the metallic fill material layer  46 B can consist essentially of a single elemental metal. In one embodiment, the metallic fill material layer  46 B can be deposited employing a fluorine-containing precursor gas such as WF 6 . In one embodiment, the metallic fill material layer  46 B can be a tungsten layer including a residual level of fluorine atoms as impurities. The metallic fill material layer  46 B is spaced from the insulating layers  32  and the memory stack structures  55  by the metallic barrier layer  46 A, which is a metallic barrier layer that blocks diffusion of fluorine atoms therethrough. 
     A plurality of electrically conductive layers  46  can be formed in the plurality of backside recesses  43 , and a continuous electrically conductive material layer  46 L can be formed on the sidewalls of each backside trench  79  and over the contact-level dielectric layer  73 . Each electrically conductive layer  46  includes a portion of the metallic barrier layer  46 A and a portion of the metallic fill material layer  46 B that are located between a vertically neighboring pair of dielectric material layers such as a pair of insulating layers  32 . The continuous electrically conductive layer  46 L includes a continuous portion of the metallic barrier layer  46 A and a continuous portion of the metallic fill material layer  46 B that are located in the backside trenches  79  or above the contact-level dielectric layer  73 . 
     Each sacrificial material layer  42  can be replaced with an electrically conductive layer  46 . A backside cavity  79 ′ is present in the portion of each backside trench  79  that is not filled with the backside blocking dielectric layer  44  and the continuous electrically conductive layer  46 L. A tubular dielectric spacer  116  laterally surrounds a pedestal channel portion  11 . A bottommost electrically conductive layer  46  laterally surrounds each tubular dielectric spacer  116  upon formation of the electrically conductive layers  46 . 
     Referring to  FIG.  10   , the deposited metallic material of the continuous electrically conductive material layer  46 L is etched back from the sidewalls of each backside trench  79  and from above the contact-level dielectric layer  73 , for example, by an isotropic wet etch, an anisotropic dry etch, or a combination thereof. Each remaining portion of the deposited metallic material in the backside recesses  43  constitutes an electrically conductive layer  46 . Each electrically conductive layer  46  can be a conductive line structure. Thus, the sacrificial material layers  42  are replaced with the electrically conductive layers  46 . 
     Each electrically conductive layer  46  can function as a combination of a plurality of control gate electrodes located at a same level and a word line electrically interconnecting, i.e., electrically shorting, the plurality of control gate electrodes located at the same level. The plurality of control gate electrodes within each electrically conductive layer  46  are the control gate electrodes for the vertical memory devices including the memory stack structures  55 . In other words, each electrically conductive layer  46  can be a word line that functions as a common control gate electrode for the plurality of vertical memory devices. 
     In one embodiment, the removal of the continuous electrically conductive material layer  46 L can be selective to the material of the backside blocking dielectric layer  44 . In this case, a horizontal portion of the backside blocking dielectric layer  44  can be present at the bottom of each backside trench  79 . In another embodiment, the removal of the continuous electrically conductive material layer  46 L may not be selective to the material of the backside blocking dielectric layer  44  or, the backside blocking dielectric layer  44  may not be employed. The planar dielectric portions  616  can be removed during removal of the continuous electrically conductive material layer  46 L. A backside cavity  79 ′ is present within each backside trench  79 . 
     Referring to  FIGS.  11 A and  11 B , an insulating material layer can be formed in the backside trenches  79  and over the contact-level dielectric layer  73  by a conformal deposition process. Exemplary conformal deposition processes include, but are not limited to, chemical vapor deposition and atomic layer deposition. The insulating material layer includes an insulating material such as silicon oxide, silicon nitride, a dielectric metal oxide, an organosilicate glass, or a combination thereof. In one embodiment, the insulating material layer can include silicon oxide. The insulating material layer can be formed, for example, by low pressure chemical vapor deposition (LPCVD) or atomic layer deposition (ALD). The thickness of the insulating material layer can be in a range from 1.5 nm to 60 nm, although lesser and greater thicknesses can also be employed. 
     If a backside blocking dielectric layer  44  is present, the insulating material layer can be formed directly on surfaces of the backside blocking dielectric layer  44  and directly on the sidewalls of the electrically conductive layers  46 . If a backside blocking dielectric layer  44  is not employed, the insulating material layer can be formed directly on sidewalls of the insulating layers  32  and directly on sidewalls of the electrically conductive layers  46 . 
     An anisotropic etch is performed to remove horizontal portions of the insulating material layer from above the contact-level dielectric layer  73  and at the bottom of each backside trench  79 . Each remaining portion of the insulating material layer constitutes an insulating spacer  74 . A backside cavity  79 ′ is present within a volume surrounded by each insulating spacer  74 . A top surface of the semiconductor material layer  10  can be physically exposed at the bottom of each backside trench  79 . 
     A backside contact via structure  76  can be formed within each backside cavity  79 ′. Each contact via structure  76  can fill a respective cavity  79 ′. The contact via structures  76  can be formed by depositing at least one conductive material in the remaining unfilled volume (i.e., the backside cavity  79 ′) of the backside trench  79 . For example, the at least one conductive material can include a conductive liner  76 A and a conductive fill material portion  76 B. The conductive liner  76 A can include a conductive metallic liner such as TiN, TaN, WN, TiC, TaC, WC, an alloy thereof, or a stack thereof. The thickness of the conductive liner  76 A can be in a range from 3 nm to 30 nm, although lesser and greater thicknesses can also be employed. The conductive fill material portion  76 B can include a metal or a metallic alloy. For example, the conductive fill material portion  76 B can include W, Cu, Al, Co, Ru, Ni, an alloy thereof, or a stack thereof. 
     The at least one conductive material can be planarized employing the contact-level dielectric layer  73  overlying the alternating stacks ( 32 ,  46 ) as a stopping layer. If chemical mechanical planarization (CMP) process is employed, the contact-level dielectric layer  73  can be employed as a CMP stopping layer. Each remaining continuous portion of the at least one conductive material in the backside trenches  79  constitutes a backside contact via structure  76 . 
     The backside contact via structure  76  extends through the alternating stacks ( 32 ,  46 ), and contacts a top surface of the source region  61 . If a backside blocking dielectric layer  44  is employed, the backside contact via structure  76  can contact a sidewall of the backside blocking dielectric layer  44 . 
     Referring to  FIGS.  12 A and  12 B , additional contact via structures ( 88 ,  86 ) can be formed through the contact-level dielectric layer  73 , and optionally through the retro-stepped dielectric material portion  65 . For example, drain contact via structures  88  can be formed through the contact-level dielectric layer  73  on each drain region  63 . Word line contact via structures  86  can be formed on the electrically conductive layers  46  through the contact-level dielectric layer  73 , and through the retro-stepped dielectric material portion  65  directly on a respective one of the first electrically conductive layers  46  in the first alternating stack S 1  in the memory array region  100 . 
     The exemplary structures can include a three-dimensional memory device. The electrically conductive layers  46  can comprise, or can be electrically connected to, a respective word line of the three-dimensional NAND memory device. The substrate ( 9 ,  10 ) can comprise a silicon substrate. The vertical NAND memory device can comprise an array of monolithic three-dimensional NAND strings over the silicon substrate. At least one memory cell (comprising a portion of a charge storage layer  54  at a level of an electrically conductive layer  46 ) in a first device level of the array of monolithic three-dimensional NAND strings can be located over another memory cell (comprising another portion of the charge storage layer  54  at a level of another electrically conductive layer  46 ) in a second device level of the array of monolithic three-dimensional NAND strings. The electrically conductive layers  46  can comprise a plurality of control gate electrodes having a strip shape extending substantially parallel to the top surface of the substrate ( 9 ,  10 ), e.g., between a pair of backside trenches  79 . The plurality of control gate electrodes comprises at least a first control gate electrode located in a first device level and a second control gate electrode located in a second device level. The array of monolithic three-dimensional NAND strings can comprise: a plurality of semiconductor channels ( 59 ,  11 ,  60 ), wherein at least one end portion  60  of each of the plurality of semiconductor channels ( 59 ,  11 ,  60 ) extends substantially perpendicular to a top surface of the substrate ( 9 ,  10 ) and comprising a respective one of the vertical semiconductor channels  60 ; and a plurality of charge storage elements (comprising portions of the memory films  50 , i.e., portions of the charge storage layer  54 ). Each charge storage element can be located adjacent to a respective one of the plurality of semiconductor channels ( 59 ,  11 ,  60 ). 
     Generally, a memory-level assembly can be formed over a substrate, ( 9 ,  10 ). The memory-level assembly comprises a first alternating stack S 1  of first insulating layers  32  and first electrically conductive layers  46  and memory stack structures  55  vertically extending through the first alternating stack S 1  and a second alternating stack S 2  of second insulating layers  32  and second electrically conductive layers  46 , wherein each of the memory stack structures  55  comprises a memory film  50  and a vertical semiconductor channel  60 . The first alternating stack S 1  comprises first stepped surfaces  48 A, and the second alternating stack S 2  comprises second stepped surfaces  48 B. The memory-level assembly can comprise a retro-stepped dielectric material portion  65  located between the first alternating stack S 1  and the second alternating stack S 2  and contacting the first stepped surfaces  48 A and the second stepped surfaces  48 B. 
     Support pillar structures  30  can vertically extend through the second alternating stack S 2  in the first peripheral device region  200 . Each of the support pillar structures  20  comprises a respective dummy memory film  50  having a same thickness and a same layer composition as the memory films  50  within the memory stack structures  55 , and a respective dummy vertical semiconductor channel  60  having a same thickness and a same material composition as the vertical semiconductor channels  60 . The term “dummy” means electrically inactive, e.g., not electrically connected to any peripheral (i.e., driver) circuit, and not able to be used to store data during operation of the memory device. For example, the vertical semiconductor channels are not electrically connected to bit lines via the drain contact via structures  88 . 
     In one embodiment, the second electrically conductive layers  46  of the second alternating stack S 2  are electrically floating and are not connected to the word line driver circuit containing word line switching transistors. Thus, no word line contact via structures  86  extend to the second alternating stack S 2  and the word line contact via structures  86  do not contact the second electrically conductive layers (i.e., word lines and select lines)  46  in the second alternating stack S 2 . Generally, a contact-level dielectric layer  70  can be formed over the first alternating stack S 1  and the second alternating stack S 2 . 
     Referring to  FIG.  13   , a planar semiconductor material layer  110  attached to a carrier substrate (not shown) can be provided. The carrier substrate may include a semiconductor substrate, a conductive substrate, or an insulating substrate, and may have a thickness in a range from 300 microns to 1 mm, although lesser or greater thicknesses may also be employed. The planar semiconductor material layer  110  may include a single crystalline semiconductor material or a polycrystalline semiconductor material. In one embodiment, the planar semiconductor material layer  110  may include a single crystalline semiconductor material. The thickness of the planar semiconductor material layer  110  can be in a range from 50 nm to 3 microns, such as from 100 nm to 1 micron, although lesser and greater thicknesses may also be employed. The planar semiconductor material layer  110  can be attached to the carrier substrate by a sacrificial adhesive layer. In one embodiment, the planar semiconductor material layer  110  can be a single crystalline silicon layer or a polysilicon layer. 
     The planar semiconductor material layer  110  can be bonded to the contact-level dielectric material layer  73  by semiconductor-to-dielectric bonding in an anneal process, which may be performed at an elevated temperature in a range from 200 degrees Celsius to 400 degrees Celsius, although lesser and greater thicknesses may also be employed. The carrier substrate can be subsequently removed by selectively etching the sacrificial adhesive layer or by any other suitable method. 
     Referring to  FIG.  14   , ion implantation processes can be performed to form various doped wells ( 11 A,  11 B,  11 C,  11 D,  11 E,  11 F) in the planar semiconductor material layer  110 . Shallow trench isolation structures  120  can be formed in the planar semiconductor material layer  110  by forming shallow isolation trenches and filling the shallow isolation trenches with a dielectric material. Subsequently, the planar semiconductor material layer  110  can be patterned by a combination of lithographic methods and an etch process. For example, a photoresist layer (not shown) can be applied over the planar semiconductor material layer  110 , and can be patterned to cover the second alternating stack S 2  without covering the first alternating stack S 1 . Portions of the planar semiconductor material layer  110  can be removed from above an area of the first alternating stack S 1  by performing an etch process that removes unmasked portions of the planar semiconductor material layer  110  selective to the dielectric material of the contact-level dielectric material layer  73 . 
     Referring to  FIG.  15   , field effect transistors  150  can be formed on the planar semiconductor material layer  110 . Each of the field effect transistors  150  can include a gate electrode, a gate dielectric and a pair of a source region and a drain region embedded in the planar semiconductor material layer  110 . In one embodiment, the field effect transistors formed in the first peripheral device region  200  may comprise word line drivers (e.g., word line switching transistors in a CMOS configuration) configured to drive the word lines (e.g., a subset of first electrically conductive layers  46 ) in the first alternating stack S 1  in the memory array region  100 . In this case, the first electrically conductive layers  46  can function as word lines and select lines for a three-dimensional memory array including the memory stack structures  55  extending through the first alternating stack S 1 . In another embodiment, the first peripheral device region  200  may comprise bit line drivers (e.g., sense amplifiers and other peripheral circuits) electrically connected to a bit lines which are electrically connected to top end of a respective one of the vertical semiconductor channels  60 . Alternatively or additionally, additional field effect transistors  150  can be formed in the second peripheral device region  400 , which may be employed as bit line drivers electrically connected to a top end of a respective one of the vertical semiconductor channels  60 . 
     Subsequently, interconnect-level dielectric material layers  170  embedding metal interconnect structures ( 185 ,  186 ) can be formed over the field effect transistors  150  and the contact-level dielectric layer  73 . The interconnect-level dielectric material layers  170  can be formed directly on a top surface of the contact-level dielectric layer  73  and on a sidewall of a remaining portion of the planar semiconductor material layer  110 . For example, the interconnect-level dielectric material layers  170  can include a first interconnect-level dielectric material layer  172 , a second interconnect-level dielectric material layer  174 , a third interconnect-level dielectric material layer  176 , and a fourth interconnect-level dielectric material layer  178 . The metal interconnect structures ( 185 ,  186 ) can include logic-side contact via structures  185  contacting nodes of the field effect transistors  150 , and memory-side contact via structures  186  contacting word line contact via structures  86 . A combination of a memory-side contact via structure  186  (“CS”) electrically connected to a word line contact via structure  86  (“CC”) electrically connect conductive layers  46  of the first alternating stack S 1  to the field effect transistors  150  through the logic-side contact via structures  185 . 
     Referring to  FIG.  16   , additional interconnect-level dielectric material layers  190  embedding additional metal interconnect structures  196  and bit lines  198  can be formed. The metal interconnect structures  196  can provide electrical connection between the field effect transistors  150  and various nodes of the three-dimensional memory array in the memory array region  100 . The drain contact via structures  88  electrically connect the bit lines  198  to the memory stack structures  55 . A dielectric passivation layer  199  can be formed above the additional interconnect-level dielectric material layers  190 . 
     Generally, interconnect-level dielectric material layers ( 170 ,  190 ) embedding metal interconnect structures ( 185 ,  186 ,  196 ) are located over the field effect transistors. The metal interconnect structures provide electrical connection between the field effect transistors  150  of the peripheral (i.e., driver) circuit and the first electrically conductive layers  46  or the bit lines  198 . 
     According to an aspect of the present disclosure and according to various embodiments of the present disclosure, a three-dimensional memory device is provided, which comprises: a first alternating stack of first insulating layers  32  and first electrically conductive layers  146  located over a substrate ( 9 ,  10 ); memory stack structures  55  extending through the first alternating stack S 1 , wherein each of the memory stack structures  55  comprises a memory film  50  and a vertical semiconductor channel  60 ; a second alternating stack of second insulating layers  32  and second electrically conductive layers  46  located over the substrate ( 9 ,  10 ) and laterally spaced from the first alternating stack S 1 ; a contact-level dielectric layer  73  overlying the first alternating stack S 1  and the second alternating stack S 2 ; a planar semiconductor material layer  110  bonded to the contact-level dielectric layer  73  over an area of the second alternating stack S 2 ; and field effect transistors  150  located on the semiconductor material layer  110  (e.g., having source and drain regions in layer  110  and having gate dielectrics and gate electrodes above layer  110 ) and electrically connected the first electrically conductive layers  46 . 
     In one embodiment, the planar semiconductor material layer  110  comprises single crystalline silicon or polysilicon. In one embodiment, the three-dimensional memory device further comprises interconnect-level dielectric material layers ( 170 ,  190 ) located over the contact-level dielectric layer  73  and the planar semiconductor material layer  110 ; and metal interconnect structures ( 185 ,  86 ,  196 ) embedded in the interconnect-level dielectric material layers, and electrically connected to the field effect transistors  150  and the first electrically conductive layers  46 . 
     In one embodiment, the interconnect-level dielectric material layers ( 170 ,  190 ) comprise a first interconnect-level dielectric material layer  172  located on the contact-level dielectric layer  73  and over an area of the first alternating stack S 1  and contacting a sidewall of the semiconductor material layer  110 . 
     In one embodiment, the three-dimensional memory device comprises a retro-stepped dielectric material portion  65  located between the first alternating stack S 1  and the second alternating stack S 2  and located under a bottom surface of the contact-level dielectric layer  73 . In one embodiment, the retro-stepped dielectric material portion  65  contacts first stepped surfaces  48 A of the first alternating stack S 1  and second stepped surfaces  48 B of the second alternating stack S 2 . In one embodiment, the first stepped  48 A surfaces rise at a steeper angle from the substrate than the second stepped surfaces  48 B, as shown in  FIG.  2 B . 
     In one embodiment, the three-dimensional memory device comprises word line contact via structures  86  vertically extending through the retro-stepped dielectric material portion  65  and contacting a respective one of the first electrically conductive layers  46  and a respective one of the metal interconnect structures ( 185 ,  186 ,  196 ). 
     In one embodiment, the second electrically conductive layers  46  of the second alternating stack S 2  are electrically floating and not electrically connected to a driver circuit. The second electrically conductive layers  46  are also not electrically contacted by any of the word line contact via structures  86  which vertically extend through the retro-stepped dielectric material portion  65 . 
     In one embodiment, the three-dimensional memory device comprise support pillar structures  20  vertically extending through the second alternating stack S 2  and underlying the planar semiconductor material layer  110 . In one embodiment, each of the support pillar structures  20  comprises a respective dummy memory film  50  having a same thickness and a same layer composition as the memory films  50  and a respective dummy vertical semiconductor channel  60  having a same thickness and a same material composition as the vertical semiconductor channels  60 . The dummy vertical semiconductor channel  60  is electrically inactive. 
     In one embodiment, a set of the first electrically conductive layers  46  comprise word lines; and the field effect transistors  150  comprise word line drivers configured to drive the word lines. In one embodiment, each of the memory films  50  comprises a charge storage layer  54  and a tunneling dielectric layer  56 . 
     By forming the field effect transistors  150  on a planar semiconductor material layer  110  which is bonded above a dummy (i.e., virtual) memory array instead of under the alternating stack(s) S 1  and/or S 2 , a step height difference between the layers ( 32 ,  46 ) in peripheral and memory array regions can be reduced. 
     Furthermore the staircase region of the dummy second alternating stack S 2  in the peripheral region  200  may have a steeper rise than the staircase region of the first alternating stack S 1  in the memory array region  100 , since word line contact via structures  86  do not have to be connected to the second electrically conductive layers  46  in the second alternating stack S 2 . Therefore, the area of the retro-stepped dielectric material portion  65  can be reduced. 
     The reduced step height difference and reduced area of portion  65  improve the process uniformity of the CMP process used to planarize portion  65 , and reduces over polishing errors. Furthermore, by bonding the semiconductor material layer  110  over the second alternating stack S 2 , the number of wafer processes can be reduced, which simplifies the process and reduced process cost. 
     Finally, since the field effect transistors  150  of the drivers are located above the word lines  46 , a low aspect ratio, low resistance and low capacitance electrical contact can be formed between the field effect transistors  150  and the word lines  46 . 
     Although the foregoing refers to particular preferred embodiments, it will be understood that the disclosure is not so limited. It will occur to those of ordinary skill in the art that various modifications may be made to the disclosed embodiments and that such modifications are intended to be within the scope of the disclosure. Compatibility is presumed among all embodiments that are not alternatives of one another. The word “comprise” or “include” contemplates all embodiments in which the word “consist essentially of” or the word “consists of” replaces the word “comprise” or “include,” unless explicitly stated otherwise. Where an embodiment employing a particular structure and/or configuration is illustrated in the present disclosure, it is understood that the present disclosure may be practiced with any other compatible structures and/or configurations that are functionally equivalent provided that such substitutions are not explicitly forbidden or otherwise known to be impossible to one of ordinary skill in the art. All of the publications, patent applications and patents cited herein are incorporated herein by reference in their entirety.