Patent Publication Number: US-3878514-A

Title: LSI programmable processor

Description:
I United States Patent 1 n 11 3,878,514  
 Faber Apr. 15, 1975 1 LS] PROGRAMMABLE PROCESSOR Primary Examiner-Harvey E. Springboi&#39;n [75] Inventor: Ulbe Faber9 Hnmzybmokv Pu Attorney, Agent, orFu-m-Edmund M. Chung; Edward J. Feeriey, Jr.; Kevin R. Peterson [73] Assignee: Burroughs Corporation, Detroit,  
 Mich.  
  [57] ABSTRACT [22] Filed: Nov. 20, 1972 A microprogrammablc serial byte processor suitable {2!} Appl&#39; 307363 for complete implementation of memory, logic, control and addressing functions on a single integrated [52] US. Cl. 340/l72.5 circu p through large Scale imegralio&#34; wchnol&#39; 51 Int. Cl. G06f 9/16 An instruction at the micropmgwmmable [58] Field of Search 340/1725 level is Provided for Controlling the processor in cutirig basic computer functions. Each instruction of [56] References Ci d the instruction set has a unique format which is de- UNITED STATES PATENTS coded and executed by a circuit design that initially 3302183 M B n t I 3 0/ 25 represents minimally committed logic or hardware. enne e a.  
  e1 3,700,873 lO/l972 Yhap 340N725 g 1736.567 5/1973 Lotan at al H 340N725 instructions. Specific circuitry for executing serially by 3.745533 7/1973 Erwin et al&#39; 340/1715 bit the individual instructions of the instruction set is 3.760369 9/1973 Kemp 340/1715 maintained at a simple and minimal level by employ- 3,768,076 10/1973 Recoque 340/1725 ing a soft mechine architecture with a microprogramming approach.  
 9 Claims, 49 Drawing Figures I0 J DATA m LITERAL l [l2 MICROlNSl&#39;RUCTION I a [8) 2) Q L WIE P: 0 TR 7 I f MICROPROBRAM gb l l MEMDRHMPM) I I f assailants&#34; l l l I MlCRGADDRlESS FOR LU AND i4 EXTERNAL l l N5 8) l CONTROL i l 2 lTllglllROL CUNDllIDN I STING AND SETTING I l SS gg Jf F (LCLLCLLCZ) m m I i 3. DETERMINE ICONBITION SUCCESSOR SEW ADDER MPM ADDRESSING I l l i 2 MPCR \NCREMENT [NEXT I m 30 f I082 JlNSTRUOTl0N E 5, AMPCR CONTROL SELECTION (8) l (I) AHT l AMPBR (4) (I) V I (ll o T A A OUT 54 NICROPROGMNMABLE UNIT-l0 [EXTERNAL INTERFAOEZL I lEXIl SHEET CJUF 37 LITERAL ASSIGNMENT msmucnoms FORMATS |23456789l0lli2 64H LITERALTOAMPCR 0 0 LCOMMAND CODE NOT USED INTERNALLY LITERAL VALUE I23456789|0l|l2 GOTOLITERAL I 0 COMMAND CODE NOT USED INTERNALLY JUMPADDRESS |254se1a9|0u|2 e40 LITERALTOB 0 I commmo CODE LITERAL VALUE y V Fig.3  
 MICROPROGRAM MEMORY ADDRESSING NEXT NEXTCONTENT NEXTCONTENT msmucnow 0F OF ADDRESS MPCR AMPCR STEP MPCR+I MPCR+| x SKIP MPCR+2 MPCR+2 11 SAVE MPCRH MPCR+I MPCR+I JUMP AMPCR AMPCR x X-NOT CHANGED BY SUCCESSOR SPECIFICATION Fig.5  
 SHEET CM OF 37 CONDITION TEST INSTRUCTION FORMAT I23456T8 9IOIII2 CONDITION SET TRUE FALSE I I I COMMAND CODE FALSE SUCCESSOR OO JUMP OI STEP IO SKIP II SAVE TRUE SUCCESSOR OO JUMP-I28 OI STEP-IO2 IO SKIP-I04 Il SAVE-I06 SET OPERATION OO SET LCI OI SET L02 IO SET LCS II NONE CONDITION SELECT OOO MST-T6 OOI ADV-T8 OIO OII IOO IOI IIO III Fig. 4  
 EXTERNAL INSTRUCTION FORMAT LITERALTO DEV O O I I IIB LST T4 ABT- 8O LCI 82 LOB-84 LC3-86 EXT-88 LITERAL VALUE (&#34;.FEZI1&#39;5131F21S1015 3.878.514  
 $11511 CSOF 37 LOGIC 111111 11151110011011 I l I 110 112 114 11s 00111111110 CODE 00011111111011 0000 0 0PERATION 11001011501111 0001 Al 0000 x+0+1 0010 112 0001 x+0 0011 115 0010* x+z+1 0100 01110,-- 001111x+z 0101 01111 0100 XEQVBIXBvXB) 0110 01112 0101 11110000011101 0111 1111001101115 0110 x-0 (X+B+1) 100011 005x 0111 x-0-11x+01 100111 111,0Ex 1000 x110110111&#39;101 101011 A2,BEX 1001 x11111101Y01 101111 A3,BEX 101011 x111011z111Tz1 110011 11 0 5 1011* XNANZIYTI 1101 1115 1100 x01101x001 11101 11 1120 1101 x1111001x01 11111101 1155 1110 1111111001 01 1111 x11111111x01 -XSELECT 00 0 01 Al 10 112 11 11s Z=AMPCR. WHEN AMPCR IS NOT SELECTED AS A DESTINATION,THEN AMPGR WILL BE&#34;ZERO&#34; Ii.E.,Z=O) IN ALL OPERATIONS AS A Y SELECT INPUT.  
 ** Y SELECT=B ORZ AS INDICATED 1A &#39;BEX&#34; INDICATES SERIAL TRANSFER FROM EXTERNAL IN REGISTER TO B REGISTER WHILE ADDER TRANSFERS TO OTHER SPECIFIED REGISTER (IF B,THEN TWO INPUTS ARE O RED).  
 H &#34;S&#34; INDICATES A ONE-BIT RIGHT SHIFT OF THE DESTINATION REGISTER END OFF,WITH THE MSB BEING FILLED BY THE ADDER OUTPUT.  
 Fig. 6  
 SHEET 08 [1F 3? PRESET 6 CLEAR 0 CLOCK 0 DATA 0 7 8 H H H T. 00 Du m BITS 328 BIT8 BIT l2 &#34;71f?&#34; #7325533 3878.514 SREEI 07M 37 CARRYINPUT 1 -254 25s S OUT x mPuT-m 238 YlNPUT-T GARRY mu -m Fig. 9  
  PRESET COUNT uP D Q LSD I46 CLEAR PRESET I52 T &#39;Q bNEXT LSD CLEAR Fig. /0 E PRESET I50 T 0 NEXT MSD 3 CLEAR be PREASET I54 T (1% MSD 3 CLEAR CLEARG\ &amp; D  
  C150 0 EOE wow- I I p I I :5; 1065mm Q Q Q Q o 1 Q Q o zocomwwm @252 $550 EOE 5 158% N\ 9k 212% g Q2; :52 E:  
 O f ICU I I o SHEU CBUF 37 $-10; L352 22: SE28 SHEET 09 OF 37 OLOOK IN PULSES MOO PULSES LAST PULSE CLOCK OUT PULSES R4 CLOCK IN PULSES MOO PULSES OUTPUT OF NOR GATE 266 OUTPUT OF TERMINAL I54 OUTPUT OE INVERTER I56 IIIIII II OUTPUT OE INVERTER 268 OUTPUT OF NANO GATE 292 SHEET 110F137 LOGICAL ZERO FROM O OUTPUT OF III N .I U DI N VA FROM O OUTPUT OM O OUTPUT Fri R 0 [I0 2IO (BIT I) 2I2IBIT2) T W 00 W W I [L TK n nPu lb I 0 .I R SILG W A N E U 0 0 0 S IL T L UIO DIRCI IP U E .I E GEM HH 5 n. W E WHS I 0 I DI DUB- Inn 2 H SHEET 120F157 OUTPUT 5 VA A VA VA S 2 YA VA H A. A U AP g VA VA VA 2 NW n H H L E B U O! I DW H L L H A B 8 8 2 2 Q m F. E! F H= HIGH LEVEL L= LOW LEVEL X= IRRELEVANT F lg. 28/] SERIAL W saw mgr 3&#39;:  
 OUTPUT NOR GATE BIT l0 BIT 9 o o o 1 |=H|GH sme 0= LOW STATE TRUTH TABLE OUTPUTS OO O O -O O O O O INPUTS XXXXXXXXXXXXXXXO XXXXXXXXXXXXXO XX XXXXXXXXXO XXXXXX XXXXXXXO XXXXXXXX XXXXXO XXXXXXXXXX XXXO XXXXXXXXXXXX XO XXXXXXXXXXXXXX BITS BIT2 BITI MST LCI LST L03 AOV L02 ABT EXT TRUE FALSE VAOO OO OO OO VAOOOO OOOO nUOOOnUAUAUO WHEN USED TO INDICATE AN INPUT, X=IRRELEIIANT T0 LCI FROM NAND GATE BITS BIT4