Patent Document

FIELD OF THE INVENTION 
     The present invention relates generally to voltage reference circuits and, more particularly, to a simplified voltage reference circuit that is capable of generating a temperature-independent, band-gap voltage reference and any other value voltage references that are temperature independent. 
     BACKGROUND OF THE INVENTION 
     At present, typical voltage reference circuits can only generate a temperature independent (TI), band-gap (BG) voltage reference having a magnitude of about 1.2 V. When another voltage value is desired or required, usually a resistor ladder which raises or lowers the band-gap reference voltage, is used to generate it; but, because resistors have a positive temperature coefficient, the generated voltage is not a TI reference voltage. 
     Accordingly, there is a need for a circuit that can generate temperature independent BG voltage references and any other value voltage references that are independent of the effects of temperature. 
     It is therefore an object of the present invention to provide a voltage reference circuit that can be used to generate various selected reference voltage values with temperature independence. 
     SUMMARY OF THE INVENTION 
     In accordance with the present invention, an improved circuit architecture is presented combining a cascode current mirror with a commonly used band-gap voltage reference circuit to cancel the temperature coefficient of the desired reference voltage. FIG. 1 is a simplified schematic of a preferred form of such a circuit arrangement exclusive of the start up circuit. The ratio of the two bipolar transistors, Q1 and Q2, and the ratio of the two resistors, R1 and R2, in the circuit arrangement are used to generate a band-gap voltage, V BG , that is temperature independent. The cascode current mirror generates the desired voltage reference V REF  that is also independent of the temperature coefficient of the resistors. As seen from the Figure, the band-gap voltage V BG , and the desired reference voltage V REF , are related by the following equations: 
     
         V.sub.BG =V.sub.BE3 +V.sub.T (R2/R1×ln M)            (1) 
    
     
         V.sub.REF =V.sub.BG ×R4/R3                           (2) 
    
     where V BE3  is the base-emitter voltage of bipolar Q3 and is the negative temperature coefficient voltage factor, V T  is the positive temperature coefficient voltage factor, ln is natural logarithm, and M is the ratio of the emitter areas of bipolars Q1 and Q2. 
     Thus, in the improved circuit arrangement the desired reference voltage V REF  is a function of the temperature independent band-gap voltage V BG  and accordingly temperature independent also. Its value is a function of the ratio of resistors R3 and R4 by which it can be varied. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     These and other objects, features and advantages of the present invention will become apparent from the following detailed description and the appended drawing in which: 
     FIG. 1 is a simplified schematic of a voltage reference circuit, exclusive of the start up circuit, for producing a TI reference voltage in accordance with the present invention. 
    
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT 
     The present invention is directed to providing a voltage reference circuit that can be used to generate various selected reference voltage values with temperature independence, and embodies an improved circuit architecture combining a commonly used band-gap voltage reference circuit with a cascode current mirror to cancel the temperature coefficient of the preferred reference voltage. 
     In the preferred embodiment shown in FIG. 1, the circuit includes a combination of CMOS and bipolar transistors and a number of resistors connected between a supply voltage V CC , typically of a value of 3.3 or 5 V, and ground. The band-gap voltage reference circuit portion involves three PMOS transistors, P1, P2, and P3, connected to supply voltage V CC  and with their gates coupled to operational amplifier 10 and 11. P1 and P2 are also coupled to an operational amplifier 12 and respectively to resistor R1 and PNP transistor Q1, and PNP transistor Q2, which transistors have their bases grounded. P3 is connected between supply voltage V CC  and NMOS transistor N1, which is coupled to ground through resistor R2 and the base of PNP transistor Q3. (Transistor 11 can be replaced with a resistor). The band-gap voltage reference V BG  output 13, typically of a value of about 1.26 V, is connected via the emitter of PNP transistor Q3. 
     The cascode current mirror portion of the circuit for outputting the selectable voltage reference V REF  includes a pair of matching PMOS transistors P4 and P5, connected between supply voltage V CC  and a pair of matching NMOS transistors N2 and N3 with commonly connected gates. P4 and P5 have their gates commonly connected to the gate of PNP transistor P6, which is connected between supply voltage V CC  and the reference voltage V REF  output 14 as well as to ground through resistor R4. Transistor N2 is coupled to band-gap voltage reference V BG  output 13, and to ground through transistor Q3, while its matching transistor N3 is coupled to ground through resistor R3. As indicated the values of the matching sets of transistors are N2=N3 and P4=P5. The value of P6 may be equal to that of P5, or P5×N where N is an integer multiple related to the values of resistors R3 and R4, but in either event 0&lt;V REF  &lt;V CC . 
     An analysis of the band-gap voltage reference circuit portion shows that the grids of transistors P1, P2 and P3 are all connected to the amplifier 12 output terminals and thus their respective current I1, I2 and I3 are equal. Furthermore, based on the characteristics of the feedback operational amplifier, V1=V2. 
     Thus, ##EQU1## where, V BE1 , V BE2  and V BE3  are the base-emitter voltages of transistors Q 1 , Q 2  and Q 3  and have negative temperature coefficients. 
     V T  is the thermal voltage with a positive temperature coefficient. 
     ln is the natural logarithm. 
     M is the ratio of the emitter areas of PNP transistors Q 1  and Q 2 . 
     I S0  is the emitter unit area current dependant on the Si material used. 
     V BG  is the band-gap reference voltage independent of temperature. 
     An analysis of the cascade current mirror circuit portion shows that voltages V BG  and V 5  are equal. Moreover, their respective passing current I 4  and I 5  are equal. 
     In addition, due to the connection of grid terminal of P5 and P6, current I 5  and I 6  are equal. Based on the above relationship, the following equations can be derived. ##EQU2## 
     
         V.sub.REF =I.sub.6 X R.sub.4 therefore, V.sub.REF =(V.sub.BG /R.sub.3) X R.sub.4                                                   (2) 
    
     Based on equations (1) and (2), in the present invention novel circuit, the desired reference voltage V REF  is a function of the temperature independent band-gap voltage V BG  and is therefore also temperature independent. Its value is a function of the values of resistors R 3  and R 4  from which it can be varied. 
     While the present invention has been described in an illustrative manner, it should be understood that the terminology used is intended to be in a nature of words of description rather than of limitation. 
     Furthermore, while the present invention has been described in terms of a preferred embodiment, it is to be appreciated that those skilled in the art will readily apply these teachings to other possible variations of the invention. 
     The embodiment of the invention in which an exclusive property or privilege is claimed are defined in the following claims.

Technology Category: 4