Patent Abstract:
A wafer interposer assembly and a system for building the same are disclosed. The wafer interposer assembly includes a semiconductor wafer ( 10 ) having a die ( 11 ) and a redistribution layer pad ( 13 ) electrically connected to the die ( 11 ). An epoxy layer ( 20 ) is deposited on the surface of the redistribution layer pad ( 13 ) and the die ( 11 ). An interposer pad ( 50 ) is positioned in an opening ( 40 ) in the epoxy layer ( 20 ) in electrical contact with the redistribution layer pad ( 13 ).

Full Description:
CROSS-REFERENCE TO RELATED APPLICATION  
       [0001]    This is a divisional application of co-pending application Ser. No. 09/738,228, entitled Method for Building an Interposer onto a Semiconductor Wafer Using Laser Techniques, filed on Dec. 15, 2000 in the name of John L. Pierce. 
     
    
     
       TECHNICAL FIELD OF THE INVENTION  
         [0002]    The present invention relates generally to the field of integrated circuits, and more particularly, to a wafer interposer assembly and a system for building the same.  
         BACKGROUND OF THE INVENTION  
         [0003]    Without limiting the scope of the invention, this background of the present invention will be described with reference to building a semiconductor wafer-interposer, as an example. After the introduction of the integrated circuit, engineers have worked diligently to produce electronic devices that are smaller and more functional than the previous versions of the devices. Advances in manufacturing techniques allow more components to be integrated into a smaller semiconductor die. More components within the die enable engineers to design devices having greater efficiency and more convenient functions. However, increasing the number of components within the die can adversely affect the size and manufacturing costs of the device.  
           [0004]    Each new device design often requires smaller, more efficient semiconductor packages to perform advanced functions and consume less power and space. Die size and number of contact pads influence the size of a semiconductor package. More components within the die require more contact pads, which facilitate electrical connections or interfaces between the die to other systems in the device. However, traditional connection techniques are not very space efficient.  
           [0005]    Traditionally, die design was limited because all connections between the components of the die interfacing systems were through the peripheral edges of the chip (for wire bonding) or through a standard pin or pad layout defined by a standardization body, such as the Joint Electrical Dimensional Electronic Committee (JEDEC). The interconnection requirements, therefore, have traditionally driven the die layout.  
           [0006]    Although space efficiency may be improved by using a semiconductor wafer-interposer, it is difficult to attached a separate interposer to a semiconductor wafer and maintain close dimensional tolerances. Close tolerance for package height is a requirement for many applications. Typically, thick packages are more reliable and have lower manufacturing costs. In contrast, thin packages may be required for applications where space and weight are at a premium. Additionally, manufacturing a thin package is usually costly because smaller components are more difficult to process and require more precise machinery.  
           [0007]    Current manufacturing processes cannot precisely and efficiently control the final height of the package. After the wafer-interposer assembly is diced, the footprint of the resulting semiconductor package is almost the size of the die, which is as small as the package can be without making a smaller die. However, the height of the package cannot be as accurately controlled because it varies according to the method used to construct the wafer-interposer.  
           [0008]    Another costly manufacturing process associated with assembling semiconductor packages having interposers is aligning the die with the interposer. The contact pads on the die and the interposer must be aligned and connected to result in a functional semiconductor package. Aligning minute contacts between the die and interposer is an expensive and time intensive process. Current available methods of alignment slow the manufacturing process and increase costs.  
           [0009]    Accordingly, there is a need for a system, method and apparatus for building a semiconductor wafer-interposer assembly that overcomes the present manufacturing limitations and inefficiencies.  
         SUMMARY OF THE INVENTION  
         [0010]    The present invention overcomes the existing manufacturing limitations and inefficiencies in the art by providing a wafer interposer assembly and system for building the same. The wafer interposer assembly includes a semiconductor wafer having a die and a redistribution layer pad, electrically connected to the die. An epoxy layer is deposited on the surface of the redistribution layer pad and the die. An opening is positioned through the epoxy layer and an interposer pad is positioned in the opening in electrical contact with the redistribution layerpad.  
           [0011]    In one embodiment, the semiconductor wafer of the wafer interposer assembly includes a plurality of die. The redistribution layer pad may comprise a material reflective to laser frequencies, a material compatible with solder, or a material compatible with conductive polymer. The epoxy layer may be disposed on the surface by a deposition process selected from the group consisting of spraying, rolling and vapor deposition. Moreover, the epoxy layer may comprise a nonconductive material having a coefficient of thermal expansion similar to the wafer. The height of the cured epoxy layer may be at least the length of the redistribution layer pad. The curing may involve a processes selected from the group consisting of heat processes and chemical processes. The epoxy layer is trimmed by a laser process to achieve a flat surface and controlled height. Additionally, the interposer pad may comprise a conductive material that is positioned in the opening which may be formed by a laser process. An epoxy coat is disposed on a backside of the wafer.  
           [0012]    In another aspect, the present invention is directed to a system for building a wafer interposer assembly. A depositor deposits an epoxy layer onto the surface of a semiconductor wafer having a plurality of die and a plurality of redistribution layer pads electrically connected to each die. A laser operates relative to the semiconductor wafer to trim the epoxy layer to a flat surface and controlled height and to bore a plurality of openings in alignment with the redistribution layer pads through the epoxy layer. A screener screens an interposer pad into the openings and into electrical contact with the redistribution layer pads.  
           [0013]    In one embodiment, the depositor is selected from the group consisting of spraying depositors, rolling depositors and vapor depositors. The laser may operate under the control of a controller that comprises a computer-numerical-control machine that maneuvers and operates the laser in three dimensions. A curing means employing a heat process or chemical process may be employed for curing the epoxy layer. The screener may screen a conductive material into the openings to form the interposer pads. An alignment mark may be position on the semiconductor wafer to provide orientation to the laser. Additionally, the depositor may deposit an epoxy coat on the backside of the semiconductor wafer and the laser may adjust the height of the epoxy coat.  
       
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS  
       [0014]    The above and further advantages of the invention may be better understood by referring to the following description in conjunction with the accompanying drawings in which corresponding numerals in the different figures refer to corresponding parts and in which:  
         [0015]    [0015]FIG. 1A is a perspective view of a semiconductor wafer in accordance with certain embodiments of the present invention;  
         [0016]    [0016]FIG. 1B is a cross-sectional view of the semiconductor wafer of FIG. 1A taken along line  1 B- 1 B.  
         [0017]    [0017]FIG. 2 is a cross-sectional view of a wafer-interposer assembly in accordance with certain embodiments of the present invention;  
         [0018]    [0018]FIG. 3A is a cross-sectional view of a wafer-interposer assembly in accordance with certain embodiments of the present invention;  
         [0019]    [0019]FIG. 3B is a cross-sectional view of a wafer-interposer assembly in accordance with certain embodiments of the present invention;  
         [0020]    [0020]FIG. 4 is a cross-sectional view of a wafer-interposer assembly in accordance with certain embodiments of the present invention;  
         [0021]    [0021]FIG. 5 is a cross-sectional view of a wafer-interposer assembly in accordance with certain embodiments of the present invention; and  
         [0022]    [0022]FIG. 6 is a cross-sectional view of a wafer-interposer assembly in accordance with certain embodiments of the present invention.  
     
    
     DETAILED DESCRIPTION OF THE INVENTION  
       [0023]    Although making and using various embodiments of the present invention are discussed herein in terms of using laser techniques to build an interposer onto a wafer, it should be appreciated that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed herein are merely illustrative of specific ways to make and use the invention and do not limit the scope of the invention.  
         [0024]    Interposers allow greater freedom to die designers because the layout of a die and its contact pads can be defined according to the interaction of the functional elements of the die rather than according to the standardization requirements. The interposer can be designed with a standardized layout of contact pads on its upper surface and can electrically connect each die pad to a corresponding interposer contact pad without an interposer pad being directly above its corresponding die pad. Not only does the interposer provide for standardized interconnection, it also provides for the use of standard test hardware, software, cabling and connectors compatible with existing industry infrastructure.  
         [0025]    An additional advantage of the interposer is that more than one interposer can be designed for each wafer. A manufacturer can then, by substituting a different interposer, modify the layout of the interposer pads to conform to a different layout or packaging standard. Alternatively, if the die and interposer are designed for modularity, a single interposer design may be useful on more than one chip design. A specific interposer design will typically be necessary for each unique die design.  
         [0026]    [0026]FIG. 1A depicts a semiconductor wafer  10  having a plurality of die including a die  11 , which may have many circuits within its structure. Referring now to FIG. 1A and FIG. 1B, which is a cross-sectional view of FIG. 1A along line  1 B- 1 B, the wafer  10  may have several identical or different dice  11 , which eventually may be separated or diced into individual semiconductor chips. For clarity of illustration, dashed lines are used to represent the kerfs between die  11 . One or more die pads  12  electrically contact the circuits within die  11 . An underbump metalization may be deposited onto the die pads  12 . A redistribution layer (RDL) may then be deposited onto the wafer  10 . One or more known semiconductor processes, such as photolithography or etching for example, may be used to process the RDL into RDL pads  13 . The RDL pads  13  may then be connected to the die pads  12  by connectors  14 . The RDL pads  13  provide an interface between the circuits of the die  11  and an interposer. Each of the die pads  12  corresponds to a particular RDL pad  13 .  
         [0027]    The RDL pads  13  may be a material that is reflective to laser frequencies to facilitate subsequent processes of the present invention. The RDL pads  13  may also be made from a material that is compatible with solder or conductive polymer. Copper, for example, may be one suitable material for RDL pads  13 . Other materials that are electrically conductive and compatible with solder or conductive polymers may also be used for the RDL pads  13  and will be apparent to those having ordinary skill in the art.  
         [0028]    The layout and size of the RDL pads  13  may have the same configuration as the pad configuration of a finished semiconductor package. Designing the configuration of the RDL pads  13  to match the requirements of the finished package increases manufacturing efficiency. Multiple, identical dice  11  may be efficiently produced in large quantities and used in a variety of different applications by simply changing the configuration of the RDL pads  13 . Efficiency increases because the same die  11  may be used for multiple applications that require different semiconductor package configurations.  
         [0029]    Next, the wafer  10  is coated with a layer of epoxy  20  as depicted in FIG. 2. The epoxy  20  may be applied using any of many semiconductor chip manufacturing techniques known in the art. Spraying, rolling or vapor deposition, for example, is used to apply the epoxy  20  to the wafer  10 . The epoxy  20  may be non-conductive and may have a coefficient of thermal expansion similar to the wafer  10 . The epoxy  20  may also be able to withstand the heat required to re-flow solder or other conductive material that is applied to the wafer  10  in subsequent processes. An epoxy material suitable for underfill, for example, may be used.  
         [0030]    The epoxy  20  should be applied or deposited to a height that exceeds the upper surface of the RDL pads  13  by at least the diameter of the RDL pads  13 . The epoxy  20  is then cured as required by the particular properties of the epoxy  20 . Some curing methods may include infrared heat or chemical processes, for example. The cured epoxy  20  may have a relatively rough or undulating surface, as best seen in FIG. 3A. However, a desirable minimum thickness is one that extends past the upper surface of the RDL pads  13  by approximately the diameter of the RDL pads  13 .  
         [0031]    [0031]FIG. 3B depict a trimming process that may vaporize the top of the epoxy  20  to achieve a very flat surface and controlled height. An exaggerated surface of the epoxy  20  is shown in FIG. 3A. The thinnest point of the epoxy  20  should be approximately at least as thick as the diameter  34  of the RDL pad  13  plus the height of the RDL pad  13 .  
         [0032]    A controller (not shown) may be used to operate a laser  25  to vaporize selected areas of the epoxy  20 . The controller, for example, may be the type of controller utilized for computer-numerical-control (CNC) machining, which maneuvers and operates a tool in three dimensions. In this particular application, the controller maneuvers the laser  25  about the wafer  10  and selectively vaporizes portions of the epoxy  20 . The process of removing the epoxy  20  will be described in further detail below.  
         [0033]    In FIG. 3B, the laser  25  may be aimed at initial elevation  31  and generally parallel to the surface of the wafer  10 . This initial elevation  31  of the laser  25  may be slightly above the highest point of the epoxy  30 . The controller begins sweeping the laser  25  across the wafer  10  and slowly lowers the laser  25  through excess epoxy  30  to final elevation  32 . As it is lowered, the laser  25  impinges on high points of the surface of the epoxy  20  and vaporizes the excess epoxy  30  as the laser  25  sweeps across the entire wafer  10 . The elevation  32  is at a point where the distance  33  between the surface of the epoxy  20  and the surface of the RDL pads  13  is approximately the diameter  34  of the RDL pads  13 . The distance  33  may be varied to optimize the aspect ratio for conductor screening, which will be described below.  
         [0034]    Once the epoxy  20  is planarized, the laser  25  may also be used to create openings  40 , the locations of which are represent by dashed lines, in the epoxy  20  as depicted in FIG. 4. The laser  25  is first oriented to the wafer  10  using alignment marks  35  on the wafer  10 . If the alignment marks  35  have been covered during the epoxy coating process, a rough alignment can be made using a flat spot or other reference point on the wafer  10 . Next, the laser  25  may be used to etch away the epoxy  20  around the alignment marks  35 . After the alignment marks  35  are located, the location of RDL pads  13  can be very accurately determined by using the alignment marks  35  in conjunction with a coordinate map of the RDL pads  13 . The laser  25  creates the openings  40  by vaporizing the epoxy  30 . The laser  25  vaporizes the epoxy  20  down to the surface of the RDL pads  13  but does not affect the RDL pads  13  because of the reflective properties of the RDL pads  13 .  
         [0035]    This process is similar to using the laser  25  as a drill. The controller determines drilling locations, which are generally above the RDL pads  13 , by moving the laser  25  relative to the alignment marks  35 . The laser  25  may then be activated to vaporize the epoxy  20  and “drill” the openings  40 . The RDL pads  13  act as “drill stops” because the RDL pads  13  reflect the laser  25  instead of being vaporized by the laser  25 .  
         [0036]    [0036]FIG. 5 shows the openings  40  filled with a conductive material by screening, for example, to form interposer pads  50 . The aspect ratio of the openings  40  may be adjusted so that the conductive material easily flows into the openings  40  and adequately fills the openings without leaving any voids. Also, the aspect ratio facilitates the conductive material filling the openings  40  and contacting the RDL pads  13 . The conductive material may be solder, conductive polymer or any other suitable material and may be screened into the openings  40 . The conductive material forms a permanent and reliable electrical connection to RDL pads  13 . After screening into the openings  40 , the conductive material is re-flowed or cured. After re-flowing or curing, the wafer-interposer is at minimum thickness. If a thicker package is required or if it is desirable to protect the backside of the die  11 , then an epoxy coat can be applied to the back of the wafer  10 , as best seen in FIG. 6.  
         [0037]    The interposer pads  50  may be used as contacts for testing and burn-in of the wafer  10 . The interposer pads  50  may also be used to connect and attach the resulting device to a printed circuit board or other structure after the interposer is diced into individual circuits.  
         [0038]    [0038]FIG. 6 depicts the wafer-interposer having an additional layer of epoxy  60 , which may be added to the backside of the wafer  10 . The technique for applying the epoxy  60 , the composition of the epoxy  60  and the method for creating a dimensionally precise surface is similar to the process for the front side of the wafer  10 , which has been described above. The thickness  61  of the wafer-interposer may be adjusted by removing and leveling the epoxy  60  using the laser  25 . Because there are no electrical contacts on the backside of the wafer  10 , the thickness  61  may be adjusted without concern for maintaining a particular aspect ratio. After construction of the wafer-interposer is complete, testing and burn-in may be performed while all circuits are in wafer form. After final testing, the wafer-interposer may be diced into individual components.  
         [0039]    While specific alternatives to steps of the invention have been described herein, additional alternatives not specifically disclosed but known in the art are intended to fall within the scope of the invention. Thus, it is understood that other applications of the present invention will be apparent to those skilled in the art upon the reading of the described embodiment and a consideration of the appended claims and drawings.

Technology Classification (CPC): 7