Patent Abstract:
There is provided a field effect transistor including a semi-insulating semiconductor substrate formed with a recess at a region in which a gate is to be formed, a gate base layer formed on the recess and composed of one of an InP layer and a plurality of layers including an InP layer, and a gate electrode formed on the gate base layer. The InP layer may be replaced with an InGaP layer, an Al X Ga 1−X As (0≦X≦1) layer, an In X Ga 1−X As (0≦X≦1) layer, or an In X Al 1−X As (0≦X&lt;0.4 or 0.6&lt;X≦1) layer. The above-mentioned field effect transistor prevents thermal instability thereof caused by impurities such as fluorine entering a donor layer to thereby inactivate donor. As a result, there is presented a highly reliable compound field effect transistor.

Full Description:
CROSS-REFERENCE TO RELATED APPLICATIONS 
     This application is a division of application Ser. No. 09/017,137, filed Feb. 2, 1998 now U.S. Pat. No. 6,144,049. 
    
    
     BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     The invention relates to a field effect transistor and a method of fabricating the same, and more particularly to a field effect transistor as a highly reliable, high-performance chemical compound electronic device operating in a range of microwaves and millimeter waves, and a method of fabricating the same. 
     2. Description of the Related Art 
     In these days, ternary and quaternary mixed crystal semiconductor such as InGaAs and InGaAsP have attracted attention. Among them, InGaAs matching in lattice to an InP substrate is in particular suitable to optical devices and material of which field effect transistors are made. In particular, a field effect transistor employing two-dimensional electron gas at a hetero-interface between InP and InAlAs has been much studied. The reasons why InGaAs is promising as an electron transfer device in comparison with GaAs and so on are as follows: 
     (a) a peak value at electron drift velocity is greater; 
     (b) mobility of an electron at a low intensity electric field is greater; 
     (c) it is easier to form ohmic electrodes with the result of smaller contact resistance; 
     (d) greater overshoot in an electron speed can be expected; 
     (e) smaller noise caused by root scattering; and 
     (f) better characteristics with respect to an interface with insulating materials. In addition, it is one of major reasons to be able to accomplish a two-dimensional electron gas device. 
     A field effect transistor employing two-dimensional electron gas at an interface between InGaAs and InAlAs is presently considered promising as a high performance microwave milliwave device, and is researched and developed. In particular, the above-mentioned field effect transistor has been confirmed to be effective as a low-noise device in experiments. For instance, as reported by K. H. G. Duh et al. in “A Super Low-Noise 0.1 μm T-Gate InAlAs-InGaAs-InP HEMT”, IEEE MICROWAVE AND GUIDED WAVE LETTERS. Vol. 1, No. 5, May 1991, pp. 114-116, noise figure of 1.2 dB and associated gain of 7.2 dB at 94 GHz in room temperature have been confirmed. The device having been reported by Duh was made of material accomplishing lattice match on an InP substrate, that is, In 0.53 Ga 0.47 As/In 0.52 Al 0.48 As, and material defining In composition. In the device, two-dimensional electron gas is formed in the In 0.53 Ga 0.47 As layer. 
     In order to enhance performance of the device, for instance, an attempt was made by G. I. NG et al. in “Improved Strained HEMT Characteristics Using Double-Heterojunction In 0.65 Ga 0.35 As/Ino 0.52 Al 0.48 As Design”, IEEE ELECTRON DEVICE LETTERS, Vol. 10, No. 3, March 1989, pp. 114-116, where In composition in an InGaAs layer constituting a channel was arranged to have a figure greater than 0.53. 
     Recently, various high performances of a device have been reported in the field of InAlAs/InGaAs family hetero-junction field effect transistor. On the other hand, thermally unstable factors have been also reported. That is, impurities such as fluorine which is not a constituent of a device enter an epitaxial layer from outside to thereby inactivate donor in an impurity containing InAlAs layer usually used as a donor layer. 
     For instance, Hayafuji has reported degradation of a device caused by fluorine in “Thermal stability of AlInAs/GaInAs/InP heterostructure”, Applied Physics Letters, Vol. 66, No. 7, February 1995, pp. 863-865. For another instance, Takahashi has reported degradation of a device caused by oxygen in “Thermal Stability of Al 0.48 In 0.52 As/Ga 0.47 In 0.53 As/InP Heterostructure and its Improvement by Phosphidization”, Proceedings of 7th International Conference of InP and Related Materials, 1995, pp. 597-600. 
     Fujihara et al. reported in Technical Report of IEICE ED95-105, pp. 13-20 that impurities entering an epitaxial layer are reduced in an amount by decreasing a composition rate of Al in an InAlAs Schottky layer formed on an InAlAs donor layer. That is, when a donor layer is composed of InAlAs, the thermal instability may be eliminated by forming a barrier layer on the donor layer for preventing impurities from entering to the donor layer. Fujihara reported conducting experiment in which there were formed samples of InAlGaAs Schottky layers containing no impurities and having different composition rates between Al and Ga, and the samples stood in heated condition. The result of the experiment was that as a composition rate of Al was decreased, fluorine entering an epitaxial layer was reduced in an amount and further a reduction of a sheet electron density was stopped. 
     As an example for enhancing reliability of a device in a similar manner, Fujihara et al. suggested a field effect transistor in “Thermally stable InAlAs/InGaAs heterojunction FET with AlAs/InAs superlattice insertion layer”, ELECTRONICS LETTERS, May 23, 1996, Vol. 32, No. 11, pp. 1039-1041. In the suggested field effect transistor, a superlattice layer composed of AlAs and InAs is inserted between a donor layer and a gate forming layer. It is reported that the field effect transistor can prevent intrusion of fluorine thereinto, and stop thermal degradation. 
     As an example of an InP layer used as a barrier layer, Enoki et al. has suggested a structure in “0.1−μm InAlAs/InGaAs HEMTS WITH AN InP-RECESS-ETCH STOPPER GROWN BY MOCVD”, Proceedings of 7th International Conference of InP and Related Materials, 1995, pp. 81-84. It is reported that an InP layer as a gate contact layer is formed on an InAlAs layer to thereby enhance uniformity of device characteristics in a wafer. 
     As mentioned above, when a donor layer is composed of InAlAs, inactivation of donor caused by intrusion of impurities thereinto is a major problem significantly reducing reliability of a device. In most of heterojunction field effect transistors to be formed on an InP substrate, a donor source layer is generally composed of an InAlAs layer. To the contrary, a transistor which does not employ InAlAs, but employs InP for a donor layer has been suggested by A. M. Küsters et al. in IEEE ELECTRON DEVICE LETTERS, Vol. 16, No. 9, 1995, pp. 396-398. The suggested transistor avoids inactivation of donor caused by intrusion of impurities such as fluorine by not employing InAlAs for a donor source layer, to thereby ensure thermal reliability. 
     As mentioned earlier, a major problem for reducing reliability in an InALAs/InGaAs heterojunction transistor is that impurities such as fluorine present in an atmosphere or fluorine adhered to a surface of a sample in a process enters an epitaxial layer while a device is held in heated condition, resulting in that donor in an InAlAs layer containing n-type impurities therein is inactivated. 
     One of objects of the present invention is to solve this problem by providing a highly reliable high performance InAlAs/InGaAs family heterojunction transistor. One of solutions to the problem is to insert a barrier layer between an InAlAs donor layer and a gate electrode for preventing intrusion of impurities into an epitaxial layer. Up to now, it has been found out by experiments that intrusion of impurities into an epitaxial layer can be prevented by employing material other than InAlAs and AlGaAs, as having been reported by Hayafuji, Fujihara and Enoki. 
     However, the use of a barrier layer is accompanied with other problems. If a barrier layer had positive conduction band discontinuity to material of which a cap layer is composed, since an ohmic electrode is formed on the barrier layer, a source resistance would be increased with the result of deterioration of performance of a device. Since a cap layer is usually composed of InGaAs, the barrier layers employed in the above-mentioned prior art are accompanied with another problem of an increased source resistance. 
     In addition, since crystal quality of a barrier layer exerts a major influence on crystal quality of a layer to be formed on the barrier layer, it would be absolutely necessary to determine crystal growth conditions each time when a device is fabricated. 
     Apart from the above-mentioned prior art, various InAlAs/InGaAs family heterojunction transistors have been suggested as follows. 
     In “Double-Heterojunction Lattice-Matched and Pseudomorphic InGaAs HEMT with δ-Doped InP Supply Layers and p-InP Barrier Enhancement Layer Grown by LP-MOVPE”, IEEE ELECTRON DEVICE LETTERS, Vol. 14, No. 1, January 1993, A. M. Küsters et al. have suggested a LP-MOVPE-grown double-hetrojuction HEMT (DH-MEMT) with InP as carrier-supplying and barrier layers that avoid the kink effect due to Al-containing layers. 
     Japanese Unexamined Patent Publication No. 4-180240 has suggested a field effect transistor including an InP substrate and an InGaAs layer formed on the InP substrate, wherein the InGaAs layer has an In composition rate greater than 0.53 at which the InGaAs layer is lattice-matched with the InP substrate. 
     Japanese Unexamined Patent Publication No. 6-232175 has suggested In X Al 1−X As/In Y Ga 1−Y As heterojunction type field effect transistor lattice-matched with an InP substrate, wherein pseudo-morphic undoped Al Z Ga 1− As layer is inserted below a gate electrode, and an n-type GaAs layer is formed on the undoped Al Z Ga 1−Z As layer in source/drain regions. 
     Japanese Unexamined Patent Publication No. 6-236898 has suggested a field effect transistor, in which an I-type In 0.52 Al 0.48 As buffer layer, an I-type In 1−X Ga X As Y P 1−Y  channel layer, an In 0.52 Al 0.48 As spacer layer, an n-type In 0.52 A 0.48 As electron supply layer, an I-type In 0.52 Al 0.48 As Schottky layer, and n-type Ino 0.53 Ga 0.47 As cap layer are grown on a semi-insulating InP substrate. A gate electrode is formed on a recess formed in the n-type In 0.53 Ga 0.47 As cap layer, and source and drain electrodes are formed at opposite sides of the gate electrode. 
     Japanese Unexamined Patent Publication No. 6-302625 has suggested a field effect transistor including n-In 0.49 Ga 0.51 P etching stopper layer, n-Al  X Ga  1—X As layer, and a GaAs cap layer on an operation layer. A gate electrode is formed on the n-In 0.49 Ga 0.51 P etching stopper layer. 
     Japanese Unexamined Patent Publication No. 7-111327 has suggested a heterojunction field effect transistor wherein a non-doped In 0.52 Al 0.48 As buffer layer, a non-doped In 0.80 Ga 0.20 As channel layer, a non-doped In 0.52 Al 0.48 As spacer layer, an n-type In 0.52 Al 0.48 As doped layer, a non-doped In 0.52 Al 0.48 As gate contact layer, a non-doped In 0.80 Ga 0.20 As resistance reducing layer, and an n-type In 0.53 Ga 0.47 As cap layer are formed in this order on a semi-insulating InP substrate. The field effect transistor is characterized by the non-doped In 0.53 Ga   0.20 As inserted between the non-doped In 0.52 Al 0.48 As gate contact layer and the n-type In 0.53 Ga 0.47 As cap layer. 
     Japanese Unexamined Patent Publication No. 7-312421 has suggested a field effect transistor wherein an InGaAs active layer, an InAlAs layer, a GaAs layer, and an InGaAs cap layer are formed on an InP substrate. A gate electrode is formed on the GaAs layer. A layer made of metal having a melting point at 1600° C. or greater is sandwiched between the gate electrode and the GaAs layer. N-type impurities are implanted into a part of the InAlAs layer. 
     SUMMARY OF THE INVENTION 
     It is an object of the present invention to provide a field effect transistor as a microwave milliwave compound device capable of avoiding thermal instability caused by impurities entering a donor layer to thereby cause donor to be inactivated, and also provide a method of fabricating the same. 
     In one aspect of the present invention, there is provided a field effect transistor including (a) a semi-insulating semiconductor substrate formed with a recess at a region in which a gate is to be formed, (b) a gate base layer formed on the recess and composed of one of an InP layer and a plurality of layers including an InP layer, and (c) a gate electrode formed on the gate base layer. 
     There is further provided a field effect transistor including (a) a semi-insulating semiconductor substrate formed with a recess at a region in which a gate is to be formed, (b) a gate base layer formed on the recess and composed of one of an InGaP layer and a plurality of layers including an InGaP layer, and (c) a gate electrode formed on the gate base layer. 
     There is still further provided a field effect transistor including (a) a semi-insulating semiconductor substrate formed with a recess at a region in which a gate is to be formed, (b) a gate base layer formed on the recess and composed of one of an Al X Ga 1−X As (0≦X≦1) layer and a plurality of layers including an Al X Ga 1−X As (0≦X≦1) layer, and (c) a gate electrode formed on the gate base layer. 
     There is yet further provided a field effect transistor including (a) a semi-insulating semiconductor substrate formed with a recess at a region in which a gate is to be formed, (b) a gate base layer formed on the recess and composed of one of an In X Ga 1− As (0≦X≦1) layer and a plurality of layers including an In X Ga 1−X  As (0≦X≦1) layer, and (c) a gate electrode formed on the gate base layer. 
     There is still yet further provided a field effect transistor including (a) a semi-insulating semiconductor substrate formed with a recess at a region in which a gate is to be formed, (b) a gate base layer formed on the recess and composed of one of an In X Al 1−X As (0≦X&lt;0.4 or 0.6&lt;X≦1) layer and a plurality of layers including an In X Al 1−X As (0≦X&lt;0.4 or 0.6&lt;X≦1) layer, and (c) a gate electrode formed on the gate base layer. 
     The above-mentioned field effect transistor may further include an InAlAs or AlGaAs layer containing no impurities therein, formed between the gate base layer and the gate electrode. For instance, the semi-insulating semiconductor substrate may be composed of GaAs or InP. 
     In another aspect of the present invention, there is provided a method of fabricating a field effect transistor, including the steps of (a) forming a recess with a semi-insulating semiconductor substrate at a region in which a gate is to be formed, (b) forming a gate base layer on the recess, the gate base layer being composed of one of an InP layer and a plurality of layers including an InP layer, and (c) forming a gate electrode on the gate base layer. 
     There is further provided a method of fabricating a field effect transistor, including the steps of (a) forming a recess with a semi-insulating semiconductor substrate at a region in which a gate is to be formed, (b) forming a gate base layer on the recess, the gate base layer being composed of one of an InGaP layer and a plurality of layers including an InGaP layer, and (c) forming a gate electrode on the gate base layer. 
     There is still further provided a method of fabricating a field effect transistor, including the steps of (a) forming a recess with a semi-insulating semiconductor substrate at a region in which a gate is to be formed, (b) forming a gate base layer on the recess, the gate base layer being composed of one of an Al X Ga 1−X As (0≦X≦1) layer and a plurality of layers including an Al X Ga 1−X As (0≦X≦1) layer, and (c) forming a gate electrode on the gate base layer. 
     There is yet further provided a method of fabricating a field effect transistor, including the steps of (a) forming a recess with a semi-insulating semiconductor substrate at a region in which a gate is to be formed, (b) forming a gate base layer on the recess, the gate base layer being composed of one of an In X Ga 1−X As (0≦X≦1) layer and a plurality of layers including an In X Ga 1−X As (0≦X≦1) layer, and (c) forming a gate electrode on the gate base layer. 
     There is still yet further provided a method of fabricating a field effect transistor, including the steps of (a) forming a recess with a semi-insulating semiconductor substrate at a region in which a gate is to be formed, (b) forming a gate base layer on the recess, the gate base layer being composed of one of an In X Al 1−X As (0≦X&lt;0.4 or 0.6&lt;X≦1) layer and a plurality of layers including an In X Al 1−X As (0≦X&lt;0.4 or 0.6&lt;X≦1) layer, and (c) forming a gate electrode on the gate base layer. 
     The above-mentioned method may further include the step (d) of forming an InAlAs or AlGaAs layer containing no impurities therein, between the gate base layer and the gate electrode, the step (d) being to be carried out between the steps (b) and (c). 
     One of keys of the present invention is to form a barrier layer below a gate electrode. The barrier layer is composed of material which does not allow impurities to pass therethrough in order to prevent InAlAs and AlGaAs layers, to which n-type impurities are implanted and which are readily contaminated with impurities such as fluorine, from being exposed outside. However, when the InAlAs and AlGaAs layers are crystal-grown in usual planar state, the formation of a barrier layer below a gate electrode may be accompanied with problems such as an increase of a source resistance and gate leakage. In addition, if a barrier layer is formed directly below a gate electrode, crystal growth conditions have to be determined in detail and/or a barrier layer may have a thickness limitation in order to avoid degradation in quality of a cap layer to be formed on a barrier layer. Hence, in accordance with the present invention, a recess is first formed, then a barrier layer and a gate contact layer are selectively grown within the recess, and finally a gate electrode is formed on the barrier layer. 
     The field effect transistor in accordance with the present invention prevents thermal instability thereof caused by impurities such as fluorine entering a donor layer to thereby inactivate donor. As a result, there is presented a highly reliable compound field effect transistor to be formed on an InP substrate. 
     The above and other objects and advantageous features of the present invention will be made apparent from the following description made with reference to the accompanying drawings, in which like reference characters designate the same or similar parts throughout the drawings. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1A is a cross-sectional view of a field effect transistor in accordance with the first embodiment of the present invention. 
     FIG. 1B is a cross-sectional view of a field effect transistor in accordance with the second embodiment of the present invention. 
     FIG. 1C is a cross-sectional view of a field effect transistor in accordance with the third embodiment of the present invention. 
     FIG. 2A is a graph showing thermal fluctuation in a drain current in a storage test in heated condition in field effect transistors in accordance with the first, second and third embodiments. 
     FIG. 2B is a graph showing thermal fluctuation in a mutual conductance in a storage test in heated condition in field effect transistors in accordance with the first, second and third embodiments. 
     FIG. 3A is a cross-sectional view of a field effect transistor in accordance with the fourth embodiment of the present invention. 
     FIG. 3B is a cross-sectional view of a field effect transistor in accordance with the fifth embodiment of the present invention. 
     FIG. 3C is a cross-sectional view of a field effect transistor in accordance with the sixth embodiment of the present invention. 
     FIG. 4A is a graph showing thermal fluctuation in a drain current in a storage test in heated condition in field effect transistors in accordance with the fourth, fifth and sixth embodiments. 
     FIG. 4B is a graph showing thermal fluctuation in a mutual conductance in a storage test in heated condition in field effect transistors in accordance with the fourth, fifth and sixth embodiments. 
     FIG. 5A is a cross-sectional view of a field effect transistor in accordance with the seventh embodiment of the present invention. 
     FIG. 5B is a cross-sectional view of a field effect transistor in accordance with the eighth embodiment of the present invention. 
     FIG. 5C is a cross-sectional view of a field effect transistor in accordance with the ninth embodiment of the present invention. 
     FIG. 6A is a graph showing thermal fluctuation in a drain current in a storage test in heated condition in field effect transistors in accordance with the seventh, eighth and ninth embodiments. 
     FIG. 6B is a graph showing thermal fluctuation in a mutual conductance in a storage test in heated condition in field effect transistors in accordance with the seventh, eighth and ninth embodiments. 
     FIG. 7A is a cross-sectional view of a field effect transistor in accordance with the tenth embodiment of the present invention. 
     FIG. 7B is a cross-sectional view of a field effect transistor in accordance with the eleventh embodiment of the present invention. 
     FIG. 7C is a cross-sectional view of a field effect transistor in accordance with the twelfth embodiment of the present invention. 
     FIG. 8A is a graph showing thermal fluctuation in a drain current in a storage test in heated condition in field effect transistors in accordance with the tenth, eleventh and twelfth embodiments. 
     FIG. 8B is a graph showing thermal fluctuation in a mutual conductance in a storage test in heated condition in field effect transistors in accordance with the tenth, eleventh and twelfth embodiments. 
     FIG. 9 is a cross-sectional view of a conventional field effect transistor. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     [First Embodiment] 
     FIG. 1A illustrates a field effect transistor in accordance with the first embodiment of the present invention. The illustrated field effect transistor includes a semi-insulating InP substrate  101 , and an epitaxial-layered structure formed on the InP substrate  101 . The epitaxial-layered structure is comprised of an InALAs layer  102  containing no impurities therein and having a thickness of 20 nm, an InGaAs layer  103  containing no impurities therein and having a thickness of 20 nm, an InAlAs layer  104  containing no impurities therein and having a thickness of 5 nm, an InAlAs layer  105  implanted at a dose of 3−10 18 cm −3  silicon and having a thickness of 150 nm, an InAlAs layer  106  containing no impurities therein and having a thickness of 20 nm, and an InGaAs layer  107  implanted at a dose of 3×10 18 cm −3  silicon and having a thickness of 20 nm, all of which are deposited one on another in this order. 
     Ohmic electrodes  108   a  and  108   b  as source and drain electrodes are formed on the uppermost layer or InGaAs layer  107 . The ohmic electrodes  108   a  and  108   b  are composed of alloy of AuGe, Ni and Au. By thermal annealing, these alloy layers reach the InGaAs layer  103  corresponding to a channel. 
     Between the ohmic electrodes  108   a  and  108   b  is formed a recess which reaches an intermediate depth of the InAlAs layer  106 . The recess is covered with an InP layer  110   a  containing no impurities and having a thickness of 10 nm. A gate electrode  108   c  is formed on the InP layer  110   a . The gate electrode  108   c  has a multi-layered structure including Ti, Pt and Au layers deposited one on another in this order, and has a gate length of 1 μm. 
     The gate electrode  108   c  and the InP layer  110   a  are entirely covered with a protection film  111  composed of SiN and deposited by plasma-enhanced chemical vapor deposition (PECVD). 
     In the illustrated field effect transistor in accordance with the first embodiment, a mutual conductance of 500 mS/mm was obtained as device initial characteristics. In addition, there were also obtained Schottky barrier height of 0.5 eV and a gate inverse breakdown voltage of 7V. 
     [Second Embodiment] 
     FIG. 1B illustrates a field effect transistor in accordance with the second embodiment. In the illustrated field effect transistor, an InGaP layer  110   b  containing no impurities is formed in place of the InP layer  110   a  in the first embodiment, illustrated in FIG.  1 A. The field effect transistor in accordance with the second embodiment provides the same advantages as those of the field effect transistor in accordance with the first embodiment. 
     In the illustrated field effect transistor in accordance with the second embodiment, a mutual conductance of 490 mS/mm was obtained as device initial characteristics. In addition, there were also obtained Schottky barrier height of 0.5 eV and a gate inverse breakdown voltage of 7V. 
     [Third Embodiment] 
     FIG. 1C illustrates a field effect transistor in accordance with the third embodiment. In the illustrated field effect transistor, a superlattice layer  110   c  composed of AlAs and InAs and containing no impurities is formed in place of the InP layer  110   a  in the first embodiment, illustrated in FIG.  1 A. The superlattice layer  110   c  has a four-cycled multi-layered structure including four AlAs atom layers and four InAs atom layers deposited one on another. The field effect transistor in accordance with the third embodiment provides the same advantages as those of the field effect transistor in accordance with the first embodiment. 
     In the illustrated field effect transistor in accordance with the second embodiment, a mutual conductance of 510 mS/mm was obtained as device initial characteristics. In addition, there were also obtained Schottky barrier height of 0.5 eV and a gate inverse breakdown voltage of 6V. 
     FIGS. 2A and 2B show a drain current and a mutual conductance both obtained when a storage test in heated condition was conducted to the field effect transistors in accordance with the above-mentioned first to third embodiments, respectively. As mentioned later in detail, the field effect transistors in accordance with the above-mentioned first to third embodiments show less degradation both in a drain current and a mutual conductance than a conventional field effect transistor represented with solid circles (). 
     [Fourth Embodiment] 
     FIG. 3A illustrates a field effect transistor in accordance with the fourth embodiment of the present invention. The illustrated field effect transistor includes a semi-insulating InP substrate  201 , and an epitaxial-layered structure formed on the InP substrate  201 . The epitaxial-layered structure is comprised of an InAlAs layer  202  containing no impurities therein and having a thickness of 500 nm, an InGaAs layer  203  containing no impurities therein and having a thickness of 20 nm, an InAlAs layer  204  containing no impurities therein and having a thickness of 5 nm, an InAlAs layer 205 implanted at a dose of 3×10 18  cm −3  silicon and having a thickness of 150 nm, an InAlAs layer  106  containing no impurities therein and having a thickness of 20 nm, and an InGaAs layer  207  implanted at a dose of 3×10 18  cm −3  silicon and having a thickness of 20 nm, all of which are deposited one on another in this order. 
     The epitaxial-layered structure is formed at an upper surface thereof with a recess which reaches an intermediate depth of the InAIAs layer  206 . The recess is covered with an InP layer  210   a  containing no impurities and having a thickness of 10 nm. A gate electrode  208   c  is formed on the InP layer  210   a . The gate electrode  208   c  has a multi-layered structure including Ti, Pt and Au layers deposited one on another in this order, and has a gate length of 1 μm. 
     Ohmic electrodes  208   a  and  208   b  as source and drain electrodes are formed on the InP layer  210   a . The ohmic electrodes  208   a  and  208   b  are composed of alloy of AuGe, Ni and Au. By thermal annealing, these alloy layers reach the InGaAs layer  203  corresponding to a channel. 
     The gate electrode  208   c  and the InP layer  210   a  are entirely covered with a protection film  211  composed of SiN and deposited by PECVD. 
     In the illustrated field effect transistor in accordance with the fourth embodiment, a mutual conductance of 500 mS/mm was obtained as device initial characteristics. In addition, there were also obtained Schottky barrier height of 0.6 eV and a gate inverse breakdown voltage of 7V. 
     [Fifth Embodiment] 
     FIG. 3B illustrates a field effect transistor in accordance with the fifth embodiment. In the illustrated field effect transistor, an InGaP layer  210   b  containing no impurities is formed in place of the InP layer  210   a  in the fourth embodiment, illustrated in FIG.  3 A. The field effect transistor in accordance with the fifth embodiment provides the same advantages as those of the field effect transistor in accordance with the fourth embodiment. 
     In the illustrated field effect transistor in accordance with the fifth embodiment, a mutual conductance of 510 mS/mm was obtained as device initial characteristics. In addition, there were also obtained Schottky barrier height of 0.65 eV and a gate inverse breakdown voltage of 6.5V. 
     [Sixth Embodiment] 
     FIG. 3C illustrates a field effect transistor in accordance with the sixth embodiment. In the illustrated field effect transistor, a superlattice layer  210   c  composed of AlAs and InAs and containing no impurities is formed in place of the InP layer 210a in the fourth embodiment, illustrated in FIG.  3 A. The superlattice layer  210   c  has a four-cycled multi-layered structure including four AlAs atom layers and four InAs atom layers deposited one on another. The field effect transistor in accordance with the sixth embodiment provides the same advantages as those of the field effect transistor in accordance with the fourth embodiment. 
     In the illustrated field effect transistor in accordance with the sixth embodiment, a mutual conductance of 540 mS/mm was obtained as device initial characteristics. In addition, there were also obtained Schottky barrier height of 0.65 eV and a gate inverse breakdown voltage of 6V. 
     FIGS. 4A and 4B show a drain current and a mutual conductance both obtained when a storage test in heated condition was conducted to the field effect transistors in accordance with the above-mentioned fourth to sixth embodiments, respectively. As mentioned later in detail, the field effect transistors in accordance with the above-mentioned fourth to sixth embodiments show less degradation both in a drain current and a mutual conductance than a conventional field effect transistor represented with solid circles (). 
     [Seventh Embodiment] 
     FIG. 5A illustrates a field effect transistor in accordance with the seventh embodiment of the present invention. The illustrated field effect transistor includes a semi-insulating InP substrate  301 , and an epitaxial-layered structure formed on the InP substrate  301 . The epitaxial-layered structure is comprised of an InAlAs layer  302  containing no impurities therein and having a thickness of 500 nm, an InGaAs layer  303  containing no impurities therein and having a thickness of 20 nm, an InAlAs layer  304  containing no impurities therein and having a thickness of 5 nm, an InAlAs layer  305  implanted at a dose of 3×10 18  cm −3  silicon and having a thickness of 150 nm, an InAlAs layer  306  containing no impurities therein and having a thickness of 20 nm, and an InGaAs layer  307  implanted at a dose of 3×10 18  cm −3  silicon and having a thickness of 20 nm, all of which are deposited one on another in this order. 
     Ohmic electrodes  308   a  and  308   b  as source and drain electrodes are formed on the uppermost layer or InGaAs layer  307 . The ohmic electrodes  308   a  and  308   b  are composed of alloy of AuGe, Ni and Au. By thermal annealing, these alloy layers reach the InGaAs layer  303  corresponding to a channel. 
     Between the ohmic electrodes  308   a  and  308   b  is formed a recess which reaches an intermediate depth of the InAlAs layer  306 . The recess is covered with an InP layer  310   a  containing no impurities and having a thickness of 10 nm, and the InP layer  310   a  is covered with an InAlAs layer  312  containing no impurities and having a thickness of 5 nm. A gate electrode  308   c  is formed on the InAIAs layer  312 . The gate electrode  308   c  has a multi-layered structure including Ti, Pt and Au layers deposited one on another in this order, and has a gate length of 1 μm. 
     The gate electrode  308   c  and the InAlAs layer  312  are entirely covered with a protection film  311  composed of SiN and deposited by PECVD. 
     In the illustrated field effect transistor in accordance with the seventh embodiment, a mutual conductance of 500 mS/mm was obtained as device initial characteristics. In addition, there were also obtained Schottky barrier height of 0.6 eV and a gate inverse breakdown voltage of 7V. 
     [Eighth Embodiment] 
     FIG. 5B illustrates a field effect transistor in accordance with the eighth embodiment. In the illustrated field effect transistor, an InGaP layer  310   b  containing no impurities is formed in place of the InP layer  310   a  in the seventh embodiment, illustrated in FIG.  5 A. The field effect transistor in accordance with the eighth embodiment provides the same advantages as those of the field effect transistor in accordance with the seventh embodiment. 
     In the illustrated field effect transistor in accordance with the eighth embodiment, a mutual conductance of 450 mS/mm was obtained as device initial characteristics. In addition, there were also obtained Schottky barrier height of 0.6 eV and a gate inverse breakdown voltage of 6V. 
     [Ninth Embodiment] 
     FIG. 5C illustrates a field effect transistor in accordance with the ninth embodiment. In the illustrated field effect transistor, a superlattice layer  310   c  composed of AlAs and InAs and containing no impurities is formed in place of the InP layer  310   a  in the seventh embodiment, illustrated in FIG.  5 A. The superlattice layer  310   c  has a four-cycled multi-layered structure including four AlAs atom layers and four InAs atom layers deposited one on another. The field effect transistor in accordance with the ninth embodiment provides the same advantages as those of the field effect transistor in accordance with the seventh embodiment. 
     In the illustrated field effect transistor in accordance with the ninth embodiment, a mutual conductance of 480 mS/mm was obtained as device initial characteristics. In addition, there were also obtained Schottky barrier height of 0.6 eV and a gate inverse breakdown voltage of 7V. 
     FIGS. 6A and 6B show a drain current and a mutual conductance both obtained when a storage test in heated condition was conducted to the field effect transistors in accordance with the above-mentioned seventh to ninth embodiments, respectively. As mentioned later in detail, the field effect transistors in accordance with the above-mentioned seventh to ninth embodiments show less degradation both in a drain current and a mutual conductance than a conventional field effect transistor represented with solid circles (). 
     [Tenth Embodiment] 
     FIG. 7A illustrates a field effect transistor in accordance with the tenth embodiment of the present invention. The illustrated field effect transistor includes a semi-insulating InP substrate  401 , and an epitaxial-layered structure formed on the InP substrate  401 . The epitaxial-layered structure is comprised of an InAIAs layer  402  containing no impurities therein and having a thickness of 500 nm, an InGaAs layer  403  containing no impurities therein and having a thickness of 20 nm, an InAlAs layer  404  containing no impurities therein and having a thickness of 5 nm, an InAlAs layer  405  implanted at a dose of 3×10 18  cm −3  silicon and having a thickness of 150 nm, an InAlAs layer  406  containing no impurities therein and having a thickness of 20 nm, and an InGaAs layer  407  implanted at a dose of 3×10 18  cm −3  silicon and having a thickness of 20 nm, all of which are deposited one on another in this order. 
     The epitaxial-layered structure is formed at an upper surface thereof with a recess which reaches an intermediate depth of the InAlAs layer  406 . The recess is covered with an InP layer  410   a  containing no impurities and having a thickness of 10 nm, and the InP layer  410   a  is covered with an InAlAs layer  412  containing no impurities and having a thickness of 5 nm. 
     A gate electrode  408   c  is formed on the InAlAs layer  412 . The gate electrode  408   c  has a multi-layered structure including Ti, Pt and Au layers deposited one on another in this order, and has a gate length of 1 μm. 
     Ohmic electrodes  408   a  and  408   b  as source and drain electrodes are formed on the InAlAs layer  412 . The ohmic electrodes  408   a  and  408   b  are composed of alloy of AuGe, Ni and Au. By thermal annealing, these alloy layers reach the InGaAs layer  403  corresponding to a channel. 
     The gate electrode  408   c  and the InAlAs layer  412  are entirely covered with a protection film  411  composed of SiN and deposited by PECVD. 
     In the illustrated field effect transistor in accordance with the tenth embodiment, a mutual conductance of 500 mS/mm was obtained as device initial characteristics. In addition, there were also obtained Schottky barrier height of 0.6 eV and a gate inverse breakdown voltage of 7V. 
     [Eleventh Embodiment] 
     FIG. 7B illustrates a field effect transistor in accordance with the eleventh embodiment. In the illustrated field effect transistor, an InGaP layer  410   b  containing no impurities is formed in place of the InP layer  410   a  in the tenth embodiment, illustrated in FIG.  7 A. The field effect transistor in accordance with the eleventh embodiment provides the same advantages as those of the field effect transistor in accordance with the tenth embodiment. 
     In the illustrated field effect transistor in accordance with the eleventh embodiment, a mutual conductance of 500 mS/mm was obtained as device initial characteristics. In addition, there were also obtained Schottky barrier height of 0.55 eV and a gate inverse breakdown voltage of 6V. 
     [Twelfth Embodiment] 
     FIG. 7C illustrates a field effect transistor in accordance with the twelfth embodiment. In the illustrated field effect transistor, a superlattice layer  410   c  composed of AlAs and InAs and containing no impurities is formed in place of the InP layer  410   a  in the tenth embodiment, illustrated in FIG.  7 A. The superlattice layer  410   c  has a four-cycled multi-layered structure including four AlAs atom layers and four InAs atom layers deposited one on another. The field effect transistor in accordance with the twelfth embodiment provides the same advantages as those of the field effect transistor in accordance with the tenth embodiment. 
     In the illustrated field effect transistor in accordance with the twelfth embodiment, a mutual conductance of 520 mS/mm was obtained as device initial characteristics. In addition, there were also obtained Schottky barrier height of 0.5 eV and a gate inverse breakdown voltage of 5V. 
     FIGS. 8A and 8B show a drain current and a mutual conductance both obtained when a storage test in heated condition was conducted to the field effect transistors in accordance with the above-mentioned tenth to twelfth embodiments, respectively. As mentioned later in detail, the field effect transistors in accordance with the above-mentioned tenth to twelfth embodiments show less degradation both in a drain current and a mutual conductance than a conventional field effect transistor represented with solid circles (i). 
     [Comparison between the Invention and Prior Art] 
     FIG. 9 illustrates a conventional field effect transistor including an InAlAs donor layer. The illustrated conventional field effect transistor includes a semi-insulating InP substrate  501 , and an epitaxial-layered structure formed on the InP substrate . The epitaxial-layered structure is comprised of an InAlAs layer  502  containing no impurities therein, an InGaAs layer  503  containing no impurities therein, an InAlAs layer  504  containing no impurities therein, an InAlAs layer  505  containing impurities such as silicon therein, an InAlAs layer  506  containing no impurities, and an InGaAs layer  507  containing impurities such as silicon therein, all of which are deposited one on another in this order. 
     Source and drain electrodes  508   a  and  508   b  are formed on the uppermost layer or InGaAs layer  507 . The InGaAs layer  507  is formed with a recess between the source and drain electrodes  508   a  and  508   b . A gate electrode  508   c  is formed on the InAlAs layer  506  within the recess of the InGaAs layer  507 . 
     The gate electrode  508   c  and the recess are entirely covered with a protection film  511  composed of SiN and deposited by PECVD. 
     The inventor conducted the experiment where the field effect transistors in accordance with the first to twelfth embodiments and the conventional field effect transistor illustrated in FIG. 9 were kept heated in a furnace at 300° C. FIGS. 2A,  4 A,  6 A, and  8 A illustrate fluctuation in a drain current with the lapse of time in the experiment in the field effect transistors in accordance with the first to twelfth embodiments, and FIGS. 2B,  4 B,  6 B and  8 B illustrate fluctuation in a mutual conductance with the lapse of time in the experiment in those field effect transistors. 
     In the conventional field effect transistor, both a drain current and a mutual conductance were gradually degraded with the lapse of time. After 100 hours had passed, a drain current was degraded by 25% or greater relative to the initial drain current, and a mutual conductance was degraded by 15% or greater relative to the initial mutual conductance. 
     On the other hands, in the field effect transistors in accordance with the first to twelfth embodiments, even after 100 hours had passed, a drain current was degraded by 10% or less relative to the initial drain current, and a mutual conductance was degraded by 5% or less relative to the initial mutual conductance. Thus, it was confirmed that the field effect transistors in accordance with the embodiments provided superior thermal stability. 
     In addition, SIMS analysis was conducted to the field effect transistors having been kept heated for 100 hours to thereby examine whether impurities entered the field effect transistors. It was confirmed that impurities, that is, foreign materials other than constituents of the field effect transistor, did not exist in the transistors, and that there was no fluctuation in profiles of constituents of he transistors. 
     Apart from the field effect transistors in accordance with the third, sixth and ninth embodiments illustrated in FIGS. 1C,  3 C and  5 C, respectively, in which the superlattice composed of AlAs and InAs is employed, the inventor had fabricated field effect transistors including an Al X Ga 1×X As (0≦X≦1) layer, an In X Ga 1×X As (0≦X1) layer, and an In X Al 1×X As (0≦X≦0.4 or 0.6&lt;X≦1) in place of the above-mentioned superlattice, and tested them. When those layers had a thickness of 3 nm, the same thermal stability was obtained as thermal stability which would be obtained when the superlattice is used. 
     Though the above-mentioned embodiments employ specific material and dimensions, it is for ease of understanding the invention. For instance, thickness of the layers in the crystal structure and doping concentration may be varied from those shown in the embodiments. It should be noted that the field effect transistor in accordance with the present invention may be advantageously designed to have an InAlAs donor layer into which silicon or other impurities is(are) planar-doped. Any material other than silicon may be employed as donor impurity unless it enables n-type doping. For instance, sulfur (S) and selenium (Se) may be employed in place of silicon. 
     In the above-mentioned embodiments, the ohmic electrodes are composed of alloy of AuGe, Ni and Au, however, it should be noted that the ohmic electrodes might be composed of non-alloy metal such as Ti, Pt or Au. The gate electrode may be composed of a single metal layer or deposited metal layers such as WSi, W, Ti/Al, Pt/Ti/Pt/Au, Al, or Mo/Ti/Pt/Au. 
     In the superlattice composed of AlAs and InAs, employed in the field effect transistors in accordance with the third, sixth and ninth embodiments, the number of atomic layers and the number of cycles of superlattice are not to be limited to the numbers exemplified in those embodiments. 
     While the present invention has been described in connection with certain preferred embodiments, it is to be understood that the subject matter encompassed by way of the present invention is not to be limited to those specific embodiments. On the contrary, it is intended for the subject matter of the invention to include all alternatives, modifications and equivalents as can be included within the spirit and scope of the following claims. 
     The entire disclosure of Japanese Patent Application No. 9-22989 filed on Feb. 5, 1997 including specification, claims, drawings and summary is incorporated herein by reference in its entirety.

Technology Classification (CPC): 7