Patent Abstract:
A thermally insulated memory device comprises a memory cell, the memory cell having electrodes with a via extending therebetween, a thermal insulator within the via and defining a void extending between the electrode surfaces. A memory material, such as a phase change material, is within the void and electrically couples the electrodes to create a memory material element. The thermal insulator helps to reduce the power required to operate the memory material element. An electrode may contact the outer surface of a plug to accommodate any imperfections, such as the void-type imperfections, at the plug surface. Methods for making the device and accommodating plug surface imperfections are also disclosed.

Full Description:
RELATED APPLICATION DATA  
       [0001]     The benefit of U.S. Provisional Patent Application No. 60/736,721, filed 15 Nov. 2005, entitled THERMALLY CONTAINED/INSULATED PHASE CHANGE MEMORY DEVICE AND METHOD, is hereby claimed. 
     
    
     PARTIES TO A JOINT RESEARCH AGREEMENT  
       [0002]     International Business Machines Corporation, a New York corporation; Macronix International Corporation, Ltd., a Taiwan corporation, and Infineon Technologies A.G., a German corporation, are parties to a Joint Research Agreement.  
       BACKGROUND OF THE INVENTION  
       [0003]     1. Field of the Invention  
         [0004]     The present invention relates to high density memory devices based on programmable resistive memory materials, including phase change materials and other materials, and to methods for manufacturing such devices.  
         [0005]     2. Description of Related Art  
         [0006]     Phase change based memory materials are widely used in read-write optical disks. These materials have at least two solid phases, including for example a generally amorphous solid phase and a generally crystalline solid phase. Laser pulses are used in read-write optical disks to switch between phases and to read the optical properties of the material after the phase change.  
         [0007]     Phase change based memory materials, like chalcogenide based materials and similar materials, also can be caused to change phase by application of electrical current at levels suitable for implementation in integrated circuits. The generally amorphous state is characterized by higher resistivity than the generally crystalline state; this difference in resistance can be readily sensed to indicate data. These properties have generated interest in using programmable resistive material to form nonvolatile memory circuits, which can be read and written with random access.  
         [0008]     The change from the amorphous to the crystalline state is generally a lower current operation. The change from crystalline to amorphous, referred to as reset herein, is generally a higher current operation, which includes a short high current density pulse to melt or breakdown the crystalline structure, after which the phase change material cools quickly, quenching the phase change process, allowing at least a portion of the phase change structure to stabilize in the amorphous state. It is desirable to minimize the magnitude of the reset current used to cause transition of phase change material from crystalline state to amorphous state. The magnitude of the reset current needed for reset can be reduced by reducing the size of the phase change material element in the cell and by reducing the size of the contact area between electrodes and the phase change material, so that higher current densities are achieved with small absolute current values through the phase change material element.  
         [0009]     One direction of development has been toward forming small pores in an integrated circuit structure, and using small quantities of programmable resistive material to fill the small pores. Patents illustrating development toward small pores include: Ovshinsky, “Multibit Single Cell Memory Element Having Tapered Contact,” U.S. Pat. No. 5,687,112, issued Nov. 11, 1997; Zahorik et al., “Method of Making Chalogenide [sic] Memory Device,” U.S. Pat. No. 5,789,277, issued Aug. 4, 1998; Doan et al., “Controllable Ovonic Phase-Change Semiconductor Memory Device and Methods of Fabricating the Same,” U.S. Pat. No. 6,150,253, issued Nov. 21, 2000; Chen, “Phase Change Memory Device Employing Thermally Insulating Voids,” U.S. Pat. No. 6,815,704 B1, issued Nov. 9, 2004.  
         [0010]     Problems have arisen in manufacturing such devices with very small dimensions, and with variations in process that meet tight specifications needed for large-scale memory devices. It is desirable therefore to provide a memory cell structure having small dimensions and low reset currents, and a method for manufacturing such structure.  
       SUMMARY OF THE INVENTION  
       [0011]     A first aspect of the invention is directed to a thermally insulated memory device comprising a memory cell access layer and a memory cell layer, operably coupled to the memory cell access layer. The memory cell layer comprises a memory cell, the memory cell comprising: first and second electrodes having opposed, spaced apart electrode surfaces; a via extending between the electrode surfaces; a thermal insulator within the via, the thermal insulator comprising a sidewall structure in the via defining a void extending between the electrode surfaces; and a memory material such as a phase change material, within the void electrically coupling the electrode surfaces. The thermal insulator helps to reduce the power required to operate the memory material. In some embodiments the memory cell layer comprises an inter-electrode insulator made using a separation material through which the via extends, and the thermal insulator has a thermal insulation value greater than a thermal insulation value of the separation material. The thermal insulator may define a sidewall structure having an inside surface tapering inwardly from the electrode surface of the second electrode towards the electrode surface of the first electrode so that a cross-sectional area of the insulated via is smaller at the first electrode than at the second electrode, forming a void having a constricted region near the first electrode member, the memory material element being at the constricted region. The memory cell access layer may comprise an outer surface and an electrically conductive plug extending to the outer surface form underlying terminals formed for example by doped regions in a semiconductor substrate, the plug having a plug surface, the plug surface constituting a portion of the outer surface; and the first electrode overlying at least a substantial portion of the plug surface; whereby at least some imperfections at the plug surface are accommodated by the first electrode. In embodiments described herein, the electrode surface first electrode is substantially planar, in the region of the via, where substantially planar surface can be formed for example by chemical mechanical polishing or other planarizing procedures that intend to improve the planarity of the electrode surface relative to the electrode material as deposited and prior to planarization.  
         [0012]     A second aspect of the invention is directed to a method for making a thermally insulated memory device. A memory cell access layer is formed on a substrate, the memory cell access layer comprising an upper surface. A first electrode layer is deposited and planarized on the upper surface. A inter-electrode layer is deposited on the first electrode layer. A via is created within the inter-electrode layer. A thermal insulator having an open region is formed within the via, by for example forming sidewall structures on sidewalls of the via. A memory material is deposited within the open region. A second electrode layer is deposited over and in contact with the memory material. According to some embodiments the material of the thermal insulator has a thermal insulation value greater than the thermal insulation value of the separation material used for the inter-electrode layer.  
         [0013]     A third aspect of the invention is directed to plug-surface void-filling memory device comprising a memory cell access layer comprising an outer surface and an electrically conductive plug extending to the outer surface, the plug having a plug surface, the plug surface constituting a portion of the outer surface, the plug surface having an imperfection; and a memory cell layer contacting the memory cell access layer, the memory cell layer comprising a memory cell. The memory cell comprises first and second electrodes having opposed, spaced apart electrode surfaces, the first electrode contacting at least a substantial portion of the plug surface; and a memory material electrically coupling the electrode surfaces to create a memory material element; whereby the imperfection at the plug surface is accommodated by the first electrode. In some embodiments a void-type imperfection at the plug surface is filled by depositing and planarizing the material used to form the first electrode.  
         [0014]     A fourth aspect of the invention is directed to a method for accommodating an imperfection in an outer surface of an electrically conductive plug of a semiconductor device. The method comprises depositing an electrode on the outer service of the plug.  
         [0015]     The method described herein for formation of the phase change element for use in a memory cell in a phase change random access memory (PCRAM) device, can be used to make small phase change elements, bridges or similar structures for other devices.  
         [0016]     Various features and advantages of the invention will appear from the following description in which the preferred embodiments have been set forth in detail in conjunction with the accompanying drawings. 
     
    
     BRIEF DESCRIPTION OF THE DRAWINGS  
       [0017]      FIG. 1  is a simplified cross-sectional view of a phase change memory device made according to the invention;  
         [0018]      FIGS. 2-11  illustrate a method for making phase change memory devices, such as the device of  FIG. 1 ;  
         [0019]      FIG. 2  illustrates the final stages for making the memory cell access layer of  FIG. 1 ;  
         [0020]      FIG. 3  illustrates the deposition of a first electrode layer on top of the memory cell access layer of  FIG. 2 ;  
         [0021]      FIG. 4  illustrates the result of depositing an oxide layer onto the first electrode layer of  FIG. 3 ;  
         [0022]      FIG. 5  shows vias formed in the oxide layer of  FIG. 4 ;  
         [0023]      FIG. 6  illustrates thermal insulators deposited within the vias of  FIG. 5 ;  
         [0024]      FIG. 7  shows phase change material deposited within the central open regions of the thermal insulators of  FIG. 6 ;  
         [0025]      FIG. 8  illustrates a second electrode layer deposited onto the structure of  FIG. 7 ;  
         [0026]      FIG. 9  illustrates the formation of a lithographic mask overlying certain areas on the second electrode layer;  
         [0027]      FIG. 10  illustrates the result of etching the structure of  FIG. 9 ; and  
         [0028]      FIG. 11  shows the structure of  FIG. 10  after deposition of an oxide within the etched regions. 
     
    
     DETAILED DESCRIPTION  
       [0029]     The following description of the invention will typically be with reference to specific structural embodiments and methods. It is to be understood that there is no intention to limit the invention to the specifically disclosed embodiments and methods but that the invention may be practiced using other features, elements, methods and embodiments. Like elements in various embodiments are commonly referred to with like reference numerals.  
         [0030]      FIG. 1  is a simplified cross-sectional view of a phase change memory device  10  made according to one embodiment of the invention. Device  10  comprises broadly a memory cell access layer  12  formed on a substrate, not shown, and a memory cell layer  14  formed on top of access layer  12 . Access layer  12  typically comprises access transistors; other types of access devices may also be used. Access layer  12  comprises first and second polysilicon word lines acting as first and second elements  16 ,  18 , first and second plugs  20 ,  22  and a common source line  24  all within a dielectric film layer  26 .  
         [0031]     Phase change memory device  10  and its method of manufacturer will be described with reference to  FIGS. 2-11 . Referring now to  FIG. 2 , memory cell access layer  12  is seen to have a generally flat upper surface  28 , the upper surface being interrupted by voids  30  formed in plugs  20 ,  22  and by void  32  formed in common source line  24 . Voids  30 ,  32 , or other surface imperfections, are formed as an artifact of the deposition process used for formation of tungsten plugs within small dimension vias. Deposition of, for example, a phase change material directly onto the upper surfaces  33  of plugs  20 ,  22  can create a distribution problem, that is create an increased variance in the operational characteristics of the devices, due to the existence of voids  30 .  
         [0032]      FIG. 3  illustrates the results of TiN deposition to create a first electrode layer  34  and chemical mechanical polishing CMP of layer  34  to create a planarized surface  36 . Layer  34  is preferably about 100 to 800 nm thick, typically about 500 nm thick after planarization. First electrode layer  34  fills voids  30 ,  32  to effectively eliminate the distribution problem that could be created by the voids or other surface imperfections. Planarization removes artifacts of the voids that result from deposition of the electrode material layer  34 . An inter-electrode layer  38 , see  FIG. 4 , is deposited on layer  34 . Layer  38  may comprise one or more layer of an electrical insulator such as silicon dioxide, or variants thereof, is preferably about 40 to 80 nm thick, typically about 60 nm thick for the illustrated example. Vias  40 , see  FIG. 5 , are formed in inter-electrode ayer  38 , typically using an appropriate lithographic mask, not shown, generally centered, within alignment tolerances of the manufacturing processes, above plugs  20 ,  22 . Vias  40  have a diameter of about the technology node, that is about 90 to 150 nm, typically about 130 nm for a technology node having a minimum lithographic feature size of 0.13 microns.  
         [0033]     A thermal insulator  42  is formed within each via  40 , using a conformal deposition process such as chemical vapor deposition (CVD). Thermal insulator  42  is a better thermal insulator than the material of inter-electrode layer  38 , preferably at least  10  % better. Therefore, thermal insulator  42  has a thermal conductivity value kappa of less than 0.014 J/cm/K/sec. Representative materials for thermal insulator  42  include materials that are a combination of the elements silicon Si, carbon C, oxygen O, fluorine F, and hydrogen H. Examples of thermally insulating materials which have a thermal insulation value kappa of greater than 0.014 J/cm/°K/sec. and are candidates for use as thermal insulator  42  include SiCOH, polyimide, polyamide, and fluorocarbon polymers. Other examples of materials which are candidates for use for thermal insulator  42  include fluorinated SiO 2 , silsesquioxane, polyarylene ethers, parylene, fluoro-polymers, fluorinated amorphous carbon, diamond like carbon, porous silica, mesoporous silica, porous silsesquioxane, porous polyimide, and porous polyarylene ethers. In other embodiments, the thermally insulating structure comprises a gas-filled void lining the walls of via  40 . A single layer or combination of layers can provide thermal insulation.  
         [0034]     Thermal insulator  42  is preferably formed as sidewall stucture to create the generally conical, downwardly and inwardly tapering central open region  44  shown in  FIG. 6 . Open region  44  could have other constricting shapes, such as an hourglass shape, a reverse conical shape or a staircase or otherwise stepped shape. It may also be possible to make open region with a constant, appropriately small cross-sectional size and thus without a constricted area. The shape of open region  44  may be the result of the deposition process chosen for the deposition of thermal insulator  42 ; the deposition of thermal insulator  42  may also be controlled to result in the desired, typically constricting, shape for open region  44 . Processing steps may be also undertaken after deposition of thermal insulator  42  to create the desired shape for open region  44 .  FIG. 7  illustrates a result of depositing a phase change material  46  within central open region  44 , followed by chemical mechanical polishing to create a surface  47 . Phase change material  46  is thermally insulated from layer  38  by thermal insulator  42 . The downwardly and inwardly tapering shape of thermal insulator  42  creates a narrow transition region  48  of change material  46  to create a phase change element  49  at region  48 . Phase change material  46  is typically about 130 nm wide at surface  47  and about 30 to 70 nm, typically about 50 nm, at transition region  48 .  
         [0035]     Both the smaller size of phase change element  49  at transition region  48  and the use of thermal insulator  42  reduce the current needed to cause a change between a lower resistivity, generally crystalline state and a higher resistivity, generally amorphous state for phase change element  49 .  
         [0036]      FIG. 8  illustrates the results of TiN deposition and chemical mechanical polishing to create a second electrode layer  50  having a planarized surface  52 . Lithographic mask  54  is shown in  FIG. 9  positioned overlying first and second plugs  20 ,  22  and their associated thermal insulators  42  and phase change materials  46 .  FIG. 10  illustrates the results of etching steps in which portions of second electrode layer  50 , silicon dioxide layer  38  and first electrode layer  34  not covered by mask  54  are removed using appropriate etching recipes according to the composition of the layers to create etched regions  56  and first and second electrodes  57 ,  59 . Lithographic mask  54  is sized so that portions  61  of inter-electrode layer  38  are left surrounding thermal insulators  42  after the etching steps of  FIG. 10  to prevent etching of thermal insulator  42 , which could be caused by conventional tolerances associated with conventional manufacturing steps.  
         [0037]      FIG. 11  illustrates the results of an oxide fill-in step in which an fill  58 , such as silicon dioxide, is deposited within etched regions  56 , reconstituting the inter-electrode layer  48  and filling between the memory cells, and followed by CMP to create planarized surface  60 . Thereafter, an electrically conductive material  62  is deposited on surface  60  to create phase change memory device  10 , including memory cells  64 , shown in  FIG. 1 . Electrically conductive material  62  is typically copper or aluminum, but it also may be tungsten, titanium nitride or other materials and combinations of materials.  
         [0038]     Electrodes  57 ,  59  in the illustrated embodiments are preferably TiN. Although other materials, such as TaN, TiAlN or TaAlN, may be used for electrodes  57 ,  59 , TiN is presently preferred because it makes good contact with GST (discussed below) as phase change material  46 , it is a common material used in semiconductor manufacturing, and it provides a good diffusion barrier at the higher temperatures at which phase change material  46  transitions, typically in the 600-700° C. range. Plugs  20 ,  22  and common source line  24  are typically made of tungsten.  
         [0039]     Embodiments of the memory cell include phase change based memory materials, including chalcogenide based materials and other materials, for phase change material  46 . Chalcogens include any of the four elements oxygen (O), sulfur (S), selenium (Se), and tellurium (Te), forming part of group VI of the periodic table. Chalcogenides comprise compounds of a chalcogen with a more electropositive element or radical. Chalcogenide alloys comprise combinations of chalcogenides with other materials such as transition metals. A chalcogenide alloy usually contains one or more elements from column six of the periodic table of elements, such as germanium (Ge) and tin (Sn). Often, chalcogenide alloys include combinations including one or more of antimony (Sb), gallium (Ga), indium (In), and silver (Ag). Many phase change based memory materials have been described in technical literature, including alloys of: Ga/Sb, In/Sb, In/Se, Sb/Te, Ge/Te, Ge/Sb/Te, In/Sb/Te, Ga/Se/Te, Sn/Sb/Te, In/Sb/Ge, Ag/In/Sb/Te, Ge/Sn/Sb/Te, Ge/Sb/Se/Te and Te/Ge/Sb/S. In the family of Ge/Sb/Te alloys, a wide range of alloy compositions may be workable. The compositions can be characterized as TeaGebSb100-(a+b).  
         [0040]     One researcher has described the most useful alloys as having an average concentration of Te in the deposited materials well below 70%, typically below about 60% and ranged in general from as low as about 23% up to about 58% Te and most preferably about 48% to 58% Te. Concentrations of Ge were above about 5% and ranged from a low of about 8% to about 30% average in the material, remaining generally below 50%. Most preferably, concentrations of Ge ranged from about 8% to about 40%. The remainder of the principal constituent elements in this composition was Sb. These percentages are atomic percentages that total 100% of the atoms of the constituent elements. (Ovshinsky &#39;112 patent, columns 10-11.) Particular alloys evaluated by another researcher include Ge 2 Sb 2 Te 5 , GeSb 2 Te 4  and GeSb 4 Te 7 . (Noboru Yamada, “Potential of Ge—Sb—Te Phase-Change Optical Disks for High-Data-Rate Recording” , SPIE v. 3109, pp. 28-37 (1997).) More generally, a transition metal such as chromium (Cr), iron (Fe), nickel (Ni), niobium (Nb), palladium (Pd), platinum (Pt) and mixtures or alloys thereof may be combined with Ge/Sb/Te to form a phase change alloy that has programmable resistive properties. Specific examples of memory materials that may be useful are given in Ovshinsky &#39;112 at columns 11-13, which examples are hereby incorporated by reference.  
         [0041]     Phase change alloys are capable of being switched between a first structural state in which the material is in a generally amorphous solid phase, and a second structural state in which the material is in a generally crystalline solid phase in its local order in the active channel region of the cell. These alloys are at least bistable. The term amorphous is used to refer to a relatively less ordered structure, more disordered than a single crystal, which has the detectable characteristics such as higher electrical resistivity than the crystalline phase. The term crystalline is used to refer to a relatively more ordered structure, more ordered than in an amorphous structure, which has detectable characteristics such as lower electrical resistivity than the amorphous phase. Typically, phase change materials may be electrically switched between different detectable states of local order across the spectrum between completely amorphous and completely crystalline states. Other material characteristics affected by the change between amorphous and crystalline phases include atomic order, free electron density and activation energy. The material may be switched either into different solid phases or into mixtures of two or more solid phases, providing a gray scale between completely amorphous and completely crystalline states. The electrical properties in the material may vary accordingly.  
         [0042]     Phase change alloys can be changed from one phase state to another by application of electrical pulses. It has been observed that a shorter, higher amplitude pulse tends to change the phase change material to a generally amorphous state. A longer, lower amplitude pulse tends to change the phase change material to a generally crystalline state. The energy in a shorter, higher amplitude pulse is high enough to allow for bonds of the crystalline structure to be broken and short enough to prevent the atoms from realigning into a crystalline state. Appropriate profiles for pulses can be determined, without undue experimentation, specifically adapted to a particular phase change alloy. A material useful for implementation of a PCRAM described herein is Ge 2 Sb 2 Te 5 , commonly referred to as GST. Other types of phase change materials can also be used.  
         [0043]     Other programmable resistive materials may be used in other embodiments of the invention, including N 2  doped GST, Ge x Sb y , or other material that uses different crystal phase changes to determine resistance; Pr x Ca y MnO 3 , PrSrMnO, ZrOx, or other material that uses an electrical pulse to change the resistance state; 7,7,8,8-tetracyanoquinodimethane (TCNQ), methanofullerene 6,6-phenyl C61-butyric acid methyl ester (PCBM), TCNQ-PCBM, Cu-TCNQ, Ag-TCNQ, C60-TCNQ, TCNQ doped with other metal, or any other polymer material that has bistable or multi-stable resistance state controlled by an electrical pulse. For example, another type of memory material that in some situations may be appropriate is a variable resistance ultra thin oxide layer.  
         [0044]     For additional information on the manufacture, component materials, use and operation of phase change random access memory devices, see U.S. patent application Ser. No. 11/155,067, filed 17 Jun. 2005, entitled Thin Film Fuse Phase Change Ram And Manufacturing Method, Attorney Docket No. MXIC 1621-1.  
         [0045]     The invention has been described with reference to phase change materials. However, other memory materials, also sometimes referred to as programmable materials, can also be used. As used in this application, memory materials are those materials having electrical properties that can be changed by the application of energy; the change can be a stepwise change or a continuous change or a combination thereof.  
         [0046]     The above descriptions may have used terms such as above, below, top, bottom, over, under, et cetera. These terms are used to aid understanding of the invention are not used in a limiting sense.  
         [0047]     While the present invention is disclosed by reference to the preferred embodiments and examples detailed above, it is to be understood that these examples are intended in an illustrative rather than in a limiting sense. It is contemplated that modifications and combinations will occur to those skilled in the art, which modifications and combinations will be within the spirit of the invention and the scope of the following claims.  
         [0048]     Any and all patents, patent applications and printed publications referred to above are hereby incorporated by reference.

Technology Classification (CPC): 8