Abstract:
A control system for an converter circuit using two interleaved boost circuits is described which uses a single PWM controller to control the switches in both of the interleaved boost circuits. A voltage feedback control circuit monitors the output voltage of the converter circuit and sends that information to the PWM controller. A current sensing circuit is provided that senses the current in each of the boost converters. The current sensed in the current sensing circuit is converted to a voltage and used in conjunction with the voltage information from voltage feedback control circuit by the single PWM controller to regulate both of the boost converter switches. By regulating the boost converter switches, the single PWM controller is able to ensure proper synchronization and current sharing while tightly regulating the output voltage and improving the input power factor of the converter circuit.

Description:
This invention relates to control architectures for interleaved converters. More particularly, the invention relates to an improved control architecture which uses a single pulse width molulation (&#34;PWM&#34;) controller to regulate one voltage loop and two current loops for an interleaved converter with a maximum switching duty cycle of 50%. 
     BACKGROUND OF THE INVENTION 
     Generating clean stable dc power for sensitive equipment from an ac source, single phase or three phase, is a common problem. The most simple solutions utilize bridge rectifier circuits and large filtering capacitors. Simple bridge rectifiers, however, have input current waveforms that are not sinusoidal and are highly distorted, resulting in very poor input power factors and total harmonic distortion. The use of a boost converter having a single switch, or multiple parallel switches, between the bridge rectifier and the dc output can significantly improve the input power factor and reduce the total harmonic distortion. The objectives of the boost converter are to shape the input line current to become a square wave which can be done using constant peak current-mode control with a switching duty cycle of less than 50%, and to regulate the output voltage to ensure that it is constant. 
     It often becomes necessary or desirable, for example with increased power levels, to augment the single boost converter, which has multiple switches connected in parallel, with additional boost converters which are interleaved with the first. The interleaving of two boost converters results in an overall converter size reduction due to the reduced size of the energy-storage boost inductors, differential-mode electro-magnetic interference (&#34;EMI&#34;) filters, and the output filter capacitors. Interleaving also effectively increases the switching frequency without increasing the switching losses of power switching devices. 
     The control scheme of conventional interleaved boost converters for a three-phase, six-diode input bridge, consists of two PWM controllers, each controlling one voltage regulation loop, and one current control loop, which can be either peak current or average current controlled. One of the PWM controllers acts as a master controller and the other acts as a slave controller where the clock of the salve controller is synchronized to the master with the help of additional synchronization circuits. 
     The problem with this control scheme is that the parameter variation of the synchronization circuit components and other circuit elements will cause the duty cycle of the slave boost converter to be different from that of the master boost converter. Therefore, the two boost converters may operate at different duty cycles and the two boost switchings may not be the expected 180 degrees out of phase. The result is a degradation in the anticipated effect on the input line current ripple cancellation and the output ripple cancellation. Further, the two boost converters will exhibit asymmetrical sharing of the current in addition to the use of more circuit components. 
     An interleaved boost converter system configured to use a single PWM controller would ensure the proper 180 degrees phase shift between the switching of the two boost switches and would result in symmetrical current sharing, thereby solving the problems in input line current harmonics, output ripple, and the asymmetrical sharing of current in the two boost switches seen with the master/slave controllers of the conventional scheme. 
     SUMMARY OF THE INVENTION 
     A control system for a converter circuit using interleaved boost circuits is described which uses a single PWM controller to control the switches in both of the interleaved boost circuits. A voltage feedback control circuit monitors the output voltage of the converter circuit and sends that information to the PWM controller. A current sensing circuit is provided that senses the current in each of the boost converters. The current sensed in the current sensing circuit is converted to a voltage and used by the PWM controller in conjunction with the voltage information from the voltage feedback control circuit to regulate the boost converter switches. By regulating both the boost converter switches the single PWM controller is able to maintain proper synchronization and to tightly regulate the output voltage to improve the input power factor. 
     The features and advantages of the invention will become more readily understood from the following detailed description taken in conjunction with the appended claims and attached drawing wherein: 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 is a circuit diagram of a three phase six-diode input bridge rectifier using a single controller interleaving boost converters which incorporates the present invention; 
     FIG. 2 is a circuit diagram of the current sensing and orring circuit of FIG. 1; 
     FIG. 3 is a circuit diagram of the current amplifier and filtering circuit of FIG. 1; and 
     FIG. 4 is a timing diagram for the converter circuit shown in FIG. 1. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     Referring to FIG. 1, the preferred embodiment of the present invention with respect to a converter configuration for three-phase, six-diode input bridge interleaving boost converters is shown. Converter 10 has a three-phase alternating current (&#34;ac&#34;) input 12 which connects to a six-diode bridge rectifier DB1 via EMI filter 50. Six-diode bridge rectifier DB1 acts with input capacitor C in , to convert the ac input voltage and current into a rectified unregulated direct current (&#34;dc&#34;) voltage of limited range. This limited dc voltage and current are the input to first boost converter 14, which includes inductor L b1 , diode D b1 , and switch transistor Q1, and second boost converter 16 which includes inductor L b2 , diode D b2 , and switch transistor Q2. While the input to converter 10 is shown in FIG. 1 to be a three-phase ac input across a six-diode bridge rectifier, any input could be used that produces a dc voltage of limited range. 
     Switch transistor Q1 of first boost converter 14 controls the current flow through inductor L b1 , and diode D b1  by connecting the junction of inductor L b1 , and diode D b1  to ground when switch transistor Q1 is on. When switch transistor Q1 is on, all current from inductor L b1  flows through switch transistor Q1 allowing the energy to be built-up in inductor L b1 , instead of supplying current to the load through diode D b1 . When switch transistor Q1 is off, the energy stored in inductor L b1  is delivered to the load through diode D b1 . Similarly, switch transistor Q2 of second boost converter 16 controls the current and energy in inductor L b2  and diode D b2 . Switch transistor Q2 is always turned on 180 degrees out-of-phase, as will be explained, with switch transistor Q1 such that current is supplied to the load alternately from first boost converter 14 and second boost converter 16. The output of first boost converter 14 and second boost converter 16 is connected to output capacitor C out  and load 18. Output capacitor C out  ensures that load 18 receives a constant output voltage V out  and current i Load  based on the demands of load 18. 
     The input current i Lb  to the boost converters is divided into current i Lb1  and current i Lb2  though first boost converter 14 and second boost converter 16, respectively. The output current of the boost converters i Db  which is the sum of i Db1  and i Db2  has its dc component i Load  used to supply power to load and its ac component i C  removed by output capacitor C out . 
     Switch transistors Q1 and Q2 are controlled by control system 28 which is formed by PWM controller 20, current sensing and orring circuit 22, current amplifier and filtering circuit 24, and voltage feedback control circuit 26. Current sensing and orring circuit 22 senses and measures current i Q1  through switch transistor Q1 and the current i Q2  through switch transistor Q2. The current information is converted into a voltage, shown by the potential between line CS+ and line CS-, and filtered and amplified by current amplifier and filtering circuit 24 and then used as current input signal 30 to PWM controller 20. In addition to the current information, feedback from output voltage V out  is generated by voltage feedback control circuit 26, which in the preferred embodiment is a common voltage divider circuit. 
     The two current loops and single voltage loop are regulated by PWM controller 20 according to inputs from current amplifier and filtering circuit 24 and voltage feedback control circuit 26. PWM controller 20, in the preferred embodiment, uses &#34;current mode control&#34; to regulate the output voltage V out  and load current i Load . &#34;Current mode control&#34; operates by setting a threshold within the PWM controller based on the voltage regulation requirement. When the current sensed in the conducting switch transistor reaches that threshold the switch is turned off. Switch transistors Q1 and Q2, however, are always turned on at fixed instants, with each switch having a 180 degree phase shift with respect to the other. 
     PWM controller 20 operates at a fixed switching frequency with two 180 degree out-of-phase outputs. The effective interleaving switching frequency is twice the individual boost switching frequency. Since both controller output 36 to switch transistor Q1 and controller output 38 to switch transistor Q2 are generated inside PWM controller 20 from a toggle flip-flop trigger, the phase shift accuracy and the stability between the two outputs are much better than the master/slave controllers using external synchronization circuits. The maximum duty cycle of each of controller output 36 and controller output 38 are limited to a maximum of 50%. Also the use of separate master and slave controllers caused problems in current sharing between the boost converters which again required separate circuitry to overcome. The use of a single PWM controller removes synchronization problems by allowing PWM controller 20 to control both switching transistors Q1 and Q2. 
     Since the output voltage regulation loop is much slower than the current control loops, the boost output voltage during each switching cycle is almost constant. Therefore, switch transistor Q1 and Q2 will have the same duty cycle and the same peak current switch current as the other. Achieving identical duty cycles for each switch transistor Q1 and Q2 allows for first boost converter 14 and second boost converter 16 to draw the same current, thereby overcoming the current sharing problems of the master/slave controller scheme. 
     Referring now to FIGS. 2 and 3, current sensing and orring circuit 22 and current amplifier and filtering circuit 24 from FIG. 1 can be seen in greater detail. Current sensing and orring circuit 22 uses current sensing transformer T1 and burden resistor RL1 to induce a low level voltage signal in current sensing and orring circuit 22 in response to current i Q1  from FIG. 1. An accurate current to voltage conversion is done by resistors R1, R2, R3 and R4 to create a voltage proportional to current i Q1 . This voltage is the potential between line CS+ and line CS-. Similarly, current sensing transformer T2 and burden resistor RL2 are coupled to converter 10 from FIG. 1 in order to create a low level voltage signal in current sensing and orring circuit 22 proportional to current i Q2 . This current is again converted to a corresponding voltage by resistors R1, R2, R3 and R4. This voltage again appears across line CS+ and line CS-. The individual current signals generated by current sensing and orring circuit 22 are added together. The two current signals sensed are separated by blocking diodes D1 and D2. The orring function occurs since the maximum duty cycle of each boost switch is less than or equal to 50%, and are 180 degrees out-of-phase. Additionally, transformers T1 and T2 are able to be reset during the off period for the switching transistors. The zener diodes ZD1 and ZD2 are used to clamp the peak transformer reset voltage. 
     Referring now to FIG. 3, current amplifier and filtering circuit 24 from FIG. 1 is shown in greater detail. Current amplifier and filtering circuit 24 has the voltage of line CS+ and line CS- as an input. The voltage representing the switch current information is filtered by filter subcircuit 32 of current amplifier and filtering circuit 24 and then used as an input to amplifying subcircuit 34. The output of amplifying subcircuit 34 is then sent to PWM controller 20 from FIG. 1 in the form of current input signal 30. 
     FIG. 4 is a timing diagram showing the operation of converter 10 from FIG. 1. Looking at current i Q1  during the first half of switching cycle Ts, current i Q1  indicates the switch state of switch transistor Q1 from FIG. 1. When switch transistor Q1 is conducting, the input voltage is applied across the boost inductor L b1 , and current i Lb1  rises toward threshold current I o , storing energy in inductor L b1  from FIG. 1. During this portion of switching cycle Ts, diode D b1  is reversed biased and the diode is not conducting, meaning that first boost converter 14 from FIG. 1 is not providing current to load 18. When switch transistor Q1 is on, switch transistor Q2 from FIG. 1 is off and i Q2  is zero. Current i Lb2  through inductor L b2  becomes current i Db2  through diode D b2 , and decays from its peak current I o  as current is supplied to load 18 by second boost converter 16 since the output voltage V out  is higher than the input voltage V in . 
     In the second half of switching cycle Ts, first boost converter 14 supplies current to load while second boost converter 16 recharges. Switch transistor Q1 turns off and switch transistor Q2 turns on causing i Q1  to be zero and i Q2  to rise toward its peak current I o  with current i Lb2  charging inductor L b2 . Current is supplied to the load 18 from first boost converter 14 as current i Lb1  and current i Db1  decay from its peak current I o . The same process is repeated for each switching cycle Ts. The timing diagram of FIG. 4 represents the case where the duty cycle of switch transistors Q1 and Q2 is at their maximum of 50%, meaning that the &#34;on&#34; half of the cycle is the same as the &#34;off&#34; half. As previously stated, the &#34;turn-on&#34; instants of switch transistors Q1 and Q2 are fixed, but the &#34;turn-off&#34; instants are determined by PWM controller 20 based on the regulation requirements. The &#34;switch off&#34; time determines the duty cycle of the switches which can be the 50% shown in FIG. 4 or can be less than 50%. 
     Current i Lb , which is the input current to the boost converters, is the sum of current i Lb1  and current i Lb2 . FIG. 4 shows that by using the control scheme of the present invention current i Lb  can be made ripple free when the duty cycle is 50%. Current i Db , the output current from the boost converters, is the sum of current i Db1  and i Db2 . Current i Db  &#39;s dc component becomes current i Load  supplied to load 18. The ac component of i Db , shown as the shaded area becomes current i C  filtered by capacitor C out . The smaller current i C  can be made, the less power will be dissipated inside capacitor C out , resulting in a longer lifetime for capacitor C out . 
     The control system of the present invention has been described with respect to a specific converter topology. However, the control system of the present invention could be used with any conventional interleaved converter topology without departing from the scope of the present invention. 
     All of the elements shown in FIGS. 1, 2, and 3 are standard electrical components, and are commonly available. The switches used can be any appropriate switch with a sufficient switching speed, such as power MOSFETs or power IGBTs. The PWM controllers are also well known in the art, and could be any standard PWM controller, such as any of the UC1825 family of PWM control ICs from Unitrode Integrated Circuits, Merrimack, N.H. 
     The foregoing has outlined preferred and alternative features of the present invention so that those skilled in the art may better understand the detailed description of the invention. Those skilled in the art shall appreciate that they can readily use the disclosed conception and specific embodiment as a basis for designing or modifying other structures for carrying out the same purposes as the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present invention in its broadest form as defined by the appended claims.