Abstract:
A process for fabricating a bipolar transistor with a thin base and an abrupt base-collector junction includes the steps of depositing a thin layer of polycrystalline or amorphous silicon base material in a single crystal collector region, while in-situ doping the deposited silicon with boron atoms, and thereafter, recrystallizing the deposited silicon layer by thermal-pulse annealing at a temperature high enough to effect recrystallization and solid phase epitaxial regrowth while low enough to minimize interdiffusion of dopants between the base and collector. 
     The process further includes providing the transistor fabricated by the aforedescribed steps with an abrupt base-emitter junction. This is accomplished by depositing n ++   doped polysilicon with a LPCVD process and thereafter thermal annealing the polysilicon.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     The instant invention relates to a process for fabricating a bipolar junction transistor utilizing polysilicon base and emitter regions. More particularly, the instant invention relates to a process for fabricating a bipolar junction transistor having a base region of narrow width, an abrupt base-collector junction and, preferably, an abrupt base-emitter junction, also. 
     2. Technical Considerations and Prior Art 
     Bipolar junction transistors are well known semiconductor devices which are widely used, e.g., as high-speed switches in integrated logic circuits and for processing microwave signals. The term &#34;bipolar&#34; is utilized because charge carriers of both positive and negative polarities participate in the operation of the transistors. Typically, a bipolar transistor includes a collector region, a base region and an emitter region. In accordance with the type of bipolar transistor under consideration in this application, the collector and emitter regions are made of n-type semiconductor material, while the base region is made of p-type semiconductor material. Generally the base region is formed by doping silicon with boron and diffusing the boron through the base region while the collector and emitter regions are doped with arsenic or phosphorus which are diffused therethrough. The regions are stacked upon one another with the base region disposed between the collector and emitter to form what is generally referred to as a npn transistor. By applying a positive potential to the base with respect to the emitter, the collector current can be switched on. By controlling the dimensions and other parameters of the regions, the collector current can exceed the base current by an order of magnitude or two which increase is known as &#34;gain&#34;. 
     In order to achieve high switching speeds and gain, it is important to have a &#34;narrow&#34; or thin base so as to reduce the transit time for an electron injected by the emitter to pass through the base and so that virtually all the electrons injected by the emitter are transported across the base to the collector. 
     In order to minimize the base width, a great deal of effort has been expended to control doping concentrations and diffusing processes. In recent years, this control has been effected by various ion-implantation processes and by computer-controlled diffusion furnaces. 
     As a general practice, the boron-doped base region of an npn bipolar transistor is obtained by diffusion and must be annealed to relieve the implant damage and to activate the acceptors. This results in diffusion profile characteristics which make it difficult to maintain an abrupt base-collector junction and a well-defined, and controlled, base thickness. Thermal annealing is still necessary when the boron atoms have been implanted by ion implantation. 
     In accordance with one approach for producing very narrow base width, ultra-high-speed bipolar transistors, molecular beam epitaxy is utilized wherein a base region formed of boron-doped polysilicon is grown without utilizing diffusion steps. Such an approach is disclosed in the article &#34;An Uncompensated Silicon Bipolar Junction Transistor Fabricating Using Molecular Beam Epitaxy&#34; by Swartz et al., which appears in the IEEE Electron Device Letters, Vol. EDL-2, No. 11, November 1981. However, this process is done at 850° C. which can cause diffusion at junctions, thus reducing switching speed and gain. Moreover, this appears to be a time-consuming operation, and the equipment for performing molecular beam epitaxy is very expensive. 
     With the current technology, it is preferable to utilize standard polysilicon deposition techniques, since the facilities for polysilicon deposition are widely available in the industry. 
     The prior art includes a number of publications disclosing techniques for enhancing transistors fabricated by depositing polysilicon. Articles by Graul et al., &#34;High Performance Transistors with Arsenic-Implanted Polysil Emitters&#34;, IEEE Journal of Solid State Circuits, SC-11, p. 491, August 1976 and Ning et al., &#34;Effect of Emitter Contact on Current Gain of Silicon Bipolar Devices&#34;, IEEE Trans. Electron Devices. Vol. ED-27, pp. 2051-2055, 1980, both consider processes to improve the emitter region of a bipolar junction transistor by depositing polysilicon into the emitter contact and then implanting the polysilicon with arsenic. This technique provides improved gain, higher breakdown voltage and lower base-emitter junction capacitance. The structure disclosed in these articles is advantageous because there is less base-doping impurity in the emitter than in the conventional double-diffused process. Moreover, the base-emitter junction is very abrupt, and the emitter can be very small. 
     Similar bipolar devices have been reported by Sullivan et al., &#34;High Performance Bipolar Transistors in a CMOS Process&#34;, IEEE Trans. on Electron Devices. ED-29, pp. 1679-80, October 1982. 
     In addition, there is another Ning et al. publication, &#34;Self-Aligned Bipolar Transistors for High Performance and Low-Power-Delay VLSI&#34;, IEEE Trans. Electron Devices, Vol. ED-28, Page 1010-1013, 1981, which describes a bipolar junction transistor wherein an arsenic-implanted polysilicon emitter is used as described in the two previously mentioned articles, with the addition that boron-doped polysilicon is provided as a diffusion source to fabricate a self-aligned p +   extrinsic base region around the lightly boron-doped, single-crystal silicon intrinsic base region which is directly under the emitter. 
     Jiang et al., &#34;The Activation Effect of CW Laser Irradiation on Bipolar Transistors with Polysilicon Emitter Regions&#34;, Extended Abstracts, Vol. 81-2, Page 1004, The Electrochemical Society, Fall Meeting, Denver, Colo., 1980, and Jiang, &#34;A New Type of Bipolar Logic IC with Polysilicon Emitter Region&#34;, Electronic Science and Technology (Chinese), Page 7, Number 7, 1980, describe a technique for making a polysilicon emitter region bipolar transistor where doped polysilicon is deposited at low temperatures so that a very abrupt base-emitter junction is formed with no inter-diffusion. In an emitter, it is advantageous to have the highest possible doping of electrically-active donors. Phosphorus is better than arsenic in this respect, because generally a higher active donor concentration can be achieved with phosphorus since arsenic tends to cluster. However, in recent years, most bipolar junction transistor processes have shifted to arsenic-doped emitters because more abrupt junctions can be formed since the diffusion coefficient of arsenic is much lower than the diffusion coefficient of phosphorus. The in-situ phosphorus-doped polysilicon emitter described by Jiang et al., has the best of both, because the phosphorus-doped polysilicon can be deposited at low temperature to form an abrupt junction. The laser irradiation used by Jiang et al. activates the phosphorus donors but is sufficiently brief that no diffusion occurs. In-situ doping of the polysilicon during low temperature deposition produces a more abrupt junction than ion implantation since there is a &#34;tail&#34; in the concentration of phosphorus versus depth when it is implanted into silicon. 
     Gat et al., &#34;CW Laser Anneal of Polycrystalline and Silicon; Crystalline Structure, Electrical Properties&#34;, Applied Physics Letters, Vol. 33, Page 775, 1978, and &#34;CW Laser Annealing of Ion Implanted Single Crystal Silicon&#34;, PhD Thesis, Chapter 3, Page 52-88, Stanford University, October, 1979, disclose work on laser annealing of polysilicon directed toward growth of large, single-crystal grains and epitaxial regrowth of polycrystalline silicon from a single crystal seed. Since the polysilicon emitter in a polysilicon emitter region transistor is deposited directly on a single-crystal base region, it is quite possible that a carefully controlled thermal pulse anneal will result in epitaxial crystallization of the emitter so that it becomes single crystal silicon. Epitaxial crystallization of the emitter may, however, be undesirable since the higher gain exhibited by polysilicon emitter transistors apparently is due to a low hole recombination lifetime in the emitter due to the presence of the grain boundaries in the polysilicon. 
     U.S. Pat. Nos. 4,272,880; 4,270,960; and 4,269,631 disclose processes for enhancing transistors utilizing polysilicon layers. However, none of these patents, nor the aforementioned articles, fully develop the possibilities for achieving higher switching speeds and gain for bipolar junction transistors by utilizing a recrystallized polysilicon layer for the base region. 
     SUMMARY OF THE INVENTION 
     It is a feature of the instant invention to provide a process for fabricating bipolar junction transistors with a thin base and an abrupt base-collector junction as well as an abrupt emitter-base junction. 
     In accordance with this feature and other features, the instant invention contemplates methods of treating polysilicon deposited on previously-fabricated single crystal material wherein the polysilicon is in-situ doped with impurities and thereafter recrystallized by thermal-pulse annealing. The thermal-pulse annealing is performed in a vacuum at a temperature high enough to effect recrystallization and solid phase epitaxy but low enough to avoid migration of dopants from the polysilicon into the previously-fabricated material so as to maintain the abrupt junction with the previously-fabricated material that existed subsequent to the deposition of polysilicon. 
     Preferably, the temperature at which recrystallization and solid phase epitaxy is effected is within the range of approximately 600° C.-650° C. The aforedescribed steps are particularly suitable for converting a thin layer of polysilicon into a base region having an abrupt junction with the collector region. 
     The invention further contemplates depositing the polysilicon to a thickness of 0.02 micrometer (um) to 0.5 um and in-situ doping the polysilicon with boron to a concentration of approximately 10 16  to 10 19  boron atoms per cubic centimeter of polysilicon, while maintaining a deposition temperature in the range of approximately 600° C. to 650° C., to thereby initially form a thin base layer with an abrupt base-collector junction. 
     The instant invention further contemplates performing the aforecited steps in combination with subsequently forming emitter and collector contact regions from a layer of n +   polysilicon which is thermal pulse annealed, to maintain an abrupt base-emitter junction and to anneal a previously implanted p +   base contact region. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     The invention, together with its various features and advantages, can be easily understood from the following more detailed description taken in conjunction with the accompanying drawings, in which: 
     FIG. 1 is a diagrammatic, cross-sectional elevation of a bipolar junction transistor substructure, prior to fabrication of the base region; 
     FIG. 2 illustrates the transistor structure of FIG. 1 after a boron-doped polysilicon layer has been deposited thereon; 
     FIG. 3 illustrates the structure of FIG. 2 after a layer of silicon dioxide insulation has been deposited over the structure and after the base contact region deposited in FIG. 2 has been formed; 
     FIG. 4 illustrates a subsequent deposition of n +   polysilicon over the silicon dioxide; 
     FIG. 5 illustrates the transistor structure after the subsequent layer of polysilicon has been etched to form an emitter and collector contact to prepare the transistor structure for a subsequent metallic deposit, which metallic deposit establishes lead connections with the base contact, the collector contact and the emitter, and 
     FIG. 6 illustrates the completed structure with metal connections deposited on the structure of FIG. 5. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENT 
     Referring now to FIG. 1, there is shown a typical transistor substructure, designated generally by the numeral 10, which is ready to receive deposition of a base region 11 (see FIGS. 2-6). The substructure 10 includes a heavily doped p ++   silicon substrate 12 upon which a lightly doped, n -   epitaxial, single crystal collector 13 has been formed. The collector 13 is surrounded by an isolation oxide 14. Optionally, the collector 13 may have an n +   subcollector 16 which is accessed from the surface 17 of the collector, via an n +   contact which is formed by sinker diffusion 18. The isolation oxide 14 shown in FIG. 1 is preferably formed by a conventional recessed LOCOS process. 
     Referring now to FIG. 2, the substructure 10 receives a layer of polysilicon 19 on the surface 17, which layer of polysilicon 19 overlaps the entire substrate. The polysilicon layer 19 is subsequently processed to form the base 11. The silicon layer 19 can either be polycrystalline or amorphous. 
     In accordance with the instant invention, the polysilicon layer 19 is deposited in a thin layer having a thickness in the range of 0.02 to 0.5 um by using low pressure chemical vapor deposition (LPCVD). While the polysilicon layer 19 is being deposited, it is in-situ doped with boron atoms to a concentration of approximately 10 16  to 10 19  boron atoms per cubic centimeter of polysilicon. As has been previously emphasized in this application, it is important to keep the polysilicon layer 19 thin because the transit time for injected electrons through the subsequently-formed base 11 needs to be kept short in order to provide a fast switching speed for the transistor. By using a LPCVD process, layers as thin as 0.01 um may be deposited and uniformity of ±0.005 um may be maintained across large silicon wafers. 
     In addition, LPCVD processes are ideal for forming very thin layers of p-type silicon on n-type substrates. Moreover, LPCVD deposition of polycrystalline silicon can be done at temperatures of about 620° C. to 700° C., while deposition of amorphous silicon can be done at temperatures below 600° C. Accordingly, a very abrupt pn base-collector junction is formed with minimal inter-diffusion of impurities when depositing either amorphous or polycrystalline silicon since diffusion at these temperatures is negligible. 
     The polysilicon 19 is then photomasked (not shown) and etched to remove the dotted line portion 19&#39; so as to expose the n +   contact 18. The photoresist is then stripped to reexpose the polysilicon layer 19. In order to be suitable for the base region 11 of a transistor, the polysilicon layer 19 must be &#34;regrown&#34; as a single crystal by epitaxial recrystallization. 
     This regrowth of the polysilicon layer 19 utilizes the single crystal, epitaxial n -   region 13 as a &#34;seed&#34;. It is performed in a vacuum or inert ambient by thermal pulse annealing. By limiting the thermal pulse heating step to less than 1200° C. for less than 10 seconds, interdiffusion of dopants across the surface 17 from either the collector material or base material is negligible and the abrupt junction between the collector 13 and base 11 is maintained. By using thermal pulse annealing, the energy sufficient to recrystallize the polysilicon layer 19 may be imparted to the polysilicon layer in less than one second of exposure time, although 5 to 10 seconds is typical. Thermal-pulse recrystallization can be performed using laser annealing, arc lamps, or strip heaters. Preferably, recrystallization is effected by solid phase epitaxy using a temperature in the range of approximately 600°-650° C. 
     After the base region 11 is formed, the subsequent regions of the vertical NPN transistor are deposited. Referring now to FIG. 3, a layer 26 of silicon dioxide is deposited by chemical vapor deposition over the entire structure shown in FIG. 2. The silicon dioxide layer 26 is then photomasked by a layer of photoresist (not shown) over the portions of silicon dioxide shown remaining in FIG. 3 and etched to expose a base contact surface 27 and an emitter contact surface 2B on the base 11, and to expose a collector contact surface 29 on the collector sinker 18 of the subcollector 16. 
     The photoresist (not shown) is then stripped, and a layer of photoresist 36, shown in FIG. 3, is deposited over the entire structure with the exception of the base contact surface 27 and portions of the silicon dioxide 26 adjacent the base contact surface. The base contact 27 is then implanted with additional boron atoms to form a p +   region 37. The photoresist 36 (shown in FIG. 3) is then stripped so that the fabrication is ready to receive a subsequent layer of polysilicon, as is shown in FIG. 4. 
     Referring now to FIG. 4, a subsequent, thin layer of polysilicon 40 is deposited by LPCVD at a temperature in the range of 600° C. to 700° C. over the structure of FIG. 3 after the photoresist 36 has been stripped. The polysilicon layer 40 has a thickness in the range of 0.1 to 0.4 um and is in-situ doped with phosphorus or arsenic atoms during the deposition. The density of the phosphorus or arsenic atoms in the polysilicon 40 is approximately 10 20  to 5×10 21  atoms per cubic centimeter. Preferably, phosphorus is used to dope the polysilicon layer 40 because phosphorus has a higher active donor concentration than arsenic and arsenic tends to cluster. Arsenic is more widely used because it tends to form more abrupt junctions due to a lower diffusion coefficient. However, by keeping the deposition temperature low, i.e. 600° C. to 700° C., phosphorus-doped polysilicon can be deposited with an abrupt junction with underlying surfaces and with no need for further diffusion. Consequently, the disadvantages of phosphorus doping are minimized so that the advantages can be utilized. 
     Referring now to FIG. 5, the n ++   polysilicon 40 of FIG. 4 is photomasked over all areas with the exception of an emitter area 51 and a collector contact area 52. Upon etching the unmasked polysilicon away, only the emitter 51 and collector 52 remain. The surface 27 of the base contact 37 is exposed by the etching. After the photoresist (not shown) used to protect the emitter 51 and collector contact 52 is removed, the base contact, emitter, and collector contact are all exposed for subsequent connections to the circuit in which the transistor is used. 
     Preferably, the etch to define areas 51 and 52 is performed with potassium-hydroxide, or an EPW (ethylene-diamine, pyrocatechol, water) solution which is a selective etchant for n-type silicon in that it etches p-type silicon about thirty times slower than n-type silicon. Consequently, the etch does not erode the surface 27 of the p +   base contact 37. 
     Areas 51 and 52 of n-type polysilicon are then thermal-pulsed annealed to increase the concentration of active donors, while simultaneously annealing the p +   implanted base contact region 37. The thermal-pulse anneal preferably takes place in a very short length of time, i.e. less than 10 seconds, and at a temperature less than 1200° C. 
     As is seen in FIG. 6, the procedure for establishing contact with the base contact 37, emitter 51 and collector contact 52 can be the standard procedure wherein metal 53, such as aluminum or aluminum alloy, is deposited on the transistor structure, photomasked and etched to delineate the connections 54B, E, and C, respectively, to the base 37, emitter 51 and collector 52 contacts. 
     The foregoing description is merely illustrative of the invention which is to be limited only by the following claims.