Abstract:
An interface for coupling a modem port with a transmission line includes a hybrid converter having a variable gain amplifier coupling a transmit path of a first differential polarity and a received path of a second differential polarity.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     The present invention relates in general to modems and in particular to circuitry for impedance matching between a modem port and a telephone line and systems and methods using the same. 
     2. Description of the Related Art 
     With the advent of the Internet and the World Wide Web, most consumers now demand the inclusion of an integrated high speed modem when purchasing a new personal computer. Moreover, consumers are increasingly demanding that these modems not only support the high speed telephonic exchange of computer generated data, but also of voice and facsimile data as well. Additionally, features such as support for echo-canceled digital speaker phones and upgradability to meet the requirements of the newer Digital Simultaneous Voice and Data (DSVD) and video conferencing standards are often also desirable. Thus, the designer of modem chipsets is typically faced with a number of significant technical challenges. 
     One particular challenge is the design of the interface of the typical 4-wire differential modem port to the full-duplex 2-wire common telephone lines. Either a duplexor or a 2-wire to 4-wire hybrid converter is required to separate the transmit and receive signals at the interface. In the case of a hybrid converter, a resistor-capacitor network is carefully matched with the telephone line impedance reflected across a transformer. In the ideal case, the crossover of transmit signals into the receive path is eliminated by signal cancellation. However, resistors are difficult to match against each other and the telephone line impedance may vary from connection to connection. As a result, transmitter to receiver signal cancellation suffers and a significant amount of transmit signal can be present at the input to the modem analog to digital converter. 
     Given the demand for increased modem performance, the need has arisen for circuits, systems and methods for interfacing a modem with a telephone line. 
     SUMMARY OF THE INVENTION 
     According to the principles of the present intention, an interface is disclosed for coupling a modem port with a transmission line. A hybrid converter is included which has a variable gain amplifier coupling a transmit path of a first differential polarity and a received path of a second differential polarity. 
     The present inventive principles provide for the cancellation of transmit signals in the received path of the embodying modem by allowing the modem interface impedance to be adjusted with respect to the telephone line impedance. As a result, the large dynamic range of the received path can be preserved notwithstanding significant variations in telephone line impedance. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which: 
     FIG. 1 is a diagram of an entertainment computer system embodying the teachings of the present invention; 
     FIG. 2 is an diagram illustrating a typical 2-wire to 4-wire hybrid circuit which could be utilized to interface a modem with a 2-wire telephone line; 
     FIG. 3 is a diagram showing an exemplary hybrid network according to these principles of the present invention; 
     FIG. 4 is a diagram showing further details of one half of the transmit and receive differential ports of FIG. 3; and 
     FIG. 5 is a diagram showing a half-circuit model of the circuitry of FIGS. 3 and 4. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     The principles of the present invention and their advantages are best understood by referring to the illustrated embodiment depicted in FIGS. 1-5 of the drawings, in which like numbers designate like parts. 
     FIG. 1 is a diagram of an entertainment computer system  100  embodying the teachings of the present invention. System  100  advantageously integrates the functionality of a general purpose microprocessor based computer system with the high quality audio and visual capability of entertainment system on a single printed circuit (PC) board. 
     As discussed further below, system  100  can be integrated with peripheral devices such as a digital video disk (DVD) player, a floppy drive, and a hard drive, in a single compact package. Among the functional features, system  100  incorporates a high speed modem for external communications, circuitry for processing 3D graphics data required for such software applications as gaming, and circuitry for generating high quality video and audio from data received from a digital video disk (DVD) and/or compact disk (CD). Additionally, system  100  is able to generate audio and video for traditional television signals in the NTSC format. 
     system  100  is based on a central processing unit  101 . The CPU runs the operating system software, provides overall system management, and generates graphics data. CPU  101  may be for example an Intel Pentium® MAX., Cyrix M2, AMD K6, or similar microprocessor operating with a clock speed of between 160 and 300 MHZ. In the present embodiment, the operating system is the Microsoft Windows 98 system which allows for universal serial bus (US) expansion, supports DirectX5.0 graphics processing software, the advanced configuration and power interface (ACP), and allows for DVD processing via the ActiveMovie 2.0 software and the Windows driver model (WDM). 
     System memory  102  supports CPU  101  through north bridge (core logic)  103 . System memory  103  may be up to 128 Mbytes of SDRAM (synchronous dynamic random access memory). CPU  101  is additionally supported by an L2 cache  104  which may be for instance 256 or 512 kbytes of static random access memory (SRAM). 
     North bridge  103  interfaces CPU  101 , system memory  102 , and the devices on PCI bus  105  and 66 Mhz AGP (accelerated graphics port) bus  106 . With regards to the system memory, north bridge  103  acts as the system “host” managing buffers and registers in system memory required to support devices on the PCI and AGP buses. North bridge  103  also controls the memory operations required by the DRAMs of system memory  102 , including physical address generation, read/write control, and cell refresh. North bridge  103  can also operate as the PCI bus master. In the illustrated embodiment, north bridge  104 , is a SiS5592 chip set which includes integrated IDE Mode 3 and Mode 4 and Ultra-DMA/33 support, along with the PCI bus mastering capability. This device supports two separate data channels and four drives. North bridge  103 , along with the south bridge discussed below, collectively form the system core logic chip set. 
     Graphics processing is based on graphics accelerator  107 , operating off of AGP bus  106  (accelerator  106  is the master of AGP bus  106  in compliance with the AGP 1.0 specification), which in the illustrated embodiment is a Cirrus Logic CL-GD5465 high performance graphics accelerator which supports an Intel AGP hardware and Microsoft Direct3D graphics software. Graphics accelerator includes a 64-bit graphics engine with 3D games acceleration, and performs, among other things, a variety of texturing operations, the rendering of points, lines and triangles during display image generation and refresh, mono rasterization, blending, fog and transparency control, as well as video and MPEG2/DVD acceleration. In the illustrated embodiment, graphics accelerator also includes GUI (graphics user interface) accelerator which performs such tasks as hardware clipping, BitBlits (bit boundary block transfers) within graphics memory  108  and color expansion. An integrated VGA controller and an output to support a TV tuner are also preferably included. 
     Graphics memory  108  stores color-buffer, z-buffer, video, and texture data and acts as the traditional video/graphics frame buffer. In the illustrated embodiment, graphics memory  108  utilizes a Rambus® memory architecture running up to 600 Mbytes/second with 4 Mbytes of RDRAM. 
     Video data is exchanged with graphics controller  106  through video port  109 . Video port includes a decoder, such as an ITT VPX3225 multi-standard decoder, for decoding S-video, NTSC or PAL formatted video data into digital form for use by the graphics processor. Video port  109  also supports the input of NTSC or PAL video from a Cirrus Logic Legend I TV-tuner/DVD board which includes a Philips FI1236 TV tuner module, a Sony CXA1724S TV audio decoder and an IBM CD1V MPEG2 decoder. Additionally, video port  109  includes a television encoder, such as a Cirrus Logic GD1053 NTSC/PAL encoder with flicker-filter preprocessor, which receives VGA and MPEG data from graphics processor  109  and outputs signals in compliance with either the NTSC or PAL (interlaced or noninterlaced) television formats for driving a television display. Additionally, the television encoder performs such tasks as flicker-filtering, insertion of closed captions, luminance and chrominance control, scaling, and window within window control. 
     South bridge  110  bridges PCI bus  105  and an ISA bus  111 . South bridge  110  also provides the interface for receiving infrared (IR) signals through an IR window from a remote controller or keyboard and a universal serial bus (USB), collectively shown at block  112 . 
     BIOS ROM  113  holds both the system bios along with an integrated video BIOS for graphics accelerator  107 . In the illustrated embodiment, ROM  113  comprises 2 Mbits of flash memory with segmented ROM support on ISA bus  111 . The system BIOS is preferably the Phoenix BIOS with ACPI and PnP. 
     Coupled to ISA bus  111  is an ISA audio system  114  which operates in conjunction with a PCI-based audio accelerator  115  coupled to PCI bus  105 . Audio system  114  is preferably a Cirrus Logic CS4235 single chip ISA audio system. Digital audio data can be received from ISA bus  111  and processed using Microsoft Windows System or Sound Blaster/Sound Blaster Pro software. Data can also be received from a wavetable, such as a Cirrus Logic CS9236 wavetable synthesizer or a CD-ROM player. FM digital data can be synthesized on-chip. Data is exchanged directly with audio accelerator  115  through a dedicated interface. 
     Functionally, audio system  114  system can perform a number of tasks on the input digital audio data received from ISA bus  111 . For example, the digital audio data can be converted into analog form and mixed with analog audio data input directly to the device. The analog data can come from such sources as a microphone, a monophonic audio source, or a stereo audio source, such as a CD player. The mixed data can then converted to digital audio and output to ISA bus  111  or audio accelerator  115 . Mixed data can also be 3D enhanced and output as analog data. 
     Accelerator  115  is a DSP (digital signal processor) or similar processor based device, preferably a Cirrus Logic CS4610 PCI Audio Accelerator. Accelerator  115 , along with its application and driver software, performs various audio processing functions simultaneously on multiple streams of data being exchanged with host based memory buffers in system memory  102  via PCI bus  105  and audio system  114 . Generally, accelerator  115  provides acceleration for audio applications used in gaming, DVD and music playback, and video conferencing. Exemplary software audio applications which are supported by accelerator  115  are various versions of Microsoft DirectSound, DirectShow, and Aureal A3D Interactive. Some specific examples of the processing done by accelerator  114  are multichannel mixing and sample rate conversion, Dolby Digital and MPEG2 decoding, and wavetable synthesis and effects processing. In the illustrated embodiment, accelerator  115  includes a DMA controller with hardware scatter-gather for transferring data streams to and from the host memory buffers, advantageously minimizing host (north bridge  103 ) memory loading requirements. Additionally, in the illustrated embodiment, the accelerator-PCI bus interface can function as the PCI bus master. 
     Also operating of PCI bus  105  is a PCI-based modem  116 , such as a Cirrus Logic CL-MD5622 Controllerless Modem, which supports both data and voice telephony, and FAX transmissions. In the controllerless embodiment, the host (north bridge  103 ) acts as the controller and modem  116  employs a DSP for such tasks as data modulation and demodulation, and interfacing with the telephone system and peripheral devices such as speakers and headsets. Modem  116 , along with a microphone and a speaker or headset, supports full-duplex, echo-canceled digital voice telephony. Data modulation can be performed in accordance with the 3Com x2 software technology, ITU-V.34 software at 33.2 to 2.4 kbps in symmetric and asymmetric operation, along with ITU versions V.32 bis, V.23, V.22 bis, and V.21, and Bell 212A and  103  software. FAX modulation may be performed using ITU-T V.17 and V.19 software to 14.4 kbps. Modem  116  can receive data at up to 56 kbps. 
     Link layer  117  and physical layer  118 , in combination, allow for an IEEE 1394 connection to be established with system  100 . More particularly, link layer  117  interfaces with PCI bus  105  and physical layer  118  interfaces with at least one IEEE 1394 external port. Link layer  117  may be for example a Texas Instruments TSB12LV22 1394 Host Controller and physical layer  118  a Texas Instruments TSB41LV03 1394 Three Port Cable Transceiver/Arbiter. 
     Power supply  119  is a 90 watt power supply sourcing 3.3 v, 5 v, 12 v and 5 vAux power in accordance with the SFX standard. Preferably, power supply  119  also conforms with the Intel PC98 Power Supply Specification. Lower voltages can also be jumper-selected from an on board power supply. 
     The system clocks are generated by clock circuitry  120 . Clock circuitry  120  can be based for example on a Cypress CY2265 clock driver and a 14.31818 MHz crystal oscillator. Additional dedicated crystals/crystal oscillators are used, as required, by some of the individual devices themselves. 
     Connector block  121  represents the external connectors, for connecting to case-external devices, and internal connectors for connecting system  100  with devices packaged with system  100  as a single unit. 
     FIG. 2 is an electrical schematic diagram illustrating a typical 2-wire to 4-wire hybrid circuit 200 which could be utilized to interface a modem, such as modem  116 , with a 2-wire telephone line. The resistance and capacitance values are exemplary, and may vary from application to application. In this example, 2-wire telephone line is modeled by resistor  201 , which will assumed to be 600 ohms for discussion purposes. On the modem side, there is a differential pair of transmit terminals  202   a  and  202   b , labeled TX+ and TX− respectively, and a differential pair of receive terminals  203   a  and  203   b , labeled RX+ and RX− respectively. 
     This circuit uses resistors  204   a  (Rb1) and  204   b  (Rb2) to cancel out the unwanted transmit signals coming through resistors  205   a  (R2 — 1) and  205   b  (R2 — 2). Capacitor  206  (Co_lpf) is the output lowpass filter which is used to help meet FCC out-of-band requirements. A capacitor  207  (Ci_comp) on the telephone line side of transformer  208  compensates for transformer introduced inductive lag. Capacitor  207  serves to better match the impedance of the modem with the 600 ohm line impedance. A capacitor  209  (Caa) is provided as the input anti-aliasing filter capacitor, which, in this example, sets the input lowpass filter pole at approximately 25 kHz. Capacitor  210  (Cblock) prevents DC current flow through transformer  208  and also sets the DC reference point for the RX terminals  203 . 
     The cancellation of transmit signals in the receive paths in circuit (network)  200  results from the combination of the positive feedback of the TX+ signal through resistors  204   a  and  211   a  (Rt1) and the negative feedback provided through resistor  204   b . Likewise cancellation on the other leg of the differential input is provided as the combination of the negative TX− signal through resistors  204   b  and  211   b  (Rt2) and the positive feedback provided through resistor  204   a . This example assumes an ideal 600 ohm telephone line load is reflected across transformer  208  and thus, a constant amount of transmit signal fed back through resistors  205 . In actual practice, the cancellation provided by network  200  is degraded when the load reflected across the transformer varies from 600 ohms. As the “null” provided by the cancellation hybrid is degraded, the dynamic range of the input ADC in the receive path of the modem is also degraded. As a rule, 20 dB or better, of hybrid cancellation (“trans-hybrid loss”) is considered good. 
     According to the principles of the present invention, with the addition of a minimal amount internal circuitry, the performance of the cancellation network can be improved and the large dynamic range of the receive path preserved. An exemplary hybrid network  300  according to these principles is shown in FIG.  3 . 
     In hybrid circuit  300 , variable gain amplifiers  301   a  and  301   b  have been added to the cancellation paths in parallel with resistors  204   a  and  204   b . Preferably, these amplifiers are disposed on the modem chip  116  itself. In the illustrated embodiment, the gain range for each amplifier  301  is −10 dB to −30 dB. Additionally, resistors  204  are slightly increased to 10 kohm to ensure that the additional cancellation provided by the internal negative feedback stages will not increase the echo for most loading conditions. As a protection against such cases, the internal feedback stages may be completely disabled and the interface operated exactly as hybrid circuit  200 . The step size of the feedback gain network is 1.25 dB. This provides 16 steps of negative feedback from −10 dB to −30 dB, plus mute/disable. Additionally, the feedback network is architected such that RX and TX pin loadings are not affected. The use of this adjustable feedback network is performed during a modem “training” sequence where the optimal feedback value may be determined by a modem DSP. 
     FIG. 4 illustrates in further detail one half of the transmit and receive differential ports to modem  116 . In this embodiment, variable gain feedback amplifiers  301  are each implemented as inverting op-amp with tapped resistor based gain. Feedback anti-aliasing is achieved by an internal (small) capacitor  401  on the amplifier output. Summing with the signal on the RX pin is performed by charge summation as noted Σq with separate sampling capacitors  402  with fixed 0 dB gain for feedback and input sampling capacitor networks  403  with variable 0, 6, 12, and 18 dB gain settings on each of the RX input terminals  203 . Low impedance drivers  404  are provided on the transmit (TX) terminals. 
     The theory of operation for hybrid circuitry  300  can be briefly described in conjunction with the half-circuit model shown in FIG.  5 . If a controlled output impedance amplifier, such as that described in co-assigned U.S. Pat. No. 5,121,080 by Scott, III, et. al, and incorporated herein by reference, is used, the current in i b , can be varied by changing the resistance R b , to compensate for the mis-matching in the hybrid network. This configuration uses the normal low output impedance line driver  404  (FIG. 4) for TX+ and TX− (i a  and i 2 ) and uses the variable output impedance driver for TX2+ and TX2− (i b ). 
     FIG. 5 is a RX+ receiver input circuit model. (Note: the telephone line resistance R L =R L /2 for the half circuit model). Equation 1 is the KCL node equation at the receiver input, Node 1:                    -     V   1         R   IN       +         V   T     -     V   1         R   a       +         -     V   T       -     V   1         R   b       +         V   2     -     V   1         R   2         =   0           (   1   )                                
     Equation 2 is the KCL node equation at the transformer pin, Node 2:                   V   T       R   a       -       V   T       R   b       +       V   2       R   2         =   0           (   2   )                                
     The resistances are rewritten as conductances and the set of equations are used to derive the transfer function V 1 /V T , at the receiver input: 
     
       
         −V 1 G in +(V T −V 1 )G a +(−V T −V 1 )G b +(V 2 −V 1 )G 2 =0  (1a) 
       
     
     
       
         −V 1 (G in +G a +G b +G 2 )+V T (G a −G b )+V 2 G 2 =0  (1b) 
       
     
     
       
         (V 1 −V 2 )G 2 +(V 1 −V2)G r −V 2 G 1 =0  (2a) 
       
     
     Solving for V 2 :              V2   =           V   1          G   2       +       V   T          G   T             G   2     +     G   r     +     G   1                 (2b)                                
     Using (1b) and (2b), we get the transfer function from the half-circuit model of the hybrid shown in Equation 3:                  V   1       V   T       =         G   a     -     G   b     +         G   2          G   r           G   2     +     G   r     +     G   1               G   ia     +     G   a     +     G   b     +     G   2     -       G   2   2         G   2     +     G   t     +     G   1                     (   3   )                                
     To solve for G b , when the other resistor values are known, set V 1 =0 and rearrange (3)                G   b     =       G   a     +         G   2          G   T           G   2     +     G   T     +     G   1                   (   4   )                                
     It can be seen from Equation 4 that changes in the conductances G a , G 2 , G T , or G 1 , may be appropriately matched by a change in the conductance G b . For example, in order to bound the solution of the hybrid resistors, a specific source impedance must be chosen for the hybrid network, looking out from RX+ in the half-circuit model. This is chosen to be 4 kΩ in the following example. Other source impedances may be used resulting in different absolute resistor values but the same concepts of matching impedances still follow. 
     For a transformer impedance of 600 Ω, the resistor values are: 
     Ra=13.65 kΩ 
     Rb=9.29 kΩ 
     R 2 =14.395 kΩ 
     Rt=300 Ω 
     R 1 =300 Ω (½ the telephone line impedance) 
     In this example, the amount of transmit signal present on the receiver input pin from Equation 3 is given as −92.6 dB. If the load impedance changes from 3000 to 450 Ω (matching with a 900 Ω transformer impedance), the amount of transmit signal present on the receiver input pin from Equation 3 increases to −32.2 dB. Using Equation 4, the adjusted R b  value for optimal cancellation is 8.74 kΩ. With this value, the amount of transmit signal present on the receiver input pin from Equation 3 is given as −99.0 dB. 
     If the resistor values are optimized for 900 Ω transformer impedance, the values are: 
     Ra=13.666 kΩ 
     Rb=9.298 kΩ 
     R 2 =14.32 kΩ 
     Rt=450 Ω 
     R 1 =450 Ω (½ the transformer impedance) 
     The amount of transmit signal present on the receiver input pin from Equation 3 is given as −117.6 dB. If the load impedance changes from 450 Ω to 300 Ω (matching with a 600 Ω transformer impedance), the amount of transmit signal present on the receiver input pin from Equation 3 increases to −32.0 dB. Using Equation 4, the adjusted R b  value for optimal cancellation is 9.924 kΩ With this value of R b , the amount of transmit signal present on the receiver input pin from Equation 3 is given as −94.1 dB. 
     It becomes evident from the above example, the value of R b , and by extension, any of the resistors R T , R a , and R 2  may be “trimmed” to improve the cancellation of the matching network. 
     Although the invention has been described with reference to a specific embodiments, these descriptions are not meant to be construed in a limiting sense. Various modifications of the disclosed embodiments, as well as alternative embodiments of the invention will become apparent to persons skilled in the art upon reference to the description of the invention. It should be appreciated by those skilled in the art that the conception and the specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims. 
     It is therefore, contemplated that the claims will cover any such modifications or embodiments that fall within the true scope of the invention.