Abstract:
A method for providing an inductively loaded integrated circuit includes providing a wafer with an integrated circuit formed thereon, the integrated circuit comprising at least one substrate via, including one or more substrate vias that are to be inductively loaded, and fabricating an inductive element on the backside of the wafer that electrically connects to the substrate vias that are to be inductively loaded. A corresponding apparatus includes a wafer with an integrated circuit formed on a top side of the wafer and an inductive element formed on a back side of the wafer, and at least one substrate via that extends through the wafer and electrically connects the inductive element to the integrated circuit. In certain embodiments, the inductive element comprises a plurality of conductive layers. In some embodiments, the inductive element comprises multiple turns on each conductive layer.

Description:
BACKGROUND OF THE INVENTION 
       [0001]    The present invention relates generally to integrated circuit devices and device fabrication and more particularly to inductively loaded integrated circuits and the fabrication of such circuits. 
         [0002]    Inductive elements are often used in off-chip voltage conversion circuits such as buck converters due to current response characteristics. However, on-chip voltage regulator circuits typically do not use inductive elements due to the large areas of integrated circuit real estate that they consume. 
       SUMMARY 
       [0003]    As disclosed herein, a method for providing an inductively loaded integrated circuit includes providing a wafer with an integrated circuit formed thereon, the integrated circuit comprising at least one substrate via, including one or more substrate vias that are to be inductively loaded, and fabricating an inductive element on the backside of the wafer that electrically connects to the substrate vias that are to be inductively loaded. A corresponding apparatus includes a wafer with an integrated circuit formed on a top side of the wafer and an inductive element formed on a back side of the wafer, and at least one substrate via that extends through the wafer and electrically connects the inductive element to the integrated circuit. In certain embodiments, the inductive element comprises a plurality of conductive layers. In some embodiments, the inductive element comprises multiple turns on each conductive layer. 
     
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
         [0004]      FIG. 1  is a flowchart depicting one embodiment of a method for fabricating an inductively loaded integrated circuit; 
           [0005]      FIGS. 2-5  are cross sectional view illustrations of an inductively loaded integrated circuit at various stages of processing; and 
           [0006]      FIGS. 6-10  are bottom view illustrations depicting various examples of layered backside inductive elements in accordance with the present invention. With each illustration, the figure number (i.e.,  6  through  10 ) is appended with the letter A for a first layer, and B for a second layer. 
       
    
    
     DETAILED DESCRIPTION 
       [0007]    It should be noted that references throughout this specification to features, advantages, or similar language herein do not imply that all of the features and advantages that may be realized with the embodiments disclosed herein should be, or are in, any single embodiment of the invention. Rather, language referring to the features and advantages is understood to mean that a specific feature, advantage, or characteristic described in connection with an embodiment is included in at least one embodiment of the present invention. Thus, discussion of the features, advantages, and similar language, throughout this specification may, but do not necessarily, refer to the same embodiment. 
         [0008]    Furthermore, the described features, advantages, and characteristics of the invention may be combined in any suitable manner in one or more embodiments. One skilled in the relevant art will recognize that the invention may be practiced without one or more of the specific features or advantages of a particular embodiment. In other instances, additional features and advantages may be recognized in certain embodiments that may not be present in all embodiments of the invention. 
         [0009]    These features and advantages will become more fully apparent from the following drawings, description and appended claims, or may be learned by the practice of the invention as set forth hereinafter. 
         [0010]    The embodiments disclosed herein provide inductive elements to an integrated circuit without consuming significant circuit area. 
         [0011]    For example,  FIG. 1  is a flowchart depicting one embodiment of a method  100  for fabricating an inductively loaded integrated circuit. As depicted, the method includes providing ( 110 ) a wafer with integrated circuits formed thereon, bonding ( 120 ) a stiffening member to the wafer, grinding ( 130 ) a backside of the wafer to provide a thinned wafer, fabricating ( 140 ) at least one inductive element on the backside of the wafer, removing ( 150 ) the stiffening member, and packaging ( 160 ) the integrated circuits. 
         [0012]    Providing ( 110 ) a wafer with integrated circuits formed thereon may include conducting various processes for fabricating integrated circuits on a wafer including forming one or more substrate (i.e., through wafer) vias. Some or all of the substrate vias may be connection elements for circuits that are to be inductively loaded with one or more inductive elements formed on the backside of the wafer. In some embodiments, the substrate vias extend partially through the substrate. In other embodiments, the substrate vias extend completely through the substrate. 
         [0013]    Bonding ( 120 ) a stiffening member to the wafer may include bonding a stiffening member that has a coefficient of thermal expansion (CTE) that is substantially identical to the CTE of the wafer. In some embodiments, another wafer made of the same material as the original wafer is bonded to the original wafer. 
         [0014]    Grinding ( 130 ) a backside of the wafer to provide a thinned wafer may be done according to processes known to those of skill in the art. The backside may be ground to achieve a desired thinness for the wafer and/or to expose the substrate vias including those that are to be inductively loaded. In some embodiments, the grinding operation  130  is not necessary and may be omitted. 
         [0015]    Fabricating ( 140 ) at least one inductive element on the backside of the wafer may include depositing one or more conductive layers onto the backside of the wafer and patterning those layers to form the inductive elements. Insulating layers with connection vias formed therein may be deposited between the conductive layers. 
         [0016]    Removing ( 150 ) the stiffening member may include dipping the wafer into a solvent or some other process know to those of skill in the art. Packaging ( 160 ) the integrated circuits may include dicing the wafers into integrated circuits (i.e., chips) and forming a package around the integrated circuits including any connection elements such as pins and solder balls. 
         [0017]    One of skill in the art will appreciate that the method  100  need not be conducted in the precise depicted order, or with all of the depicted operations. For example, the substrate vias may extend through the entire wafer and the bonding operation  120 , the grinding operation  130 , and the removing operation  150  may be omitted. In another example, the stiffening member is not removed until after the wafer is diced into integrated circuits. Consequently, the packaging operation  160  may overlap with the removing operation  150 . 
         [0018]      FIGS. 2-5  are cross sectional view illustrations of an inductively loaded integrated circuit at various stages of processing. As shown in  FIG. 2 , a wafer  210  with one or more integrated circuits  220  formed thereon may be bonded to a stiffening member  230  with a bonding material  240 . Although a single integrated circuit  220  is shown for simplicity, the wafer  210  may be partitioned into many integrated circuits  220 . 
         [0019]    The integrated circuit(s)  220  may have various active elements, such as transistors,  222  and interconnection elements  224  including metal lines  224   a , vias  224   b , and substrate vias  224   c . The substrate vias  224   c  may include one or more substrate vias that connect to portions of the integrated circuit(s)  220  that are to be inductively loaded. In the depicted embodiment, the substrate vias  224   c  pass partially through the wafer  210 . In other embodiments, the substrate vias  224   c  pass completely through the wafer  210 . 
         [0020]    As shown in  FIG. 3 , the wafer  210  may be ground, or otherwise processed, to thin the wafer and expose the substrate vias  224   c.    
         [0021]    As shown in  FIG. 4 , one or more inductive elements  410  may be formed on the backside of the wafer  210 . The inductive elements  410  may be made of multiple conductive layers  412  that are separated by insulating layers  414 . For example, the conductive layers  412  may be formed by depositing and patterning a metal such as copper or aluminum and the insulating layers  414  may be formed by depositing and patterning an electrically insulating material such as silicon dioxide, metal oxide, silicon nitride, and spin on glass. 
         [0022]    One or more of the conductive layers  412  may connect to the integrated circuit through the substrate vias  224   c . Various backside vias  416  may be used to connect the conductive layers  412  to each other and to the substrate vias  224   c . In some embodiments, additional conductive layers  412  are deposited that provide electromagnetic shielding to the integrated circuit(s)  220  and/or the inductive elements  410 . For example, additional conductive layers  412  could be disposed above and/or below the inductive elements  410 . The additional conductive layers may or may not be patterned. 
         [0023]    As shown in  FIG. 5 , the stiffening member  230  may be removed from the wafer  210  and integrated circuit(s)  220 . In one embodiment, a solvent (not shown) is used to remove the bonding material  240  and enable separation of the stiffening member  230  from the wafer  210  and integrated circuit(s)  220 . 
         [0024]      FIGS. 6-10  are bottom view illustrations depicting various examples of layered backside inductive elements  600  in accordance with the present invention. The layered backside inductive elements  600  are specific examples of the inductive elements  410 . The inductive elements  600  may be connected to the integrated circuit(s)  220  to provide inductive capabilities to the integrated circuit(s)  220 . For example, on-chip voltage converters such as buck converters may be built using the inductive elements  600 . 
         [0025]    With each illustration, the figure number (i.e.,  6  through  10 ) is appended with the letter A for a first layer, and B for a second layer. The photolithography resolution required to produce the layered backside inductive elements  600  may be significantly less than is required for the integrated circuit(s)  220 . For example, the layered backside inductive elements  600  may be patterned using a middle ultra-violet or longer light source. 
         [0026]    As shown in  FIGS. 6A and 6B , as well as  FIGS. 7A and 7B , a first conductive layer may be deposited on the backside of the wafer and patterned to provide a first conductive loop  610 . The first conductive loop  610  may connect to a first substrate via  612  (which is one of the substrate vias  224   c  shown in  FIGS. 2-5 ). Subsequently, an insulating layer  414  (not shown in  FIGS. 6A and 7A ) may be deposited and provided with a backside via  630 . In addition, one or more of the substrate vias may be extended by patterning a backside via  640  that lines up with a second substrate via  614  (which is one of the substrate vias  224   c  shown in  FIGS. 2-5 ). A second conductive layer may also be deposited and patterned to provide a second conductive loop  620 . 
         [0027]    The second conductive loop  620  may connect to the first conductive loop  610  via the backside via  630  and provide an additional loop to the backside inductive element  600 . In a similar manner additional conductive layers and insulating layers may be deposited and patterned to provide additional conductive loops to the backside inductive element  600 . The conductive loops may be rectangular as shown in  FIGS. 6A and 6B , circular as shown in  FIGS. 7A and 7B , or any looping shape that provides an inductive load. 
         [0028]    The various conductive loops may be arranged so that the magnetic fields are perpendicular to the substrate and are aligned in the same direction when driven with current. The final conductive loop, which in the depicted embodiments is the second conductive loop  620 , may terminate at the backside via  640  which is connected to the second substrate via  614  (which is also one of the substrate vias  224   c  shown in  FIGS. 2-5 ). Terminating at the backside via  640  and the second substrate via  614  enables the integrated circuit(s)  220  to drive the loops  610 ,  620  with a current. 
         [0029]    In the depicted examples, the first and second conductive loops  610 ,  620  produce a clockwise current loop when current is sourced on the first substrate via  612  and sinked on the second substrate via  614  (and viewed from the backside of the wafer). Consequently, the magnetic fields produced by the first and second conductive loops will substantially align with each other resulting in an increased inductive load to the first and second substrate vias  612 ,  614  and the integrated circuit  220 . One of skill in the art will appreciate that additional conductive loops may be added to the inductive elements  600  by depositing and patterning additional conductive layers and insulating layers. 
         [0030]    As shown in  FIGS. 8A and 8B , as well as  FIGS. 9A and 9B , each conductive layer may be patterned with multiple loops. For example, a spiral pattern may be used to provide multiple loops to the inductive elements  600  on each conductive layer.  FIGS. 8A and 8B  show a rectangular spiraling loops  810  and  820 , while  FIGS. 9A and 9B  show circular spiraling loops  910  and  920 . Similar to the loops  610  and  620 , the spiraling loops  810  and  820 , as well as the spiraling loops  910  and  920 , may be separated by an insulating layer  414  (not shown in  FIGS. 8A and 9A ) with backside vias  630  and  640  formed therein to provide electrical connectivity to the first substrate via  612  and the second substrate via  614 . 
         [0031]    As shown in  FIGS. 10A and 10B  multiple inductive elements  600  may be formed on the backside of the wafer  210 . In the depicted arrangement, the inductive elements  600  comprise circular spiraling loops  910  formed on the wafer  210  and circular spiraling loops  920  formed on the insulating layer  414 . 
         [0032]    In addition to the steps and operations disclosed herein, additional steps and operations may be performed while retaining the spirit and intent of the disclosed embodiments. Also, it should be noted that the apparatuses disclosed herein may be integrated with additional circuitry within integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case, the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case, the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor. 
         [0033]    It should be noted that this description is not intended to limit the invention. On the contrary, the embodiments presented are intended to cover some of the alternatives, modifications, and equivalents, which are included in the spirit and scope of the invention as defined by the appended claims. Further, in the detailed description of the disclosed embodiments, numerous specific details are set forth in order to provide a comprehensive understanding of the claimed invention. However, one skilled in the art would understand that various embodiments may be practiced without such specific details. 
         [0034]    Although the features and elements of the embodiments disclosed herein are described in particular combinations, each feature or element can be used alone without the other features and elements of the embodiments or in various combinations with or without other features and elements disclosed herein. 
         [0035]    This written description uses examples of the subject matter disclosed to enable any person skilled in the art to practice the same, including making and using any devices or systems and performing any incorporated methods. The patentable scope of the subject matter is defined by the claims, and may include other examples that occur to those skilled in the art. Such other examples are intended to be within the scope of the claims.