Abstract:
The present invention provides a circuit and method using a floating PMOS transistor connected in series between the transistors of an input invertor. The floating PMOS transistor may be used to control the amount of current through the transistors. The gate of the floating PMOS transistor may be connected through a reference line to a duplicate of the input inverter stage. The duplicate stage is generally located in a reference block and fed with a stabilized reference voltage. Each couple (formed by the buffers input stage and the duplicate stage) functions as a differential comparator, which checks the input voltage against the reference voltage and rejects the power supply voltage variations which are perceived as a common-mode noise signal. The supply current is fixed by the reference voltage which reduces power consumption at high input voltages and high supply voltages.

Description:
FIELD OF THE INVENTION 
     The present invention relates to input buffers generally and, more particularly to an input buffer with stabilized trip points. 
     BACKGROUND OF THE INVENTION 
     Input buffers often use a CMOS inverter optimized for TTL input levels. A nominal supply voltage is used at the input stage of the input buffer. As a result, the trip points strongly depend on the supply voltage, which causes increased propagation delays at low and high supply voltages. The current consumed by the previous approach, when operating at high supply voltages and high input levels, is higher than desirable for modern integrated circuit (IC) applications. 
     Input buffers are often designed to accommodate both TTL and CMOS input levels and to switch as fast as possible for a wide range of input rise/fall times. The input stage of such input buffers has a CMOS inverter with the PMOS pull up transistor of the inverter operating in the linear-saturated region throughout the standard TTL (i.e., 0-3 volt) input range. As the input supply voltage Vcc increases, the pull up current also increases, which results in a shift up of the trip point and consequently of the switching input level. As a result, longer propagation delays on the input rising edge and shorter propagation delay on the trailing edge are seen as the input supply voltage Vcc increases. Since the longest of these delays is taken as overall propagation delay, the result is a speed drop at both low and high input supply voltages Vcc. 
     SUMMARY OF THE INVENTION 
     The present invention provides a circuit and method using a floating PMOS transistor connected in series between the transistors of an input inverter. The floating PMOS transistor may be used to control the amount of current through the transistors. The gate of the floating PMOS transistor may be connected through a reference line to a duplicate of the input inverter stage. The duplicate stage is generally located in a reference block and fed with a stabilized reference voltage. Each couple (formed by the buffers input stage and the duplicate stage) functions as a differential comparator, which checks the input voltage against the reference voltage and rejects the power supply voltage variations which are perceived as a common-mode noise signal. The supply current is generally fixed by the reference voltage which reduces power consumption at high input voltages and high supply voltages. 
     The objects, features and advantages of the present invention include an input buffer having one or more stabilized trip points comprising the present circuit, and a method of controlling and/or reducing circuit and/or power consumption in an integrated circuit using a floating PMOS transistor and reference circuit. The present invention provides a substantial speed over conventional input buffer circuits at both low and high supply voltages, which greatly reduces propagation delays and access time push-outs. The present invention also reduces power consumption at high supply voltages and toggling input voltages. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     These and other objects, features and advantages of the present invention will be apparent from the following detailed description and appended claims and drawings in which: 
     FIG. 1 is a circuit diagram of a preferred embodiment of the present invention; 
     FIG. 2 is a detailed circuit diagram of a preferred embodiment of a reference block of the present invention; 
     FIG. 3 is a detailed circuit diagram of a preferred embodiment of a duplicate stage of the present invention; 
     FIG. 4 is a diagram illustrating the rise times of an exemplary circuit of the present invention as compared to a previous approach circuit containing a CMOS inverter; 
     FIG. 5 is a diagram illustrating the fall times of the present invention as compared to the circuit containing the CMOS inverter; and 
     FIG. 6 is a diagram illustrating the trip and switch of the present invention. 
    
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     Referring to FIG. 1, an input buffer circuit 10 is shown in accordance with a preferred embodiment of the present invention. The input buffer 10 generally comprises a first section 12 and a second section 14. The first section 12 generally comprises a transistor 16, a transistor 18 and a transistor 20. The second section 14 generally comprises first transistor 22, a transistor 24 and a transistor 26. The source/drain terminal of the transistor 16 may be connected to an input supply voltage Vcc. The source/drain terminal of the transistor 16 may be connected to the source/drain terminal of the transistor 18. The gate of the transistor 18 may be connected to the source/drain terminal of the transistor 18 as well as to a reference line 28. The reference line 28 is generally connected to the second section 14. The source/drain terminal of the transistor 18 may be connected to the source/drain terminal of the transistor 20. The source/drain terminal of the transistor 20 may be connected to ground. The gates of the transistor 16 and 20 may be coupled together and may receive a reference voltage Vref. 
     The transistor 22 has a source/drain terminal that may receive an input supply voltage Vcc. The transistor 22 has a gate that may be coupled to the gate of the transistor 26 as well as to an input voltage Vin. The source/drain terminal of the transistor 22 may be coupled to the source/drain terminal of the transistor 24. The gate of the transistor 24 may be coupled to the reference line 28. The source/drain terminal of the transistor 24 may be coupled to the source/drain terminal of the transistor 26. The source/drain terminal of the transistor 26 may be coupled to ground. An output 30 is generally coupled to the next stage of the input buffer 10 and may be connected between the source/drain terminal of the transistor 24 and the source/drain terminal of the transistor 26. 
     In a typical design application, the input buffer 10 stabilizes the input switching levels versus the variations in the input supply voltage Vcc by using a floating PMOS transistor (i.e transistor 24) connected in series between the transistor 22 and the transistor 26 of the second section 14 to control the current received by the transistors 22 and 26. The gate of the floating PMOS transistor 24 is generally connected through the reference line 28 to a duplicate of the stage, which may be located in a reference block (i.e the first section 12) and may receive a stabilized reference voltage Vref. 
     The reference line 28 controls a block of eight of the sections 14. Each input buffer 10, formed by the first section 12 (acting as a duplicate stage) and the second section 14 (acting as an input buffer stage), acts as a differential comparator, which may check the input voltage Vin against the reference supply voltage Vref. For a TTL input level, the reference voltage Vref is generally defined by the following equation 1: 
     
         Vref=1/2(Vih+Vil)=1/2(2.2+0.8)=1.5 volt                    EQ1 
    
     where Vih represents the input high and Vil represents the input low in, for example, a standard TTL configuration. 
     Referring to FIG. 2, a more detailed diagram of the first section 12 is shown. The first section 12 further comprises a reference voltage generating circuit 32 and an output circuit 34. The reference voltage generating circuit 32 generally comprises a transistor 36, a transistor 38, a transistor 40, a transistor 42, a transistor 44, a transistor 46, a transistor 48, a transistor 50 and a transistor 52. The source/drain terminals of the transistors 36, 38 and 40 may be connected to an input supply voltage Vcc. The gate of the transistor 36, the gate of the transistor 38, the source/drain terminal of the transistor 42, the source/drain terminal of the transistor 42, the source/drain terminal of the transistor 44, the source/drain terminal of the transistor 46, the source/drain terminal of the transistor 48, the source/drain terminal of the transistor 50, the source/drain terminal of the transistor 52 and the source/drain terminal of the transistor 52 may be coupled to ground. The source/drain terminal of the transistor 36 may be coupled to the gate of the transistor 40, the gate of transistor 42 and to the source/drain terminal and gate of the transistor 44. The source/drain terminal of the transistor 40 may be coupled to the source/drain terminal of the transistor 46, the gate of the transistor 46 and the gate of the transistor 48. The source/drain terminal of the transistor 38 may be coupled to the source/drain terminal of the transistor 48, the gate of the transistor 52 and the source/drain terminal and gate of the transistor 50. The gate and source/drain terminal of the transistor 50, as well as the gate of the transistor 52 form a common node that represents the reference voltage Vref that is generally presented to the first section 12. 
     The output circuit 34 generally comprises a transistor 54, a transistor 56, a transistor 58, a transistor 60, a transistor 62, a transistor 64, a transistor 66, a transistor 68, a transistor 70 and an inverter 72. The source/drain terminal of the transistor 54, the source/drain terminal of the transistor 60, the source/drain terminal of the transistor 70 and the source/drain terminal of the transistor 70 may be coupled to an input supply voltage Vcc. The gate of the transistor 54 may be coupled to the gate of the transistor 56 as well as to the output of inverter 72. The source/drain terminal of the transistor 54 may be coupled to the source/drain terminal of the transistor 56, the source/drain terminal of the transistor 58 and the gate of the transistor 62. The source/drain terminal of the transistor 56 and the source/drain terminal of the transistor 58 may be coupled together and may be connected to the source/drain terminal of the transistors 68 and the source/drain terminal of the transistor 62 to provide an output REF. The output REF may also be coupled to the first section 12 through an output 74. The source/drain terminal of the transistor 64 may receive signal from an input 65 that may be received from the first section 12. The source/drain terminal of the transistor 64 may be coupled to the source/drain terminal of the transistor 66 as well as to the gate of the transistor 68. The gate of the transistor 64 may be coupled to the gate of the transistor 66, the gate of the transistor 58 and the input of inverter 72 to present an input LP. The source/drain terminal of the transistor 62 may also be coupled to the output REF and to the gate of the transistor 70. The source/drain terminal of the transistor 62 may be coupled to the source/drain terminal of the transistor 60. The gate of the transistor 60 may receive a signal from an input 61 that may be received from the first section 12. 
     A power down mode may be implemented by pulling up the gate of the floating PMOS transistor 24 to a high voltage after disconnecting the gate from the reference line 28. A similar pulling up of the gate of the transistor 18 in the first section 12 may also be necessary to power down the input buffer 10. The current consumption of the reference block during power down may be as low as 300 μA. During a power down, a ten times scaled-down first section 12 in the reference block remains active, allowing the reference line 28 to avoid floating during power down. The reference voltage generating circuit 32 employs a single negative feedback configuration which features a minimum of start up problems and a good power supply rejection ratio (PSRR) and tracking of the Vss noise. While the reference voltage generating circuit 32 provides an example of a circuit for generating a reference voltage Vref, other circuits may be used to fit the design criteria of a particular application. Specifically, the temperature stability (i.e., Tc=-2.2 mV/°C.) may be adjusted as necessary. 
     Referring to FIG. 3, a more detailed schematic of the second section 14 incorporating the low power input LP is shown. The second section 14 generally comprises a transistor 80, a resistor 82, a transistor 84, a transistor 86, a transistor 88, the transistor 22, a transistor 92, the floating PMOS transistor 24, a transistor 96, the transistor 26, a transistor 100, a transistor 102, an inverter 104 and an inverter 106. The reference line 28 is generally connected to the resistor 82 which may be connected to the gate of the transistor 80, the source/drain terminal of the transistors 84 and the source/drain terminal of transistor 86. The two source/drain terminals of the transistor 80 are coupled together and may receive the input supply voltage Vcc. The source/drain terminal of the transistor 88, the source/drain terminal of the transistor 22 and the two source/drain terminals of the transistor 92 may also be coupled to the input supply voltage Vcc. The gate of the transistor 84 may be coupled to the input LP as well as to the input of inverter 106 and the gate of the transistor 100. The input LP provides a means for placing the second section 14 into a low power mode by disabling the floating PMOS transistor 24. The source/drain terminal of the transistor 84 and the source/drain terminal of the transistor 86 may be coupled to the source/drain terminal of the transistor 88 as well as to the gate of the floating PMOS transistor 24. The source/drain terminal of the floating PMOS transistor 24 may be coupled to the source/drain terminal of the transistor 26. The gate of the transistor 92 is generally coupled to the source/drain terminal of the transistor 24, the source/drain terminal of the transistor 100, the source/drain terminal of the transistor 102 and may be presented to the input of inverter 104. The gate of the transistor 92 presents the output OUTB. The inverter 104 presents an output OUT. The gate of the transistor 102 is generally also coupled to the output OUT. The source/drain terminals of the transistors 96, 26, 100 and 102 are generally coupled to ground. The two source/drain terminals of the transistor 96 are generally coupled together. 
     The transistor 102 and the inverter 104 may provide a hysteresis option in the final stage of the input buffer 10. The transistor 80 and the resistor 82 may provide filtering of the reference line 28. 
     Referring to FIG. 4, a diagram illustrating the rise times of the input buffer 10 as compared to an otherwise identical circuit substituting a CMOS inverter for the floating PMOS transistor and reference &#34;mirror&#34; circuit is shown. Three voltage traces (i.e 3V, 5V and 7V) are shown. Each trace shows both the previous approach and the present invention labeled as, for example, OUT 3V (for the previous approach) and OUT 3V NEW (for the present invention). 
     Referring to FIG. 5, a diagram illustrating the fall times of the input buffer 10 as compared to the previous approach is shown. Similar to FIG. 4, three voltage traces (i.e 3V, 5V and 7V) are shown. Each trace shows both the previous approach and the present invention labeled as, for example, OUT 7V (for the previous approach) and OUT 7V NEW (for the present invention). 
     The following TABLE 1 provides a tabular summary of the rise and fall times over various operating voltages of the previous approach shown in FIG. 4 and FIG. 5: 
     
                       TABLE 1______________________________________Vcc       3 V         5 V         7 V______________________________________tplh       337 ps     693 ps      1.09 nstphl      1.42 ns     667 ps       250 ps______________________________________ 
    
     Tplh represents the low to high level propagation delay (i.e the time necessary for the transition between a low state and a high state). Tphl represents the high to low level propagation delay (i.e the time necessary for the transition between a high state and a low state). 
     The following TABLE 2 provides a tabular summary of the rise and fall times over various operating voltages of the input buffer 10 as shown in FIG. 4 and FIG. 5: 
     
                       TABLE 2______________________________________Vcc       3 V         5 V         7 V______________________________________tplh       405 ps     705 ps      848 pstphl      1.00 ns     563 ps      647 ps______________________________________ 
    
     When comparing the propagation delay times of the circuit 10 to the previous approach, the longest propagation delay on either the rising edge or the falling edge generally controls the overall performance. For example, the rising edge delay for the 3V trace for the previous approach is generally 337 ps while the rising edge delay for the circuit 10 is generally 405 ps. However, these rising edge delays have no significance because the falling edge delays are longer in both the previous approach, which is generally shown as 1.42 ns, and the circuit 10, which is generally shown as 1.00 ns. The circuit 10 provides an improvement of (i.e shorter delay) 0.42 ns or 420 ps. As a result the overall delay is generally decreased, which generally provides a performance enhancement over the previous approach. 
     Referring to FIG. 6, a diagram illustrating the trip and switch of the present invention is shown. Three voltage traces (i.e 4.5V 5.0V and 5.5V) are shown. 
     While the invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.