Abstract:
A method is described what includes providing a substrate having a first trench and a second trench. An epitaxy material (crystalline material) is formed in the first trench and in the second trench. The top surface of the epitaxy material in the first trench is noncollinear with a top surface of the epitaxy material in the second trench. An amorphous semiconductor layer is formed on the crystalline material. Subsequently, the amorphous layer is converted, in part or in whole, into the crystalline semiconductor material. In an embodiment, a planarization process after the conversion provides crystalline regions having a coplanar top surface.

Description:
CROSS REFERENCE TO RELATED APPLICATIONS 
       [0001]    The present application is a continuation of U.S. Utility Application Ser. No. 12/900,895 filed on Oct. 8, 2010, attorney docket number 2010-0648/24061.1567, the entire disclosure of which is incorporated herein by reference. 
     
    
     BACKGROUND 
       [0002]    The semiconductor integrated circuit (IC) industry has experienced rapid growth. Technological advances in IC materials and design have produced generations of ICs having smaller and higher performing circuits than previous generations. One such advancement is the recognition of materials having higher hole mobility than that of silicon. Therefore, there is a desire to replace silicon as the p-channel material for future CMOS generations (e.g., technology nodes). 
         [0003]    This desire to have a high mobility p-channel material must be balanced with the need and/or desire to maintain silicon substrates as a fabrication vehicle. Furthermore, silicon-based peripheral circuitry such as, I/O and ESD devices, are often desired. However, due to the lattice mismatch of the higher hole mobility p-channel material and silicon, integrating the materials can be challenging. 
         [0004]    Thus, what is desired is a device and method of forming thereof that includes a low-defect, high hole mobility material disposed on a substrate (e.g., silicon wafer). 
     
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
         [0005]    Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is emphasized that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion. 
           [0006]      FIG. 1  is a flowchart of an embodiment of a method of fabricating a semiconductor device according to one or more aspects of the present disclosure. 
           [0007]      FIGS. 2-8  illustrate embodiments of semiconductor device according to one or more steps of the method of  FIG. 1 . 
       
    
    
     DETAILED DESCRIPTION 
       [0008]    It is to be understood that the following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. Moreover, the formation of a first feature over, on, abutting, etc, a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed interposing the first and second features, such that the first and second features may not be in direct contact. Similarly, the formation of a feature on a substrate may include formation of a feature on or in one or more layers formed on a substrate. Various features may be arbitrarily drawn in different scales for simplicity and clarity. 
         [0009]    Illustrated in  FIG. 1  is an embodiment of a method  100  of fabricating a semiconductor device.  FIGS. 2-8  are embodiments of an exemplary semiconductor device at various stages of fabrication according to the method  100  of  FIG. 1 . It should be understood that the embodiments described herein are exemplary only and not intended to be limiting. 
         [0010]    The method  100  begins at block  102  where a substrate is provided. The substrate may be a semiconductor substrate. In an embodiment, the substrate is silicon in a crystalline structure. Other exemplary materials include other elementary semiconductors such as germanium, or compound semiconductors such as, silicon carbide, gallium arsenide, indium arsenide, and indium phosphide. The substrate may be a silicon-on-insulator (SOI) substrate. Referring to the example of  FIG. 2 , a semiconductor device  200  including a semiconductor substrate  202  is illustrated. In an embodiment, the substrate  202  is silicon in a crystalline structure. 
         [0011]    The method  100  then proceeds to block  104  where one or more isolation regions are formed on the substrate. The isolation regions may be trench isolation features such as shallow trench isolation (STI) features. The STI features may be formed by etching apertures in the substrate using processes such as reactive ion etch (RIE) after photolithography patterning, and/or other suitable processes. The apertures may then be filled with an insulator material, such as an oxide. In an embodiment, the process includes conformal low-pressure chemical vapor deposition (LPCVD) of oxide to fill the apertures, and continues with a chemical mechanical polish (CMP) process to planarize the oxide. Other suitable processes may be used in addition and/or in lieu of those described. 
         [0012]    Referring to the example of  FIG. 2 , a plurality of STI features  204  are illustrated. As illustrated, the STI features  204  may have different widths. Numerous other embodiments are possible depending on the desired design and configuration of the resultant device. The STI features  204  may define isolation regions of a semiconductor device  200  that interpose active regions. One or more functional devices may be subsequently formed on the active regions such as, n-type field effect transistors (NFET) and p-type field effect transistors (PFET). 
         [0013]    The method  100  then proceeds to block  106  where one or more trenches are formed on the substrate. The trenches may be formed by performing etching processes to remove substrate material adjacent and/or interposing the shallow trench isolation features, described above with reference to block  104 . The trenches may be formed by dry etching, vapor HCl etching, and/or other suitable etching processes. In an embodiment, the trenches are defined by the isolation region (e.g., bounded by the sidewall of an STI structure). In an embodiment, the trench depth is between approximately 50 and approximately 200 nm, by way of example and not intended to be limiting. 
         [0014]    Referring to the example of  FIG. 3 , a device  300  illustrates trenches  302  and a trench  304  formed in the substrate  202  adjacent to and interposing the STI features  204 . It is noted that the trench  304  is greater in width than the trenches  302 . The trenches  302  and  304  are defined by the sidewalls of the STI features  204 . 
         [0015]    The method  100  then proceeds to block  108  where an epitaxy region (or epitaxial layer or epi layer) is formed on the substrate. The epitaxy region includes epitaxially-grown (epi) semiconductor material. The epitaxially-grown semiconductor material is a monocrystalline in structure (referred to herein as crystalline). In an embodiment, the epitaxy region includes germanium. In an embodiment, the epitaxy region is germanium in crystalline structure (crystalline germanium). Other exemplary compositions include other III-V materials such as InP, InGaAs, InAs, combinations thereof, and/or other suitable materials. The epitaxy region may be formed using processes such as vapor phase epitaxy (VPE), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), and/or other suitable processes. The epitaxy regions may be doped, or undoped, during formation. In an embodiment, the epitaxially-grown semiconductor material includes a different composition (e.g., at least one different element) than the substrate. For example, in an embodiment, the epitaxially-grown material is germanium and the substrate is silicon. 
         [0016]    The epitaxially-grown material may be selectively grown or formed in the trench(es) formed in block  106 , described above. In an embodiment, the epitaxy region is formed in situ with etching the trenches. The epitaxy region may completely or partially fill the trenches, as further discussed below. The epitaxy region may be less than approximately 1 μm in thickness. 
         [0017]    Referring to the example of  FIG. 4 , illustrated is a device  400 , at a subsequent phase of fabrication. The device  400  includes epitaxy regions  402  and  404 . In an embodiment, the epitaxy regions  402  and  404  include germanium in a crystalline structure. In an embodiment, the epitaxy regions  402  and  404  are undoped germanium. It is noted the epitaxy region  404  does not completely fill the trench  304 , while the epitaxially grown material of the epitaxy region  402  overfill the trenches  302 . 
         [0018]    It may be disadvantageous to grow the epi material in the trenches such that all trenches on the substrate are completely filled. First, this requires extensive epi growth (e.g., 500 nm or 1 micron). Furthermore, this may provide a highly non-planar surface of the substrate due to the loading effects of the trench sizes and configuration. For example, the relatively narrow trenches will be vastly overfilled. This may lead to large variations in within-wafer uniformity. Specifically, a non-planar surface may cause issues in subsequent processes such as chemical mechanical polishing (CMP). This may further cause large differences in epi layer height after CMP processing. One or more of these issues are remedied by embodiments described herein. 
         [0019]    Referring again to  FIG. 1 , the method  100  then proceeds to block  110  where an amorphous layer is deposited overlying the epitaxy region(s). The amorphous layer may be a semiconductor material having a disordered atomic structure (as opposed to crystalline structure). The amorphous layer may have the same elemental composition as the epitaxy region, described above with reference to block  108  of the method  100 , but have a different atomic structure (e.g., ordered, disordered). In an embodiment, the amorphous layer is amorphous germanium. Other exemplary compositions include III-V materials such as InP, InGaAs, InAs, combinations thereof, and/or other suitable materials. The amorphous layer may be a substantially self-planarizing layer. In an embodiment, the thickness of the amorphous layer applied is determined based on the topography of the underlying substrate and trenches. The thickness may be such that a substantially planar surface is formed. In an embodiment, the thickness of the amorphous layer is less than approximately 1 μm. In an embodiment, the amorphous layer has a thickness of between approximately 200 and approximately 500 nm, by way of example and not intended to be limiting. The amorphous layer may be formed using chemical vapor deposition (CVD), plasma-enhanced CVD (PECVD), and/or other suitable processes. 
         [0020]    Referring to the example of  FIG. 5 , a device  500 , at a subsequent stage of fabrication, is illustrated. The device  500  includes an amorphous layer  502  overlying the epitaxy regions  402  and  404 . In an embodiment, the amorphous layer  502  is amorphous germanium (a-Ge). In an embodiment, the amorphous layer  502  is a-Ge, the epitaxy regions  402 ,  404  are germanium in crystalline structure (c-Ge). In a further embodiment, these germanium regions are disposed on a crystalline silicon substrate. 
         [0021]    The method  100  then proceeds to block  112  where an anneal is performed on the substrate. The anneal may be a low-temperature or medium-temperature anneal. In an embodiment, the anneal may be between approximately 400 and 500 C for an embodiment growing a germanium region, however, numerous other embodiments are possible. The anneal may include a solid phase epitaxy process. In an embodiment, the anneal is a solid phase epitaxial regrowth (SPER) anneal. The anneal converts a portion of the amorphous layer to crystalline material. In other words, the epitaxy regions act as a seed for the crystalline growth (or regrowth) or arrangement of portions of the amorphous layer. In an embodiment, SPER occurs for a crystalline material at 40-50% of the melting temperature without substantial self-diffusion of the elements. 
         [0022]    Referring to the example of  FIG. 6 , a device  600  is illustrated at a subsequent phase of fabrication. The device  600  includes a crystalline region which has grown is size on account of the anneal. The crystalline regions, previously illustrated as epitaxy regions  402  and  404 , are illustrated as post-anneal crystalline regions  602  and  604 . The crystalline regions  602  and  604  are greater in volume and/or depth than the epitaxy regions  402  and  404 . The crystalline region  602  completely fills the associated trench. The crystalline regions  602  and  604  include a first portion (denoted above as epitaxy regions  402  and  404 ) grown by an epitaxy process, and a second portion created by the anneal driven conversion of amorphous material to crystalline material. In an embodiment, the amorphous layer  502  is amorphous germanium, which is converted into crystalline germanium to form portions of the crystalline regions  602  and  604 . 
         [0023]    The method  100  then proceeds to block  114  where a chemical mechanical polish (CMP) process is performed on the substrate. The CMP process may planarize the substrate removing unreacted (e.g., still amorphous) portions of the amorphous layer. In embodiments, the CMP process may also remove portions of the crystalline region(s), for example, which overfill a trench. The portions of the crystalline regions may be used to form devices including PFETs, NFETS, finFETs, and the like. For example, a channel of a device may be disposed in the crystalline regions. Referring to the example of  FIG. 7 , a device  700  is illustrated, which includes a surface  702  having been created by a CMP process. A plurality of crystalline regions  704  and  706  are disposed on the substrate, with interposing STI features  204 . The crystalline regions  704  may form a portion of an active device such as a fin of a finFET. The crystalline regions  706  may form an active region where one or more devices (e.g., PFET) are formed. 
         [0024]    The method  100  then proceeds to block  116  where the isolation regions are etched. The isolation regions may be etched such that the single crystalline regions (e.g., epitaxially grown and/or converted by anneal) form raised elements on the substrate. In an embodiment, block  116  is omitted. Referring to the example of  FIG. 8 , illustrated are raised elements  802  and  804  of the device  800 . The raised elements  802  and  804  include crystalline material. As described above, in an embodiment, the raised elements  802  and/or  804  include crystalline germanium. The raised elements  802  and/or  804  may provide active regions where a device, e.g., a PFET, or portion thereof may be formed. In an embodiment, the raised elements  802  provide fins of a finFET device. In an embodiment, the raised element  804  provides an active region where one or more devices may be formed. In an embodiment, a channel of a device (e.g., PFET, FinFET) is formed in the raised elements  802  and/or  804 . The regions  802  and/or  804  may have substantially vertical sidewalls. 
         [0025]    It is understood that the method  100  may continue with a CMOS process flow to form various structures and features such as gate structures, spacer elements, source/drain regions, silicide features, contact etch stop layers (CESL), additional inter-level dielectric (ILD) layers, contact/vias, interconnect layers, metal layers, dielectric layers, passivation layer and so forth. Various layers of a multiple layer interconnect (MLI) may be formed on the substrate to connect the various features described above. 
         [0026]    Specifically, a gate structure may be formed on the crystalline regions such as  704  and  706 . In an embodiment, the gate structure is a multigate structure, e.g., a finFET device. The gate structures may include a gate dielectric layer and a gate electrode layer. The gate dielectric layer may include a dielectric material such as silicon oxide, silicon nitride, silicon oxynitride, dielectric with a high dielectric constant (high k), and/or combinations thereof Examples of high k materials include hafnium silicate, hafnium oxide, zirconium oxide, aluminum oxide, hafnium dioxide-alumina (HfO 2 —Al 2 O 3 ) alloy, or combinations thereof. The gate electrode may include polysilicon, a metal composition such as, Cu, W, Ti, Ta, TiN, TaN, NiSi, CoSi, combinations thereof, and/or other suitable materials. 
         [0027]    In summary, the methods and devices disclosed herein describes methods of forming a crystalline material on a semiconductor substrate. In doing so, the present disclosure offers several advantages over prior art devices. Advantages of some embodiments of the present disclosure include formation of a high-quality, low-defect rate crystalline material on a substrate. In an embodiment, this allows for formation of a high-mobility channel material on a silicon substrate. For example, a high-mobility channel material such as germanium may be co-integrated on a silicon substrate (wafer) with silicon based periphery devices (I/O, ESD). The high-mobility channel material may be used as a fin of finFET device disposed on a silicon substrate or channel of an active device. Embodiments of the present disclosure may improve within wafer uniformity, including of the crystalline layers created. One or more of these embodiments provide improved CMP conditions. Additionally, the crystalline material formed may be low-defect having no holes or other defects between merging layers that may be found during large epitaxial overgrowth of typical processes. It is understood that different embodiments disclosed herein offer different disclosure, and that they may make various changes, substitutions and alterations herein without departing from the spirit and scope of the present disclosure. 
         [0028]    Thus, provided is an embodiment of a method which includes providing a semiconductor substrate and forming a trench on the semiconductor substrate. An epitaxy region is grown in the trench. An amorphous layer is then formed overlying the epitaxy region (e.g., with an interface to the epitaxy region). The semiconductor substrate including the amorphous layer is annealed. 
         [0029]    In one example, a first and a second isolation region define the trench. In some embodiments, the method further includes performing a chemical mechanical polish (CMP) after annealing the semiconductor substrate. In an embodiment, the anneal is a solid phase epitaxy regrowth anneal. The SPER anneal may convert a portion of the amorphous layer overlying the epitaxy region to a crystalline structure substantially similar to the epitaxy region. 
         [0030]    In one example, the semiconductor substrate has a first composition (e.g., Si) and the epitaxy region has a second composition different than the first composition (e.g., Ge). In some embodiments, forming the trench includes forming a first and a second shallow trench isolation (STI) feature in the substrate and removing a portion of the substrate interposing the first and second STI features to form a trench. 
         [0031]    In another embodiment, a method is described, which includes providing a substrate having a first trench and growing an epitaxy material in the first trench, wherein the epitaxy material is a crystalline semiconductor material. An amorphous semiconductor layer is formed on the epitaxy material. The substrate is then annealing to convert a portion of the amorphous semiconductor layer into the crystalline semiconductor material. 
         [0032]    In one example, the epitaxy material is germanium and the amorphous semiconductor layer is germanium. In a further embodiment, the substrate is silicon. The anneal may be a solid phase epitaxy region regrowth (SPER) anneal. In one example, the portion of the amorphous semiconductor layer that is converted to the crystalline material is disposed in the first trench. In some embodiments, the substrate includes a second trench having a different width than the first trench. 
         [0033]    In one example of the embodiment, the method includes growing the epitaxy material in a second trench concurrently with growing the epitaxy material in the first trench. The epitaxy material may completely fill the second trench. 
         [0034]    In yet another embodiment, a method is described that includes providing a semiconductor substrate having a trench and filling a first portion of the trench with a crystalline material. A second portion of the trench is filled with an amorphous semiconductor material. The semiconductor substrate including the amorphous semiconductor layer and the crystalline material is annealed to convert the amorphous semiconductor layer filling the second portion of the trench to the crystalline material. Thereafter, the amorphous semiconductor layer overlying the second portion of the trench (e.g., the unconverted material) is removed. 
         [0035]    In one example, a channel of a device is formed in a region including the crystalline material. In another example, a finFET device is formed on the semiconductor substrate, wherein a fin of the finFET device includes the first and second portions of the trench. In certain embodiments, removing the amorphous semiconductor layer includes chemical mechanical polish. The method may further include etching material surrounding the trench to form a raised element including the crystalline material.