Abstract:
An arrangement for determining the starting instant t o  of the leading edge of a received high-frequency pulse signal V of the form 
     
       V=A.(t-t.sub.o).sin 2πFt, 
     
     where 
     V is the instantaneous voltage, 
     A is the slope (which is unknown) of the leading edge, 
     t is the time, and 
     F is the frequency. 
     The arrangement includes delay means for delaying the received pulse by a period of time equal to k/2F (where k is an integer) and for thus producing a second pulse signal V R  of the form 
     
       V.sub.R =A.(t-t.sub.o -(k/2F)).sin 2π[F(t-(k/2F))] 
     
     The pulse signals are applied to calculating means which determines t o  by performing the calculation ##EQU1##

Description:
BACKGROUND OF THE INVENTION 
     The present invention relates to an arrangement for determining the starting instant of the leading edge of a received high-frequency pulse V of the form: 
     
         V=A.(t-t.sub.o).sin 2π Ft                               (t&gt;t.sub.o) 
    
     where: 
     V is the instantaneous voltage 
     A is the slope (which is unknown) of the leading edge 
     t is the time 
     F is the frequency. 
     Arrangements of this type can be used with particular advantage in the field of radio navigation, for which use reference is made to the article in the periodical ALTA FREQUENZIA, entitled: &#34;A New Technique for the Precision DME of Microwave Landing System&#34; by CHIARINE et al, published in volume LI No. 5, September-October 1982. In this article mention is made, in paragraph 4, of an arrangement of the type defined in the opening paragraph. To have this arrangement function correctly, the following requirements must be satisfied: 
     the pulse must be detected in accordance with a linear law so as to respect the linearity of the slope of the leading edge; 
     and the frequency of the pulse before detection must be high. 
     Actually, in the intended field of application, the duration of the linear portion of the leading edge does not exceed 300 ns, while the required precision is approximately 30 ns. In order to obtain this precision, the period of the high frequency must be less than 30 ns, that is to say it must have a frequency exceeding 30 MHz. This makes impossible the otherwise advantageous technique of effecting the second frequency change, and consequently passing from the first intermediate frequency (63 MHz) to the customary second frequency (10 MHz). 
     SUMMARY OF THE INVENTION 
     The invention has for its object to provide an arrangement for determining the instant at which the leading edge of a high-frequency pulse starts, for which the above requirements do not hold. To that end, the arrangement is characterized in that it comprises delay means for delaying the received pulse by a time equal to k/2F (where k is an integer) and for thus producing a second pulse V R  of the form: ##EQU2## and a calculating circuit for calculating the instant t o  by effecting the following calculation: 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     The following description, given by way of non-limitative example with reference to the accompanying drawing figures will make it better understood how the invention can be put into effect: 
     FIG. 1 shows a circuit diagram of an arrangement according to the invention; 
     FIGS. 2 and 3 show the shape of the leading edge of the pulse at 63 MHz and at 10 MHz, respectively; 
     FIG. 4 shows a first embodiment of an arrangement according to the invention; 
     FIG. 5 shows a second embodiment of the arrangement according to the invention; 
     FIG. 6 shows a third embodiment of the arrangement according to the invention; 
     FIG. 7 shows a circuit diagram of another arrangement according to the invention. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     In FIG. 1, reference numeral 1 denotes an aerial which receives the wave whose carrier frequency is of the order of GHz. After a first frequency change obtained by means of a first mixer 2, which cooperates with a first local oscillator 3, an intermediate frequency of 63 MHz is obtained. FIG. 2 shows the shape of the leading edge having a duration of 300 ns of a pulse at the output of the mixer 2. After the pulse has been conveyed through an amplifier 4, a second frequency change of 10 MHz is obtained by means of a second mixer 12, which cooperates with a second local oscillator 13 which is followed by a selective amplifier 14. The shape of the leading edge is shown in FIG. 3. 
     With the above-described arrangement the instant t o  is determined from the pulse recovered at the end of the first frequency change where the signals to be processed are fast; therefore the invention has for its object to provide an arrangement for which the instant t o  is determined by signals recovered at the end of the second frequency change where the signals to be processed are slower. The leading edge of this pulse may be written as: 
     
         V=A(t-T.sub.o)·sin 2π Ft                       (t&gt;T.sub.o) (1) 
    
     where 
     V is the instantaneous voltage 
     A is the slope (which is unknown) of the leading edge 
     t is the time and 
     F is the frequency (here 10 MHz). 
     According to the invention, the arrangement 50 for determining the instant t o  at which the leading edge of a high-frequency pulse starts comprises a delay circuit 51 for delaying the received pulse by a time equal to k/2F (where k is an integer) and for thus producing a second pulse V R  of the form: ##EQU4## and a calculating circuit 52 for calculating the instant t o  by means of the calculation: ##EQU5## 
     To prove the equation (3) it should be noted that: ##EQU6## and that the relation (1) gives: ##EQU7## 
     Preferably, k=2 is opted for, so that (3) is then written as: ##EQU8## 
     FIG. 4 shows an embodiment of the arrangement 50 in accordance with the invention. This embodiment comprises two analog-to-digital converters 60 and 61 for converting the signals V and V R , respectively, at the output of the delay circuit 51. The digital outputs of these converters 60 and 61 are connected to buffer registers 62 and 63. A clock 70 continuously applies incrementation signals to a time counter 72 which thus gives an indication of the time &#34;t&#34;. The parallel outputs of the counter 70 are also connected to a buffer register 74. The registers 62, 63, and 74 comprising load control means connected to a wire L in  serve as an interface for the calculation circuit 52, which is constituted by a microprocessor calculating assembly 80. The parallel outputs of the registers 62, 63, and 74 are connected to the line BUSD of the microprocessor 80. A buffer register 83 whose parallel inputs are also connected to the line BUSD has for its object to store the value t o  to be determined. The microprocessor also comprises a line BUSA for conveying the address codes; thus, each register 62, 63, 74 can be selected to be read in a manner not shown; however, a specific code has been assigned so as to ensure that the load commands (wire L in ) of the registers 62, 63 and 74 are energized simultaneously. This is accomplished by means of a decoder 85. Another code transmitted through a wire L out  allows loading of the register 83. To trigger the calculated operation indicated by formula (4), a signal appearing at the input IRQ of the microprocessor 80 is awaited. This signal is produced by a comparator 86 which is followed by a second delay circuit producing a delay of 1/4 F, denoted by reference numeral 87; this comparator uses an active signal from the moment voltage V passes through zero. The delay circuit 87 ensures that the signals V and V R  have an amplitude near the maximum level when the signal is applied to the input S of a bistable trigger circuit 88 of the RS type. The signal at the output Q of this trigger circuit 88 is applied to the input IRQ of the microprocessor 80. On receipt of this signal, the interrupt program is perfomed. The registers 62, 63 and 74 are loaded simultaneously and the calculating operation defined by formula (4) is performed; the result is thereafter loaded into the register 83. It will be obvious that several calculations can be executed. To that end, the registers 62, 63 and 74 are loaded several times and the value which is ultimately stored in the register 83 is the mean value of all these calculations. The interrupt program can then by started by read sequences of the registers 62, 63 and 74 and the calculation will only be effected for the highest values contained in the registers 62 and 63. At the end of the calculating operations, an address code is generated which, decoded by the decoder 85, causes a reset-to-zero signal to appear at the input R of the bistable trigger circuit 88. 
     FIG. 5 shows a further embodiment, components corresponding to those shown in the preceding Figures having been given the same reference numerals. This embodiment comprises a single analog-to-digital converter 90. The clock 70 also applies incrementation signals to the time counter 72. The data at the output of the converter 90 and at the output of the counter 72 are stored in a memory 95 of the first-in, first-out type (FIFO memory). Storing these data is effected at the rate of the output signal of an AND-gate 96, which receives a clock signal at the first of its inputs and the output signal Q of a RS-type bistable trigger circuit 97 at its other input. This bistable trigger circuit 97 is set to the &#34;1&#34; or &#34;0&#34; state under the control of the microprocessor 80 for which purpose two different code addresses are used. These codes are transmitted via the bus BUSA to an address decoder 98 which via two wires SW and RR, supplies the codes for setting the bistable triggering circuit to the &#34;1&#34; state and the &#34;0&#34; state, respectively. 
     In this example, the frequency of the clock 70 is chosen such that after dividing the frequency it is possible to obtain a frequency which is a multiple (for example 10 times) of the frequency F (that of the intermediate frequency). This is the signal having a period 1/10F, which is applied to the first input of the gate 96. The output signal of a comparator 99 is used to trigger the microprocessor; this signal, which is applied to the input IRQ of the microprocessor, is not produced until the signal at the (+) input of the comparator connected to the output of the amplifier 14 exceeds a threshold value V S  at the (-) input. 
     From the moment an active signal is applied to the input IRQ, the processing operation starts by storing in the memory 95 the data at the output of the analog-to-digital converter 90 and of the time counter 72; to that end the bistable triggering circuit 97 is set to the &#34;1&#34; state to enable this recording operation at the rate of the clock 70. After this write phase, the data stored in this memory 95 are processed. An active signal then appears on the wire RR, which sets the bistable triggering circuit 97 to the &#34;0&#34; state, thus blocking the gate 96 and making the first stored data available at the output of the memory 95. The operation defined by the formula (4) is then effected in accordance with the above-specified criteria and the value found is loaded in the register 83. Although the data are spaced in time by 1/10 F, the calculations are effected for the pairs of values spaced by 1/F. 
     The embodiment shown in FIG. 6 allows analog-to-digital conversions at a rate which is much slower than in the embodiment shown in FIG. 5. For that purpose, it comprises two converters 90&#39; and 90&#34;; the former is connected directly to the output of the amplifier 14, the latter to the output of a delay circuit 100, which produces a time delay of the order of 1/4F. The input of this circuit is also connected to the output of the amplifier 14. A comparator 101 is connected to the input of the circuit 100. The data at the outputs of the converters 90&#39; and 90&#34; and at the output of the counter 72 are stored by means of active signals at the output of the gate 96. Although the assembly is similar to that of FIG. 5, the rate of the signals is here 1/F. The microprocessor is triggered from the moment the voltage at the input of the circuit 100 exceeds the value V S . This operation starts by storing different data during 300 ns in the memory 95&#39;, which has a much smaller capacity than the memory 95. Thereafter the sequence of values supplied by one of the converters 90&#39; and 90&#34; is selected, namely the one which produces the highest values, and the calculation is then effected. This calculation must of course take the delay 1/4F produced by the circuit 100 into account, provided it is the opted for sequence supplied by the converter 90&#34;. 
     Within the scope of the invention, it is possible to use different delays of k/F such as are produced by the circuit 51. In that case a second delay circuit must be provided. Thus, in FIG. 7, two delay circuits 51&#39; and 51&#34; are shown which produce respective different delays α and β. The output signals of these circuits 51&#39; and 51&#34; are designated V.sub.α  and V.sub.β, respectively, the input signal is denoted by V; then it is written that: 
     
         V=A.(t-t.sub.o).sin 2π Ft                               (5) 
    
     
         V.sub.α=A.(t-t.sub.o -α).sin 2π F(t-α) (6) 
    
     
         V.sub.β=A.(t-t.sub.o -β).sin 2π F(t-β)   (7) 
    
     In that case the calculating circuit 52&#39; must perform the operation: ##EQU9##