Abstract:
The disclosure concerns a method for etching a PVD deposited barium strontium titanate layer, wherein a non-ionic surfactant at a concentration between 0.1 and 1 percent is added to an acid etching solution.

Description:
BACKGROUND 
       [0001]    1. Technical Field 
         [0002]    The present disclosure relates to a method of etching a ferroelectric material. It more specifically relates to a method for etching a barium strontium titanate layer (BST), used in the fabrication of tunable capacitors. 
         [0003]    2. Description of the Related Art 
         [0004]    In some specific structures, there is a need for the fabrication of tunable capacitors, the capacitance of which varies as a function of the applied voltage. To manufacture such capacitors, it has been proposed to use barium strontium titanate, (BaSr)TiO3, or BST, as a dielectric. 
         [0005]      FIG. 1A  shows such a capacitor during an intermediate manufacturing step. On a substrate  1  is formed a metallic layer  3 , generally of platinum. On this layer, a BST layer  5  has been deposited, itself covered with a photoresist  7 , in which an opening  8  has been formed by photolithography at the position where it is desired to form an opening  9  in the BST layer. 
         [0006]      FIG. 1A  shows the structure after photolithography  20  of layer  7  and etching of layer  5 .  FIG. 1B  is a top view of the structure at this step. The etching of the BST layer is conventionally performed using an acid etching solution of hydrofluoric acid and nitric acid. It can be noticed that the etching of the BST layer  5  suffers from several drawbacks. Firstly, the etching extends relatively far laterally under the photoresist layer  7 . The lateral etching may extend under layer  7  by up to five times the thickness of the BST layer. Secondly, this lateral etching is irregular, as shown in  FIG. 1B , and some cracks  10  extend from the edge of the opening  9  into the BST layer. These cracks are responsible for infiltrations and may damage the dielectric properties of the BST layer where they appear. As a result, a capacitor manufactured in this way does not present desired characteristics. 
       BRIEF SUMMARY 
       [0007]    One embodiment of the present disclosure is solves at least one of the drawbacks of the conventional methods of etching a BST layer. 
         [0008]    A more specific embodiment of the present disclosure provides an etching solution providing a regular etching of a BST layer. 
         [0009]    One embodiment of the present disclosure provides a method for etching a PVD deposited barium strontium titanate (BST) layer, wherein a non-ionic surfactant at a concentration between 0.1 and 1 percent is added to an acid etching solution. 
         [0010]    According to an embodiment, the concentration of the surfactant is between 0.2 and 0.4 percent. According to an embodiment, the etching solution is an aqueous solution of hydrofluoric acid and nitric acid. 
         [0011]    According to an embodiment, the surfactant is alkylphenoxy-polyglycidol. According to an embodiment, the BST layer lies on a platinum layer. 
         [0012]    An embodiment of the present disclosure provides a tunable capacitor with a BST dielectric obtained by the above method. 
     
    
     
       BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS 
         [0013]    The foregoing and other features, aspects and advantages of the disclosure will become apparent from the following detailed description of embodiments, given by way of illustration and not limitation with reference to the accompanying drawings, wherein: 
           [0014]      FIG. 1A , previously described, illustrates schematically an etched BST layer; 
           [0015]      FIG. 1B , previously described, is a top view of the etched BST layer of  FIG. 1A ; 
           [0016]      FIG. 2A  illustrates schematically an etched BST layer; 
           [0017]      FIG. 2B  is a top view of the etched BST layer of  FIG. 2A . 
       
    
    
       [0018]    For clarity, the same elements have been designated with the same reference numerals in the different drawings, and furthermore, as is usual in the representation of semiconductor components, the various drawings are not to scale. 
       DETAILED DESCRIPTION 
       [0019]      FIG. 2A  is a cross section illustrating a tunable capacitor during an intermediate manufacturing step. On a substrate  1 , which is for example made of glass, sapphire, alumina, quartz or which is a silicon substrate covered with an isolating layer that constitutes the top layer of a structure, is formed a layer  3  of platinum that will form the lower electrode of the capacitor. On this layer, a sputtered BST film  5  has been formed by physical vapor deposition (PVD), itself covered with a photoresist layer  7 , in which an opening  8  has been formed by photolithography at the position where it is desired to form an opening  19  in the BST layer. 
         [0020]      FIG. 2A  shows the structure after photolithography of layer  7  and etching of layer  5 .  FIG. 2B  is a top view of the structure at this particular step. The etching of the BST layer has been performed by an acid etching solution that is a mixture of hydrofluoric acid and nitric acid in an aqueous solution, into which a non-ionic surfactant has been added. The surfactant is for example alkyl-phenoxy-polyglycidol, at a concentration between 0.1 and 1 percent, preferably between 0.2 and 0.4 percent by volume. The etching solution is for example obtained from a mixture of 1.6 liters of hydrogen fluoride (HF) solution at a concentration of 1 percent, 0.14 liter of HNO 3  solution at a concentration of 70 percent, and 26.25 liters of water. 
         [0021]    The lateral etching of the BST layer is regular, as shown schematically by  FIG. 2B , and the amount that this lateral etching of the BST layer extends under the photoresist layer  7  is roughly reduced by a factor  2  compared to the use of the same etching solution without surfactant. Additionally, no cracks  10  appear in the BST layer from the edge  19  of the opening formed in this BST layer. 
         [0022]    Moreover, the inventors observed that the addition of a surfactant in the acid etching solution has no influence on the etch rate of the BST layer compared to the use of the same etching solution without surfactant. It is considered that the conservation of the etch rate is related to the conservation of the acidity levels of the etching solution thanks to the non-ionic nature of the surfactant used. 
         [0023]    By conserving the BST etch rate as compared to the use of the same etching solution without surfactant, the man skilled in the art is able to re-use the know-how concerning the etching of the BST layer, while taking advantage of the benefits related to the method described herein. 
         [0024]    The improvement in the lateral etching (thinner and more regular) is attributed to the fact that the surfactant forms aggregates (for example micelles), that obstruct the edge of the etching area under the photoresist layer. 
         [0025]    For example, the dimensions of the opening in the photoresist layer may be chosen such that the opening in the BST layer is between several micrometers and several hundred micrometers across. 
         [0026]    The disclosure is subject to various modifications, in particular as regards the acids usable for the etching solution. Various surfactants can also be used. The metallic layer  3  that supports the BST layer and will form the lower electrode of the capacitor can be formed of a metal other than platinum. However, it will be noted that the disclosure specifically applies to BST layers deposited by PVD, and not to BST layers resulting from a solgel coating. Also, one skilled in the art will recognize that a top electrode (not shown) will be formed on the BST layer either before or after the etching of the BST layer. 
         [0027]    The various embodiments described above can be combined to provide further embodiments. These and other changes can be made to the embodiments in light of the above-detailed description. In general, in the following claims, the terms used should not be construed to limit the claims to the specific embodiments disclosed in the specification and the claims, but should be construed to include all possible embodiments along with the full scope of equivalents to which such claims are entitled. Accordingly, the claims are not limited by the disclosure.