Abstract:
A self-aligned TiN/TiSi 2  formation using N 2   +  implantation during a two-step annealing Ti-salicidation process is provided. The leakage currents of n +  /p junction diodes fabricated using this technology were measured to investigate the phenomena of Al spiking into Si-substrate. The measured reverse-bias leakage current of diode per unit junction area with Al/TiN/TiSi 2  contact is 1.2 nA/cm 2  at -5 Volts, which is less than all of reported data. Also it can sustain the annealing process for 30 min at 500° C. Thus, TiN formed with this technology process provides an effective barrier layer between TiSi 2  and Al for submicron CMOS technology applications.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the invention 
     This invention relates to integrated circuit MOS FET devices and more particularly to diffusion barriers for forming improved metallization interfaces on the surface of silicon containing materials including gate electrodes and source/drain regions in a MOSFET device. 
     2. Description of Related Art 
     As CMOS technology is scaled down to the deep-submicrometer scale for ULSI, use is made of a Ti-salicide layer formed by a two-step annealing process which has been shown as an excellent metal silicide to reduce sheet resistance in source/drain regions. See S. P. Muraka, &#34;Refractory silicides for integrated circuits,&#34; J. Vac. Sci Tech., vol. 17, pp. 775, (1980); C. K. Lau, Y. C. See, D. P. Scott, J. M. Bridges, S. A Perna, and R. D. Davies, &#34;Titanium disilicide self-aligned source/drain+gate technology,&#34; in IEDM Tech. Dig. (1982) p. 714; T. Okamoto, K. Tsukamoto, M. Shimizu. and T. Matsukawa, &#34;Titanium silicidation by halogen lamp annealing,&#34; J. Appl. Phys., vol. 57, p. 5251, (1985); and Michael E. Alperin, Thomas C. Hollaway, Roger A. Haken, Clayton D. Gosmeyer, Robert V. Kamaugh, and Walter D. Parmantle, &#34;Development of the self-aligned Titanium silicide process for VLSI applications,&#34; IEEE J. Solid-State Circuits. vol. 20, no. 1, p. 61, (1985.) 
     Also TiN is an effective diffusion barrier metal to prevent TiSi 2  morphology from agglomerating, and to retard junction spiking i.e., the aluminum (Al) in the contact hole interdiffuses into the Si-substrate during post thermal cycles. See M. Wittmer, &#34;TiN and TaN as diffusion barriers in metallizations to silicon semiconductor devices,&#34; Appl. Phys. Lett., vol. 36, p. 456, (1980); C. Y. Ting and M. Wittmer, &#34;Investigation of the Al/TiSi-2/Si contact system,&#34; J. Appl. Phys., vol. 54, p. 937, (1983); and S. W. Sun, J. J. Lee, B. Boeck, and R. L. Hance, &#34;Al/W/TiN x  /TiSiy/Si barrier technology for 1.0 μm contacts,&#34; IEEE Electron Device Lett. vol. 9, p. 71, (1988). 
     In the past, many technologies to form self-aligned TiN/TiSi 2  structures have been reported. See Hiroko Kaneko, Mitsumasa Koyanagi, Shinji Shimizu, Yukiko Kubota, and Seigo Kishino, &#34;Novel submicrometer MOS devices by self-aligned nitridation of silicide,&#34; IEEE Trans. Electron Devices, vol. 33. no. 11. p. 1702 (1986); Y. H. Ku, E. Luis, D. K. Shih, S. K. Lee. D. L. Kwong, and N. 8. Alvi, &#34;Stable, self-aligned TN x  O y  /TiSi 2  contact formation for submicron device applications,&#34; Appl. Phys. Lett., vol. 50, no. 22. p. 1598, (1987); M. F. C. Willemsen, A. E. T. Kuiper, A. H. Reader. R. Hokke. and J. C. Barbour, &#34;In situ investigation of TiN formation on top of TiSi 2 ,- J. Vac. Sci. Tech., vol. B6, no. 1, p. 53, (1988); Avid Kamgar, F. A. Baiocchi. A- B. Emerson, T. T. Sheng, M. 1. Vasile, and Richard W. Haynes. &#34;Self-aligned TiN barrier formation by rapid thermal nitridation of TiSi 2  in ammonia.&#34; J. Appl. Phys., vol. 66. no. 6., p. 2395 (1989). However, the only one film formed by naked TiSi 2  nitrided at high temperature in these technologies showed poor uniformity. 
     Recently, a thermally stable, uniform TiN formation process using N +  implantation was reported by A. Nishiyama, Y. Akasaka, Y. Ushiku. K. Hishioka, Y. Suizu, and M. Shiozaki, &#34;A thermally stable salicide process using N 2  implantation into TiSi 2 ,&#34; in IEEE VMIC Conference, p. 310, (1990). But the leakage current of an n +  /p junction diode employed in this process was one order larger than that of diode without N +  implantation. 
     U.S. Pat. No. 5,397,744 of Sumi shows the use of N 2  ion implanted into TiN to form an alpha Ti in a different type of a process. 
     SUMMARY OF THE INVENTION 
     With this invention, as contrasted to Nishiyama et al a novel self-aligned TiN formation process leads to reduced leakage current is provided. In addition, the application of this technology on 0.8 μm MOSFET devices is illustrated. The addition of N 2   +  implant before Ti-salicide formation further reduces junction leakage and improve transistor current drive. 
     A method for fabricating a semiconductor device having a silicon containing material to which a metal contact is to be made comprises forming a blanket layer of titanium on the device; performing a first rapid thermal annealing process on the device in a nitrogen gas atmosphere to convert the titanium layer into reaction products of titanium with the substrate and with the nitrogen, etching the device to remove titanium and titanium nitride from the device, ion implanting nitrogen ions into the device, and performing a second heating the device rapid thermal annealing process on the device. 
     Preferably,the first rapid thermal anneal is performed at about 680° C. for about forty seconds and the second rapid thermal anneal is performed at about 920° C. for about forty minutes. 
     Preferably, the device is annealed in the first anneal for about forty seconds producing combinations and compounds of titanium, nitrogen and oxygen, generally defined by TiN x  O y  where x and y are integers, over portions of the device an titanium silicide over silicon containing portions of the device. 
     Preferably, nitrogen ions comprise  28  N 2   +   molecular ions implanted with a dose of about 1×10 16  ions/cm 2  at an energy between about 20 KeV and about 50 KeV. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     The foregoing and other aspects and advantages of this invention are explained and described below with reference to the accompanying drawings, in which: 
     FIG. 1 shows curves of sheet resistance of TiN/TiSi 2  bilayer before and after annealing as a function of N 2   +  energy implanted into C49 or C54 Ti-salicide with a dose of 1×10 16  ions/cm 2 . 
     FIG. 2 shows RBS spectra of TiN/TiSi 2  /Si and TiSi 2  /Si structures formed with,and without N 2   +  implanted into C49 TiSi x  and followed by 920° C., 40 min annealing. 
     FIG. 3 shows leakage currents of the reverse biased n+/p junction diodes with a junction area of 172, 560 μm 2  and a junction depth of 0.32 μm at -5 V as a function of annealing temperature under split post-metallization annealing for 30 minutes. 
     FIG. 4 shows the I/V curves of 0.8 μm CMOSFET fabricated with N 2   +  implanted into C49 TiSi x  or C54 TiSi 2 . 
     FIG. 5 illustrates the initial stages of manufacture of a device in accordance with this invention. 
     FIG. 6 shows the device of FIG. 5 after a first Rapid Thermal Anneal (RTA) was performed in a nitrogen gas (N 2 ) ambient atmosphere forming a titanium silicide (TiSi x ). 
     FIG. 7 shows the device of FIG. 6 after the TiN x  O y  and/or unreacted Ti on the top were selectively etched away from the device leaving the titanium silicide (TiSi x ) thin film over the polysilicon gate electrode and over the N+ doped S/D regions. 
     FIG. 8 shows the device of FIG. 7 after the device has been ion implanted with  28  N 2   +   molecular ions. 
     FIG. 9 shows the device of FIG. 8 after a BPSG (borophosphosilicate glass) dielectric cap was deposited end flowed providing a second Rapid Thermal Anneal (RTA). 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENT 
     Overview of Manufacturing Process 
     To form a TIN/TiSi 2  bilayer, initially a 80 nm thick titanium film wes sputtered onto a silicon (Si) wafer. Then a first Rapid Thermal Anneal (RTA) is performed at 680° C. for 40 seconds in a nitrogen gas (N 2 ) ambient atmosphere. The TiN x  O y  and/or unreacted Ti on the top were selectively etched. 
     After that  28  N 2   +   molecular ions with 1×10 16  ions/cm 2  dose under different 20-50 KeV energies were implanted into so-called C 49  TiSi x  [Okamoto et al supra], respectively. 
     Finally, a BPSG dielectric cap was deposited and flowed at 920° C. for 40 min. This flow process is also regarded as the second annealing of Ti-salicidation. 
     Diodes formed with 80 KeV, 5.5×10 15  ions/cm 2  As-dosed junction and 0.8-μm CMOSFET&#39;s with Al/TiN/TiSi 2  contacts were prepared using this technology. For comparison purpose, diodes with N +   implanted into so-called C54TiSi 2  was also fabricated [Nishiyama et al supra]. The N 2   +  was implanted after the second annealing to convert C49TiSi x  to C54TiSi 2  had been done at 850° C. for 20 seconds in a nitrogen gas (N 2 ) ambient, then followed by BPSG (borophosphosilicate glass) deposition and thermal flow to smooth the surface of the BPSG layer. 
     Results of Manufacturing Process 
     FIG. 1 shows curves of sheet resistance of TiN/TiSi 2  bilayer before and after annealing as a function of N 2   +   energy implanted into C49 or C54 Ti-salicide with a dose of 1×10 16  lons/cm 2 . The anneal was done at 920° C. for 40 minutes after BPSG deposition. 
     (a) samples with N 2   +  implanted into C49 TiSi x  before anneal, 
     (b) samples with N 2   +   implanted into C54 TiSi 2  before anneal, 
     (c) samples with N 2   +  implanted into C49 TiSi x  after anneal, and 
     (d) samples with N 2   +  implanted into C54 TiSi 2  after anneal. (&#34;NO-IMP.&#34; denotes the samples without N 2   +   implantation.) 
     FIG. 1 shows the sheet resistances of TIN/TiSi 2  bilayers as a function of implanted N+ energy, which were obtained from an average of 49 values by the four-point method. The sheet resistance of C49TiSi x  and C54TiSi 2  before N 2   +   implantation are 5.14 and 1.23 ohms/sq., respectively. The sheet resistance then increases significantly with the energy of N 2   +   implantation. The samples without N 2   +   implantation have a trend to agglomerate observed from the increase of sheet resistance after annealing [see Nishiyama et al]. Whereas the samples with N 2   +   implantation almost keep a constant value in the range of 20-50 KeV after annealing (Lines C&amp;D), even the Rs values of C49 samples (Line C) are larger than that of C54 samples (Line D), but the difference is very small (0.15 ohms/sq.) and can be neglected as compared to the estimate of error 0.1 ohms/sq. in the measurements. 
     The formation of TiN was confirmed by RBS analysis. The RBS spectra of samples with and without 30 KeV N 2   +  implanted into C49TiSi x  during Ti-salicidation are compared in FIG. 2 and denoted as solid line and dash line, respectively. In particular, FIG. 2 shows RBS spectra of TiN/TiSi 2  /Si and TiSi 2  /Si structures formed with and without N 2   +   implanted into C49 TiSi x  and followed by 920° C., 40 min. annealing. An obvious N peak 50 as well as a higher Ti peak 53 are observed in the sample E with N 2   +   implantation. This evidences the formation of a titanium nitride TiN layer. The small oxygen peak 51 that next to the N peak 50 on solid line had been reported as a formation of TiNxOy on the top of TiN/TiSi 2  bilayer during 920° C., 40 min. in N 2  ambient [Ku etal, supra]. The thickness of TiN and/or TiSi 2  layers, that can be estimated from energy width in FIG. 2, are 150 nm-TiSi 2  for sample F without N 2   +  implantation and 30 nm-TiN/110 nm-TiSi 2  for sample E with N 2   +   implantation, respectively. Silicon peak 52 is seen, as well. 
     To measure leakage current and thus to realize the spiking effect the new TiN formation process was employed on a n+/p junction diode with 172560 μm 2  area and 0.32 μm junction depth. The leakage of the diode was measured at a reverse bias of -5 V after post-metallization annealing under different temperatures for 30 min, as illustrated in FIG. 3. In particular, FIG. 3 shows leakage currents of the reverse biased n+/p junction diodes with a junction area of 172,560 μm 2  and a junction depth of 0.32 μm at -5 V as a function of annealing temperature under split post-metallization annealing for 30 minutes as follows: 
     (I) Al/TiN/TlSi 2  /Si with N 2   +  2+ implanted into C49 TiSi x , (curve 60) 
     (II) Al/TiN/TiSi 2  /Si With N 2   +  implanted into C54 TiSi 2 , (curve 61) and 
     (III) Al//TiSi 2  /Si with N 2   +  implantation (curve 62.) 
     The sample with 30-KeV N 2   +  implanted into C49TiSi x  (Line I) before annealing has a very low leakage current of -2.05 pA, then increases slightly up to 450° C. Beyond 500° C. the leakage current becomes very significant which indicates the occurrence of spiking effect of aluminum. This means the formed TiN layer can resist the Al spiking up to 500° C. Also, with this technology the diode possesses the least leakage after annealing in comparison to that with other technology. See line II, curve 61, and line III, curve 62. 
     Based on the results shown in FIG. 1 and FIG. 3, we conclude that TiN formed by N 2   +  implanted into C49-TiSi x , seems to have nearly the same sheet resistance as TiSi 2  and to be able to act as an excellent barrier between Al and Si due to its lower leakage. It is submitted that this is due to the increased number of Ti--N bonds formed during the annealing after N 2   +  is implanted into C49TiSi as compared to that implanted into C49TiSi 2 . 
     In addition, to show the applicability of the developed process in sub-micron CMOS technology, the process was plied to prepare a 0.8 μm NMOSFET. FIG. 4 shows the I/V curves of 0.8 μm CMOSFET fabricated with N 2   +  implanted into C49 TiSi x , see curve 63, or C54 TiSi 2 , see curve 64. Those I/V curves are highest in these reported structures with a self-aligned TiN/TiSi 2  bilayer. Thus the applicability of the process is manifest based on this evidence. 
     Conclusion 
     This technology forms a TiN layer by using N 2   +  implanted into TiSi, during Ti-salicidation. 
     The TiN layer formed with this process can avoid TiSi 2  morphology from agglomerated after 920° C., 40 min annealing, and retard the spiking of Al into Si-substrate more effectively than others. Thus, this technology possesses a potential application in future deep-submicrometer CMOS technology. 
     FIG. 5 illustrates the initial stages of manufacture of a device in accordance with this invention. A CMOS MOSFET device 10 is shown in an early stages of manufacture. The device includes a P-doped silicon substrate 11 upon which a gate oxide layer 12 and field oxide (FOX) regions 14 have been formed. A polysilicon control gate electrode 16 has been formed over both the gate oxide layer 12 between the FOX regions 14. 
     From the process point of view, the first series steps involved in reaching the stage seen in FIG. 5 includes the formation of the dielectric isolation regions for isolating semiconductor surface regions from other such regions in the semiconductor substrate 11. The semiconductor substrate 11 is preferably composed of silicon having a (100) crystallographic orientation. In an effort to simplify the description and the drawings the dielectric isolation between devices has been only partially shown and will not be described in detail, because they are conventional. For example, one method is described by E. Kooi in his U.S. Pat. No. 3,970,486 wherein certain selected surface portions of a silicon semiconductor substrate are masked against oxidation, and then the exposed unmasked surface is oxidized to grow a thermal oxide which in effect sinks into the silicon surface at the unmasked areas. The masked silicon remains as a mesa surrounded by the sunken silicon dioxide or field oxide (FOX) pattern 14. 
     Then semiconductor devices can be provided in the silicon mesas according to the following processes. 
     The surface of the silicon substrate 11 is thermally oxidized to form the desired thickness of gate oxide layer 12 having a preferred thickness between about 80 Å to 200 Å. Next, a polysilicon layer (to be formed into control electrode 16) is blanket deposited by LPCVD (Low Pressure Chemical Vapor Deposition) method. The preferred thickness of the polysilicon layer is between about 1000 Å and about 4000 Å. The polysilicon layer can be doped by several methods. One method includes ion implanting with phosphorous or arsenic ions with a dose of between 5 E 15 ions/cm 2  and 10 E 15 ions/cm 2  at an energy of between 20 KeV and 60 KeV. Alternatively the polysilicon layer is doped with phosphorus oxychloride at a temperature about 900° C. 
     The device is then covered with a blanket photoresist layer which has been patterned into mask regions. The mask regions protect control gate regions 16 over the gate oxide layer 12. 
     The portions of the polysilicon layer unprotected by photoresist masks have been removed by anisotropic etching techniques, as is conventional in the art to provide a desired pattern. The etching leaves the gate electrode 16 for a transistor 13. 
     The source/drain structure of the MOS FET transistor 13 was then formed into an N channel FET integrated circuit device. However, it is well understood by those skilled in the art that a P channel FET integrated circuit device could also be formed by simply substituting opposite doping types in place of those employed in the N channel embodiment. Also, a CMOS FET could in a similar way be formed by making both N channel and P channel devices upon the same substrate. 
     N- regions 17 have been formed by ion implanting dopant ions to form N- lightly doped drain regions 17 in the portions of substrate 11 beneath the portion of gate oxide layer 12 which are not covered by control electrode 16, which acts as a self-aligned mask. The FOX regions 14 also mask the portions of substrate 11 therebelow. Lithographic masks (not shown) may be required to protect the areas not to be subjected to that particular N- ion implantation. The formation of the lithographic masks is done by conventional lithography and etching techniques. The N- lightly doped drain implantation of regions 17 is done with, for example, phosphorous P 31  at a dose of between 1 E 13 atoms/cm 2  and 10 E 13 atoms/cm 2  and with an energy of between about 30 keV and about 80 keV. 
     Then, a blanket silicon dioxide spacer layer has been formed on the device 10 of FIG. 5. A low temperature silicon oxide deposition is preferred, such as through the chemical vapor deposition of tetraethoxysilane (TEOS) at a temperature in the range of between about 650° C. and about 900° C. Other silicon oxide deposition methods include silane based LPCVD. The thickness of the dielectric silicon dioxide spacer layer is between about 1,000 Å and 4,000 Å, and preferably about 2,500 Å. 
     Then, dielectric spacers 18 were formed, preferably by a process of anisotropic etching of the spacer layer produces the dielectric spacers 18 on the sidewalls of the control gate 16. The preferred process of anisotropic etching employs a conventional reactive ion etching ambient as will be well understood by those skilled in the art. 
     Next, a conventional N+ source/drain ion implantation followed preferably using arsenic (As 75 ) ions with a dose between about 2 E 15 ions/cm 2  and about 1 E 16 ions/cm 2  at an energy of between about 20 KeV and about 100 keV to complete the N+ source/drain regions 24/26 of the N channel MOS FET integrated circuit device 13 shown in FIG. 1. 
     Next, referring again to FIG. 5, to form TiN/TiSi 2  bilayer, initially a 80 nm thick titanium film layer 20 composed of titanium is sputtered upon the surface of device 10 covering the gate electrode 16, spacers 18, source/drain regions 24/26 and FOX regions 14. 
     FIG. 6 shows the device 10 of FIG. 5 after a first Rapid Thermal Anneal (RTA) was performed at 680° C. for 40 seconds in a nitrogen gas (N 2 ) ambient atmosphere forming a titanium silicide (TiSi x ) thin film 28 over the polysilicon gate electrode 16 and over the N+ doped S/D regions 24/26. In addition, over the entire surface of said FOX regions 14 a thicker film 29 of titanium nitride TiN is formed by reaction between the titanium and the nitrogen gas atmosphere. 
     FIG. 7 shows the device 10 of FIG. 6 after the TiN x  O y  and/or unreacted Ti on the top were selectively etched away from the device 10 leaving the titanium silicide (TiSi x ) thin film 28 over the polysilicon gate electrode 16 and over the N+ doped S/D regions 24/26. 
     FIG. 8 shows the device 10 of FIG. 7 after the device has been ion implanted with  28  N 2   +   molecular ions with 1×10 16  ions/cm 2  dose under different 20-50 KeV energies were implanted into so-called C49TiSi x  [Okamoto et al supra], respectively. 
     FIG. 9 shows the device 10 of FIG. 8 after a BPSG dielectric cap 32 was deposited and flowed at 920° C. for forty (40) minutes. This flow process is also regarded as the second annealing of Ti-salicidation. Diodes formed with 80 KeV, 5.5×10 15  ions/cm 2 , the arsenic (As) dosed junction and 0.8-μm CMOSFET&#39;s with Al/TiN/TiSi 2  contacts were prepared using this technology. 
     For comparison purpose, diodes with N +  implanted into so-called C54TiSi 2  was also fabricated [Nishiyama et al supra]. The N 2   +   was implanted after the second annealing to convert C49TiSi x  to C54TiSi 2  had been done at 850° C. for 20 seconds in a nitrogen gas (N 2 ) ambient, then followed by BPSG deposition and thermal flow to smooth the surface of the BPSG layer. 
     While this invention has been described In terms of the above specific embodiment(s), those skilled in the art will recognize that the invention can be practiced with modifications within the spirit and scope of the appended claims, i.e. that changes can be made in form and detail, without departing from the spirit and scope of the invention. Accordingly all Such changes come within the purview of the present invention and the invention encompasses the subject matter of the claims which follow.