Abstract:
A first matching operational circuit detects correlation between output signal of the reference block memory and the search block memory with integer-pel accuracy. A second matching operational circuit detects correlation between output signal of a reference block buffer memory and a search block buffer memory with less than or equal to half-pel accuracy. The first matching operational and the second matching operational circuit are operated in parallel.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     This invention relates, in particular, to a motion vector detector suitable for use in a picture predictive coding device. 
     2. Description of the Related Art 
     A predictive coding system, such as MPEG (Moving Picture Coding Experts Group), is known, which encodes a picture by utilizing correlations with other frames. FIG. 1 shows one of devices for such predictive coding. 
     In FIG. 1, image data is supplied to an input terminal 101. The image data is supplied to a motion vector detecting circuit 102 and to a subtracter circuit 103. Then an interframe motion vector is obtained in the motion vector detecting circuit 102. The motion vector, obtained, is supplied to a motion compensation circuit 104. 
     On the other hand, image data of a reference frame is stored in a frame memory 105. Output from the frame memory 105 is supplied to the motion compensation circuit 104. The image data from the frame memory 105 is motion-compensated in the motion compensation circuit 104 on the basis of the motion vector obtained by the motion vector detecting circuit 102. The motion-compensated image data is supplied to the subtracter circuit 103 and to the adder circuit 106. 
     Image data of a current frame from the input terminal 101 and image data of the reference frame, which has been motion-compensated by the motion compensator circuit 104, are supplied to the subtracter circuit 103. The subtracter circuit 103 executes subtraction between the image data of the current frame and the image data of the reference frame to obtain a differential data of the successive frames. The differential data is supplied to a DCT circuit, and is DCT-converted there. Output from the DCT circuit 107 is supplied to a quantizer 108, and is quantized there. The quantizer 108 exerts its output through an output terminal 109. 
     The differential data, DCT-converted and quantized, is supplied to a inverse quantizer 110 and to a inverse DCT circuit 111, then converted back to the original differential data, and supplied to the adder 106. The adder 106 is supplied with the image data of the inverse frame from the motion compensation circuit 104. The adder 106 adds to the reference frame image data the differential data between the reference frame and the current frame to obtain an image data of the current frame. The image data of the current frame, thus obtained, is stored in the frame memory 105 for use as a next reference frame. 
     In this fashion, the interframe predictive coding process encodes a differential data between a current frame end a reference frame which has been motion-compensated on the basis of a motion vector. Block matching is known as a method for detecting such a motion vector to be used for interframe predictive coding process. 
     FIG. 2 illustrates the block matching method. In FIG. 2, 121 denotes a reference frame, and 122 is a search frame. A reference block 123 is defined in the reference frame 121, and a candidate block 124 is defined in the search frame 122. The candidate block 124 of the search frame 122 is moved over a predetermined search area to determine how much it coincides with the reference block 123 of the reference frame 121. Then a candidate block 124 representing a most coincidence with the reference block is employed as a matching block, and the motion vector is obtained from the matching block. 
     FIG. 3 shows a motion vector detector circuit conventionally available for detecting a motion vector by the block matching method. This circuit is designed to cope with detection of motion vectors at the rate of a half pixel. 
     In FIG. 3, numeral 151 designates a reference frame memory, and 152 designates a search frame memory. The reference frame memory 151 stores data of the reference block. Data of the reference block is read out from the reference frame memory 151 and supplied to an integral-pel matching operational circuit 153. The search frame memory 152 stores pixel data of the search frame, and a predetermined number of pixels (hereinafter referred to as the integer pixel rate) of a search area is supplied to the integer-pel matching operational circuit 153 to detect a motion vector. 
     Output from the integer-pel matching operational circuit 153 is supplied to buffer memory 154 and 155, and to an integrating circuit 156. The buffer memory 154 stores pixel data of the reference block. The buffer memory 155 stores pixel data of a search area surrounding the motion vector obtained at the integer pixel rate. 
     Outputs from the buffer memory 154 and 155 are supplied to a half-pel matching operational circuit 157 to detect a motion vector there at the half-pixel rate. The half-pel motion vector is supplied to the integrating circuit 156. 
     The integrating circuit 156 incorporates the integer-pel motion vector obtained by the integer-pel matching operational circuit 153 with the half-pel motion vector obtained by the half-pel matching operational circuit 157. The resulting motion vector is output from an output terminal 158. 
     Detection of the half-pel motion vector is performed by obtaining eight search blocks by interpolation, which are positionally different by a half pixel, then matching-processing the search block and the reference block, then comparing the eight matching errors with the matching error of the one-pixel position at the center, and choosing a point with a smallest error as an optimum motion vector. 
     That is, assume that 3×3 pixels define a block as shown in FIG. 4A. Then, as shown in FIG. 4B, search data necessary for interpolation is 5×5 pixels (s00 to s44). Made from the search data s00 to s44 are diagonally interpolative data d00 to d33, horizontally interpolative data h00 to h32 and vertically interpolative data v00 to v23. For a block of N×M, in general, data necessary for interpolation is (N+2)×(M+2). Interpolation is done by operation as shown in FIG. 5. FIG. 6 shows the center of a block for half-pel vector detection. Circles are pixels. The center point (0, 0) of FIG. 6 represents a one-pixel motion vector MV (mx, my). Matching process is executed at surrounding eight points distant by a half pixel from the center point (0, 0). When the matching error at a point (x, y) in FIG. 6 is named dist(x, y), specific matching errors are as shown in FIG. 7. From these, a block with a smallest matching error is detected, and a final motion vector is obtained. 
     Japanese patent application numbers: 04-163,833 (File Date: 1992.05.29), 05-210,996 (File Date: 1993.08.03), 06-043,131 (File Date: 1994.02.17), 06-022,223 (File Date 1994.01.21) and U.S. Pat. No.: 5,173,771 were proposed as the related applications of the MPEG of this invention. Each of the above applications is owned by the assignee of the present invention and is hereby incorporated by reference. U.S. patent applications corresponding to the above four Japanese patent applications are pending. 
     As so far discussed, in case of obtaining a half-pel motion vector, data necessary for interpolation for a block with the dimension of N×M is (N+2)×(M+2). Therefore, for a block with the dimension of (16×16), (18×18) pixels must be read out from the buffer memory 155. In contrast, a one-pixel motion vector is obtained with (16×16=256) clocks in the integer-pel matching operational circuit 153. Therefore, data must be read out from the buffer memory 155 with clocks of 1.27 times the clocks ((18×18)/(16×16)=324/256=1.27) for reading a picture. It is difficult to operate the buffer memory with clocks irrelevant to the data reading clocks. 
     It is therefore an object of the invention to provide a motion vector detecting device not requiring clocks irrelevant to data reading clocks. 
     SUMMARY OF THE INVENTION 
     The invention is a motion vector detecting circuit comprising an integer-pel matching operational circuit; and a circuit for matching operation at the half or smaller pixel rate, the integer-pel matching operational circuit and the circuit for matching operation at the half or smaller pixel rate being operated in parallel. 
     The invention is a motion vector detecting circuit comprising an integer-pel matching operational circuit; a circuit for matching operation at the rate of a half or smaller pixel; buffer memory storing data of a reference block; and a FIFO storing data of a search area, output of the buffer memory and output of the FIFO being supplied to the circuit for matching operation at the half or smaller pixel rate, and the integer-pel matching operational circuit and the circuit for matching operation at the half or smaller pixel rate being operated in parallel. 
     In the present invention, detection of motion vectors at the integer pixel rate and detection of motion vectors at the half-pixel rate proceed in parallel such that half-pel motion vectors are always provided. As a result, the device does not need clocks irrelevant to the reading of data, and its circuit arrangement can be simplified. 
     The above, and other, objects, features and advantage of the present invention will become readily apparent frome the following detailed description thereof which is to be read in connection with the accompanying drawings. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 is a block diagram used for explanation of a predictive coding device; 
     FIG. 2 is a schematic diagram used for explaining detection of a motion vector; 
     FIG. 3 is a block diagram of an existing motion vector detecting circuit; 
     FIGS. 4A and 4B are schematic views used for explanation of the existing motion vector detecting circuit; 
     FIG. 5 is a schematic view used for explaining the existing motion vector detecting circuit; 
     FIG. 6 is a schematic view used for explaining the existing motion vector detecting circuit; 
     FIG. 7 is a schematic view used for explaining the existing motion vector detecting circuit; 
     FIG. 8 is a block diagram showing a basic structure of the present invention; 
     FIG. 9 is a block diagram of one embodiment of the invention; 
     FIG. 10 is a schematic diagram used for explanation of the embodiment of the invention; and 
     FIGS. 11A to 11E are timing diagrams used for explanation of the embodiment of the invention. 
    
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     An embodiment of the invention is described below with reference to the drawings. FIG. 8 is a block diagram for illustrating a basic structure of a motion vector detecting circuit to which the invention is applied. In FIG. 8, numeral 1 denotes a reference frame memory which stores image data of a reference frame, 2 refers to a search frame memory which stores image data of a search frame, 3 refers to an integer-pel matching operational circuit, 4 refers to a half-pel matching operational circuit, 5 refers to buffer memory, and 6 refers to a FIFO. Preferably, the image data is a video frame signal. 
     As shown in FIG. 8, in the present invention, the integer-pel matching operational circuit 3 and the half-pel matching operational circuit 4 are operated in parallel. That is, reference block data and search area data are read out from the reference frame memory 1 and the search frame memory 2, respectively. The reference block data and the search area data are input to the integer-pel matching operational circuit 3. At the same time, the reference block data is sent to the buffer memory 5, and the search area data is sent to the FIFO 6. It is thus possible to reduce the frequency of access to the respective memory 1, 2 for reading into once. 
     Output from the FIFO 6 always executes interpolation for pixels at half-pel positions. Matching errors corresponding to positions in the search area are output from the integer-pel matching operational circuit 3 in sequence with every clock. When a matching error is output from the integer-pel matching operational circuit 3, a pixel necessary for interpolation of its position is output from the FIFO 6. The delay of the FIFO 6 corresponds to the time necessary for determining the matching error of a first one-pixel vector position after entry of the search frame into the integral-pel matching operational circuit 3. 
     The half-pel matching operational circuit 4 executes interpolation using output data from the FIFO 6, and makes data of a half-pel position. A matching error is obtained between the value of the interpolation and the data of the reference block read out from the buffer memory 5. If a new matching error with a small value is output from the integral-pel matching operational circuit 3, then the entirety is initialized in the half-pel matching operational circuit 4. Then, operation of matching errors between the data of half-pel position and the data of the reference block is re-done from the beginning. The integrating circuit 7 incorporates the integer-pel motion vector and the half-pel motion vector. Output of the integrating circuit 7 exits from the output terminal 8. 
     FIG. 9 shows a specific embodiment. In FIG. 9, a reference frame memory 11 stores pixel data of a reference frame. The pixel data of the reference block is read out from the reference frame memory 11, and supplied to an integer-pel matching operational circuit 12 and to buffer memory 13. Output of the buffer memory 13 is supplied to a half-pel matching operational circuit 14. 
     The search frame memory 15 stores pixel data of a search frame. Pixel data of a search area is read out from the search frame memory 15, and supplied to the integer-pel matching operational circuit 12 and to a FIFO 16. The delay of the FIFO 16 corresponds to the time necessary for determining the matching error of a first one-pixel motion vector after entry of the search frame into the integer-pel matching operational circuit 12. For example, if the dimension of the block is (16×16), the delay corresponds to 256 clocks. Output of the FIFO 16 is supplied to an interpolative circuit 18 which in turn produces interpolative data among respective pixels. Output of the interpolative circuit 18 is supplied to the half-pel matching operational circuit 14. 
     The integer-pel matching operational circuit 12 executes block matching between the reference block and the search block at the rate of one pixel, and obtains a matching error. The integer-pel matching operational circuit 12 outputs matching errors with every clock. Output of the integer-pel matching operational circuit 12 is supplied to a minimum value detecting circuit 17. A search block with a smallest error is detected in the minimum value detecting circuit 17, and a motion vector at the rate of one pixel is obtained, accordingly. The motion vector at the rate of one pixel is supplied to an integrating circuit 20. 
     Once the motion vector at the rate of one pixel is obtained, a control signal is generated from the minimum value detecting circuit 17. The control signal is supplied to the buffer memory 13 and to a minimum value detecting circuit 19. The half-pel matching operational circuit 14 executes block matching of the reference block and the search block at the rate of a half pixel by using the interpolative pixels, and obtains a matching error. Output of the half-pel matching operational circuit 14 is supplied to the minimum value detecting circuit 19. Output of the minimum value detecting circuit 19 is supplied to an integrating circuit 20. 
     Obtained from the output of the minimum value detecting circuit 17 is a motion vector at the rate of one pixel. Obtained from the output of the minimum value detecting circuit 19 is a motion vector at the rate of a half or smaller pixel. The integrating circuit 20 combines the output of the minimum value detecting circuit 17 and the output of the minimum value detecting circuit 19 and finally obtains a motion vector. Output of the integrating circuit 20 exits from an output terminal 21. 
     FIG. 10 and FIGS. 11A to 11E show the behavior of the embodiment of the invention. As shown in FIG. 10, each reference block contains 16×16 pixels. As shown in FIG. 11A, reference blocks RB0, RB1, RB2, . . . are input in sequence. As shown in FIG. 11B, search data S0, S1, S2, . . . are input in sequence. Each of the search data S0, S1, S2, . . . contains 16×31 pixels. 
     In the period from t 0  to t 1 , the reference block RB0 enters with 256 clocks, and the search data S0 also enters. The error RB0(int) of the search data S0 for the reference block RB0 is output from t 1  with every clock, as shown in FIG. 11C. 
     Output of the integer-pel matching error for the reference block RB0 starts at time t 1 . At the same time, data is read out from the FIFO 16 to perform interpolation, and half-pel matching operation is executed by the half-pel matching operational circuit 14, as shown in FIG. 11D. The maximum period for the half-pel matching operation is 256 clocks after completion of integer-pel matching operation of the reference block RB0. 
     Output of a matching error for the reference block RB1 starts at time t 2 . At the same time, data is read out from the FIFO 16 to perform interpolation, and half-pel matching operation is executed by the half-pel matching operational circuit 14, as shown in FIG. 11E. The half-pel matching operational circuit 14 is designed to progress two operations in parallel. The maximum period of this half-pel matching operation is 256 clocks after completion of the integer-pel matching operation of the reference block RB0. 
     These operations are repeated for subsequent reference blocks. Integer-pel motion vectors and half-pel motion vectors, thus obtained, are combined by and output from the integrating circuit 20. 
     The invention is not limited to embodiments where half-pel motion vectors are to be detected, but also adaptive for embodiments where quarter-pel motion vectors are to be obtained. 
     Having described a specific preferred embodiment of the present invention with reference to the accompanying drawings, it is to be understood that the invention is not limited to that precise embodiment, and that various changes and modifications may be effected therein by one skilled in the art without departing from the scope or the spirit of the invention as defined in the appended claims.