Abstract:
In a radio paging system, radio paging signals contain a BCH (31, 16) format address and a BCH (31, 21) format address which are sent from a central station. The paper is assigned first and second BCH format user identification codes corresponding respectively to the BCH (31, 16) and BCH (31, 21) addresses. The pager has mode select switches for selecting the BCH (31, 16) address for local area reception or BCH (31, 21) address for wide area reception. When a paging signal is received, a coincidence is detected between the selected address and the corresponding BCH user identification code. When the coincidence is detected, the user is alerted to the reception by a paging signal. An appropriate channel is established in the local or wide service area.

Description:
BACKGROUND OF THE INVENTION 
     The present invention relates to a radio pager which is capable of operation in a local-area reception mode and in a wide-area reception mode. 
     Conventional radio pagers are assigned with an identification code representing the user&#39;s idendification number. The identification code is in the Bose-Chaudhuri-Hocquenghem (31,16) format for a given local area and transmitted on a specified radio frequency channel. The total number of subscribers available with the BCH (31,16) code format is 65,536. Therefore, if the number of subscribers exceeds the limit, an extra radio frequency channel is required to accommodate new subscribers and this procedure must be repeated in units of 65,625 new subscribers. 
     SUMMARY OF THE INVENTION 
     It is therefore an object of the present invention to provide a radio pager which permits efficient utilization of radio frequency channels. 
     According to the present invention, a pager transmitting station sends paging signals for each called party on first and second channels for local and wide area services, respectively. The paging signal transmitted on the first channel contains an address signal in a first prescribed code format and the paging signal transmitted on the second channel contains an address signal in a second code format, each address signal representing the same identification number assigned to a user of the paging system. 
     A radio pager according to the invention comprises a manually controlled channel selector for selecting the first channel to operate the pager in a local area reception mode when the user is in the local area and selecting the second channel to operate the pager in a wide area reception mode when the user is outside of the local area. A receiving circuit is responsive to the selector for receiving a first paging signal transmitted on the first channel and receiving a second paging signal transmitted on the second channel, each of the paging signals containing an address signal of the particular code format. A decoder is responsive to the manual selector for comparing the address signal of the first paging signal with an identification signal representing a user&#39;s first identification number in the first code format when the first channel is selected and comparing the address signal of the second paging signal with an identification signal representing a user&#39;s second identification number in the second code format. The decoder generates a coincidence signal when each address signal coincides with the associated identification signal. An audible tone is generated in response to the coincidence signal to call the attention of the user to the reception of a message from a caller. Preferably, the user&#39;s first identification number is the same as the user&#39;s second identification number. In a further preferred form of the invention, the second code format has a greater number of code bits than the number of code bits available with the first code format. 
     Preferably, the first code format for local-area reception mode is the BCH (L, M) code format and the second code format for wide-area reception mode is the BCH (L, N) code format (where L&gt;N&gt;M). 
     In a further preferred embodiment, the address signal in the BCH (L, M) code format undergoes two-bit error corrections and the address signal in the BCH (L, N) code format undergoes 1-bit error correction. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     The present invention will be described in further detail with reference to the accompanying drawings, in which: 
     FIG. 1 is a block diagram of a radio pager according to a preferred embodiment of the invention; 
     FIG. 2 is an illustration of details of the wide-area memory of FIG. 1; and 
     FIG. 3 is a block diagram of a modified embodiment of the invention. 
    
    
     DETAILED DESCRIPTION 
     Referring to FIG. 1, there is shown a multi-channel radio paging receiver, or pager according to the present invention. In FIG. 1, first and second paging signals are frequency-modulated respectively upon first and second channels and transmitted from a transmitting station for local and wide area services, respectively. Each paging signal comprises a selective calling address signal and a message signal. The address signal of the first paging signal is in the Bose-Chaudhuri-Hocquenghem (31, 16) code format for local area service and the address signal of the second paging signal is in the BCH (31, 21) code format for wide area service. The total capacity of codes that can be transmitted on the first channel for local area reception is 65,536, whereas the total capacity of codes that can be transmitted on the second channel for wide area reception is 2,097,152, a value 32 times greater than that available for local-area service. This is best understood by analyzing the BCH (31, 21) code and BCH (31, 16) code as follows. Let it be assumed that generator polynominals are represented by: 
     
         M.sub.1 (x)=x.sup.5 +x.sup.2 +1 
    
     
         M.sub.3 (x)=x.sup.5 +x.sup.4 +x.sup.3 +x.sup.2 +1 
    
     
         M.sub.5 (x)=x.sup.5 +x.sup.4 +x.sup.2 +x+1 
    
     then the generator polynomial of the BCH (31, 21) code is given by: . 
     
         M.sub.1 (x)x M.sub.3 (x)=x.sup.10 +x.sup.9 +x.sup.8 +x.sup.6 +x.sup.5 +x.sup.3 +1 
    
     and the generator polynomial of the BCH (31, 16) code is given by: 
     
         M.sub.1 (x)x M.sub.3 (x)x M.sub.5 (x)=x.sup.15 +x.sup.11 +x.sup.10 +x.sup.9 +x.sup.8 +x.sup.7 +x.sup.5 +x.sup.3 +x.sup.2 +x+1 
    
     Since M 1  (x) x M 3  (x) is a common term of the two generator polynomials, the BCH (31, 16) code is a part of the BCH (31, 21) code. 
     The paging signal is intercepted by an antenna 1, filtered through a band-pass amplifier 2 and fed to a frequency converter 3 to which is also applied the output of a variable frequency local oscillator 4. The radio-frequency signal is transposed to an intermediate-frequency signal by the frequency converter 3 and fed to a frequency demodulator 5 and thence to a waveshaper 6. Waveshaper 6 comprises a low-pass filter for eliminating undesirable high frequency components of the demodulated signal and a comparator for comparing the output of the low-pass filter with a threshold to generate a digital signal which is a replica of the original signal comprising a message signal preceded by a selective calling signal. The output of waveshaper 6 is connected to a display unit 7 and to a decoder 8 which decodes the address signal by comparing it with an identification code and activates an audio-frequency oscillator 9 to generate an audible tone by a loudspeaker 10 when the address signal coincides with the identification code. Display unit 7 essentially comprises a message decoder and a liquid-crystal display to provide a visual display of a message following an address signal. A user carrying the pager is thus alerted of the reception of a page from a caller. 
     Variable frequency local oscillator 4 includes a crystal-controlled Colpitts circuit which is formed by a transformer 402 in parallel with a capacitor 403, the transformer being coupled by a parallel circuit of a bypass capacitor 406 and a biasing resistor 407 to the emitter of transistor 408. The emitter of transistor 408 is further coupled to its base by a capacitor 409 and the collector of transistor 408 is connected by a bypass capacitor 411 to ground, by a biasing resistor 410 to its base and directly to a DC voltage source 11. The base of transistor 408 is connected through a local-area selecting circuit to a series of a quartz crystal 414 and a variable capacitor 415 and through a wide-area selecting circuit to a series of a quartz crystal 412 and a variable capacitor 413. 
     A high-frequency tuning circuit is formed by a transformer 404 and a capacitor 405 connected in parallel therewith. The high-frequency tuning transformer 404 has one end connected through a coupling capacitor 401 to the frequency converter 3. Transformer 402 is connected through an intermediate tap of transformer 404 to ground. 
     The operating parameters of the local oscillator are determined so that the combined impedance of the two tuning circuits as seen from across the emitter of transistor 408 and ground is capacitive in the variable range of frequencies generated by quartz crystals 412 and 414. In a practical embodiment, each of the quartz cyrstals has an oscillating frequency which is 1/3 of the difference in frequency between the frequency of the respective channel and the intermediate frequency. 
     The local-area selecting circuit is established when a first area-selecting switch 12 couples the quartz crystal 414 through contacts 106 and 105 to the base of transistor 408 and the wide-area selecting circuit is established when the switch 12 is moved to a position connecting the quartz crystal 412 through contacts 105 and 104 to the base of the transistor. 
     Decoder 8 comprises a shift register 80 having 31 bit positions into which the address code is sequentially stored, and a local-area memory 84 and a wide-area memory 83. Local-area memory 84 is enabled by DC voltage source 11 when a second area-selecting switch 13, which is ganged to switch 12, couples the DC source thereto through contacts 102 and 103 and memory 83 is enabled by DC voltage source 11 when the second switch 13 is moved to a position connecting the source voltage thereto through contacts 102 and 101. Each of the memories 83 and 84 has memory cells corresponding in number to the bit positions of shift register 80. 
     As shown in FIG. 2, each memory cell of memories 83 and 84 is formed by a Zener diode 810, a transistor 820, and a protection resistor 830. Each Zener diode has its cathode connected to an associated input bit line 81 and its anode connected to the base of the associated transistor. Each of the transistors 820 has its collector coupled to a common output line 82 and to contact 101 or 103 through a common resistor 840 and has its emitter connected through the respective resistor 830 to ground. 
     The user&#39;s identification code bits are stored into memory cells by destroying particular Zener diodes to transform them into mere resistance elements. This is accomplished by applying a high positive DC potential to associated input bit lines 81 and a negative DC potential to an output line 82. Resistors 830 serve as a means for protecting the associated transistor from being damaged by the high DC potential. An identification number assigned to the user in the BCH (31,16) code format is stored in local-area memory 84 and the same identification number in the BCH (31,21) code format is stored in wide-area memory 83. 
     When a logical &#34;1&#34; input is applied, the memory cell having a destroyed Zener diode develops a logical &#34;0&#34; output at the collector of the associated transistor and the memory cell having a non-destroyed Zener diode develops a logical &#34;1&#34; output, and when a logical &#34;0&#34; input is applied, the memory cell having a destroyed Zener diode develops a logical &#34;1&#34; output and the cell having a non-destroyed Zener diode develops a logical &#34;0&#34; output. Since the transistors 820 of all cells of each memory are connected in parallel, they establish an AND gate to produce a logical &#34;1&#34; output at the output line 82 when there is a one-to-one coincidence between the address code and identification code. The coincidence output from each memory is coupled by an OR gate 85 to oscillator 9 to activate the speaker 10 and to a control terminal of the display unit 7 to provide a display of a message signal following the address signal. 
     From the transmitting station, two paging signals respectively having BCH (31,16) and BCH (31,21) formatted address signals are respectively transmitted on the local-area channel and wide-area channel. When the user is in his own local service area, switches 12 and 13 are positioned so that quartz crystal 414 and memory 84 are enabled. Oscillator 4 is tuned to the local-area channel to check the BCH (31,16) address signal transmitted on the local-area channel against the BCH (31,16) identification code stored in memory 84. When the user enters the wide service area, switches 12 and 13 are moved to wide-area service positions so that quartz crystal 412 and memory 83 are enabled. Oscillator 4 is tuned to receive the wide-area channel to decode the BCH (31,21) address signal transmitted on the wide-area channel by comparing it with the BCH (31,21) identification code stored in memory 83. 
     It is preferred that error correction circuits be provided respectively for correcting errors in the address signals of the BCH (31, 21) and BCH (31,16) code formats. In FIG. 3, a 1-bit error correction circuit 86 and a 2-bit error correction circuit 87 are provided to receive the output of waveshaper 6. Each error correction circuit includes a buffer, or shift register into which the received address signal is sequentially loaded in a manner as it is loaded into the shift register of FIG. 2. The address bits stored in the shift register undergo an error correction process as disclosed in U.S. Pat. No. 4,194,153 issued to Masaki et al, titled &#34;Digital Radio Paging Communication Receiver&#34;. The 1-bit error correction circuit 86 is connected to the contact 101 so that it is enabled simultaneously with memory 83 during wide-area reception mode and the 2-bit error correction circuit 87 is connected to the contact 103 to be enabled with memory 84 during local-area reception mode. During local-area reception mode, 2-bit error correction is performed by circuit 87 on the address signal of the BCH (31, 16) code format and during wide-area reception mode, 1-bit error correction is performed by circuit 86 on the address signal of the BCH (31, 21) code format. The error-corrected 31-bit address signals are applied from error correction circuits 86 and 87 are respectively applied to memories 83 and 84 on input lines 81.