Abstract:
Methods for digital signal processing and transmission/reception systems utilizing the methods based on the use of LDPC codes, for example the LDPC code with a 3/5 code rate, in combination with a QAM modulation, for example the 16 QAM or 64 QAM or 256 QAM modulation. In transmission, a bit permutation (Demux) is carried out prior to the QAM constellation mapping function, and in reception, the bit permutation is carried out after the QAM constellation demapping function.

Description:
CROSS-REFERENCE TO RELATED APPLICATIONS 
       [0001]    This application is a continuation of U.S. application Ser. No. 12/920,597, filed Dec. 6, 2010, which claims priority to PCT Application No. PCT/IB2009/000391, filed Mar. 2, 2009, which claims priority to Italian Application Nos. TO2008A000154, filed Mar. 3, 2008 and TO2008A000173, filed Mar. 6, 2008, which are incorporated herein by specific reference. 
     
    
     BACKGROUND OF THE INVENTION 
       [0002]    1. The Field of the Invention 
         [0003]    The present invention relates to methods for digital signal processing and to transmission/reception systems that utilize said methods. 
         [0004]    2. The Relevant Technology 
         [0005]    The invention is intended mainly, but not exclusively, for receiving and transmitting digital audio and video signals, in particular those involved in the broadcasting of second-generation digital terrestrial television signals. 
         [0006]    In order to protect the signals from the distortions of the transmission channel, the second-generation systems for broadband satellite broadcasting (DVB-S2) utilizes the LDPC (Low Density Parity Check) encoding associated with the QPSK, 8PSK, 16APSK and 32APSK modulations ( FIG. 1 ), which are suitable for transmission over a non-linear channel such as the satellite one. A description of the DVB-S2 standard and LDPC codes can be found, for example, in A. Morello, V. Mignone, “DVB-S2: The Second Generation Standard for Satellite Broad-band Services”, Proceedings of the IEEE, Volume 94, Issue 1, January 2006, Pages 210-227. 
         [0007]    For the purpose of better exploiting the potentiality of the codes, the DVB-S2 standard provides that an interleaver is interposed between the LDPC encoder and the 8PSK, 16APSK and 32APSK constellation mapper in order to achieve an improved association between the bits of the encoded word and the bits carried by the constellation points. 
         [0008]    In the interleaver defined in the DVB-S2 standard, the encoded packet outputted by the LDPC encoder (formed by a number of bits equal to 16,200 or 64,800, which number is generally referred to with the symbol “NFRAME”) is written by columns in a matrix having N columns, where N is the number of bits carried by the constellation (N is 3 for 8PSK, 4 for 16APSK, 5 for 32APSK), and NFRAME/N rows ( FIG. 2 ), and is read by rows; reading takes place from left to right for all code rates provided by the standard, with the exception of the 3/5 rate, where reading takes place from right to left. The association with the constellation points or coordinates takes place as shown in  FIG. 1 . 
         [0009]    For receiving and transmitting numerical audio and video signals involved in the broadcasting of second-generation digital terrestrial television signals, it has recently been thought of using the same encoding scheme as that employed in the DVB-S2 standard, i.e., the same LDPC codes, however associated with QAM (Quadrature Amplitude Modulation) modulations, in particular with the QPSK, 16 QAM, 64 QAM and 256 QAM modulations ( FIGS. 3A-3D ). 
         [0010]    The Applicant has realised that, with QAM modulations, the performance offered by the LDPC codes are good but not wholly satisfactory as to the signal-to-noise ratio (SNR) required for reaching the QEF (Quasi Error Free) condition; as known, such a condition corresponds to the case wherein less than one error is received per hour of received program. 
         [0011]    The general object of the present invention is to solve the above-mentioned problem and, in particular, to improve the association between the bits outputted by the LDPC encoder and the constellation coordinates of QAM modulations; more particularly, the present invention deals with the LDPC encoding with a 3/5 code rate and with the 16 QAM or 64 QAM or 256 QAM modulation. 
         [0012]    Said objects are achieved through the methods for processing digital signals and the transmission and reception systems having the features set out in the appended claims, which are intended as an integral part of the present description. 
     
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
         [0013]    The invention will now be described in detail in some of its preferred embodiments, which are provided herein by way of non-limiting example, by referring to the annexed drawings, wherein: 
           [0014]      FIG. 1  is a schematic representation of the QPSK, 8PSK, 16APSK and 32APSK constellations included, among others, in the DVB-S2 standard; 
           [0015]      FIG. 2  is an explanatory diagram of the interleaver provided by the DVB-S2 standard, with reference to 8PSK modulation; 
           [0016]      FIGS. 3A-3D  are a schematic representation of the QPSK, 16 QAM, 64 QAM and 256 QAM constellations applicable to the reception and transmission of audio and video signals involved in the broadcasting of second-generation digital terrestrial television signals; 
           [0017]      FIG. 4  is a much simplified block diagram of a system for processing the modulating digital signal according to the present invention; 
           [0018]      FIG. 5  is an explanatory general diagram of the interleaver of  FIG. 4 ; 
           [0019]      FIG. 6  is a schematical representation of the function carried out by the “Demux” block of  FIG. 5  according to a first embodiment of the present invention relating to 256 QAM modulation; 
           [0020]      FIG. 7  is a schematical representation of the function carried out by the “Demux” block of  FIG. 5  according to a second embodiment of the present invention relating to 256 QAM modulation; 
           [0021]      FIG. 8  is a schematical representation of the function carried out by the “Demux” block of  FIG. 5  according to a third embodiment of the present invention relating to 256 QAM modulation; 
           [0022]      FIG. 9  is a schematical representation of the function carried out by the “Demux” block of  FIG. 5  according to a fourth embodiment of the present invention relating to 256 QAM modulation; 
           [0023]      FIG. 10  is a schematical representation of the function carried out by the “Demux” block of  FIG. 5  according to a fifth embodiment of the present invention relating to 256 QAM modulation; 
           [0024]      FIG. 11  is a schematical representation of the function carried out by the “Demux” block of  FIG. 5  according to a sixth embodiment of the present invention relating to 64 QAM modulation; 
           [0025]      FIG. 12  is a schematical representation of the function carried out by the “Demux” block of  FIG. 5  according to a seventh embodiment of the present invention relating to 64 QAM modulation; 
           [0026]      FIG. 13  is a schematical representation of the function carried out by the “Demux” block of  FIG. 5  according to an eighth embodiment of the present invention relating to 16 QAM modulation; 
           [0027]      FIG. 14  is a schematical representation of the function carried out by the “Demux” block of  FIG. 5  according to a ninth embodiment of the present invention relating to 16 QAM modulation; 
           [0028]      FIG. 15  is a schematical representation of the function carried out by the “Demux” block of  FIG. 5  according to a tenth embodiment of the present invention relating to 16 QAM modulation; 
           [0029]      FIG. 16  is a schematical representation of the function carried out by the “Demux” block of  FIG. 5  according to an eleventh embodiment of the present invention relating to 16 QAM modulation. 
       
    
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS 
       [0030]    Getting now into more detail of the description,  FIG. 4  schematically shows the process for associating the bits of the modulating information stream with the points or coordinates of the QAM modulation constellation. 
         [0031]    The “Encoder” block receives the modulating information stream and outputs an encoded information stream organized in packets consisting of NFRAME bits, which may be either 64,800 or 16,200; the code employed is the LDPC code, in particular the one of the DVB-S2 standard, with a 3/5 code rate. 
         [0032]    In the “Interleaver” block, said packets are written into an interleaving matrix having a total size NFRAME; said matrix is constituted by m×N columns and NFRAME/(m×N) rows. 
         [0033]    The “Demux” block carries out a permutation of the bits received from the “Interleaver” block; such bits are received by the interleaving matrix in groups of m×N bits at a time, where N is the number of bits carried by the constellation (N=2 for QPSK, N=4 for 16 QAM, N=6 for 64 QAM, N=8 for 256 QAM), and “m” is an integer greater than or equal to 1. The “Demux” block associates them in m groups of N bits and permutes them according to predetermined schemes by taking into account the type of modulation (i.e., the QAM level), the code and the type of transmission channel, and then it outputs them. 
         [0034]    The “Mapper” block associates the N-ples of bits outputted by the “Demux” block with the points or coordinates of the constellation, e.g. as shown in  FIGS. 3B-3D  for QAM modulations. 
         [0035]    It is worth pointing out that the blocks shown in  FIG. 4  are only those which are essential for understanding the present invention; it should not therefore be excluded the presence of intermediate blocks, e.g., between the “Demux” block and the “Mapper” block, adapted to perform specific signal processing functions. 
         [0036]    The present invention proposes particular permutation schemes which may be adopted for the QAM modulations and LDPC codes having different code rates provided, for example, by the DVB-S2 standard in association with different types of interleaving. 
         [0037]    The preferred embodiments of the present invention refer to the 16 QAM, 64 QAM and 256 QAM modulations and to the LDPC code with a 3/5 code rate. 
         [0038]    The preferred embodiment of the present invention employs an interleaver which is equal or similar to the one of the DVB-S2 standard ( FIG. 2 ), with a number of bits/columns dependent on the QAM modulation level type. 
         [0039]    Preferably, then, this preferred embodiment provides that the N-ples of bit outputted by the “Demux” are associated to the points of the constellations QAM through the “Mapper” block according to the labeling used in the DVB-T Standard ( FIGS. 3B-3D ). 
         [0040]    According to a first embodiment relating to 256 QAM modulation, in the “Demux” block in use “m” is equal to 1 (i.e., 8 bits for 256 QAM), and therefore the rows of the matrix of the “Interleaver” block are read one at a time. 
         [0041]    The N bits inputted to the “Demux” block are permuted as specified in  FIG. 6  (first embodiment), for 256 QAM modulation encoded with a 3/5 rate. This means that, given the N bits b 0  to b 7  (inputted to the block), the N bits carried by the 256 QAM constellation y 0  to y 7  (outputted by the block) are determined as follows: 
         [0000]      y0=b0, y1=b6, y2=b2, y3=b3, y4=b4, y5=b7, y6=b1, y7=b5 
         [0000]    where b 0  and y 0  are the most significant bits (MSB), and b 7  and y 7  are the least significant bits (LSB). 
         [0042]    As an alternative (second embodiment), the present invention provides for using a matrix interleaver in the form of a matrix having 2×N columns and NFRAME/(2×N) rows, written by columns from top to bottom and read by rows from left to right. 
         [0043]    In this case, the “Demux” block operates with m equal to 2. The 2×N bits inputted to the “Demux” block are permuted as specified in  FIG. 7 , for 256 QAM modulation encoded with a 3/5 rate, and are associated with 2 consecutive symbols of 256 QAM modulation. 
         [0044]    This means that, given the 2×N bits b 0  to b 15 , the 2×N bits carried by the 256 QAM constellation y 0  to y 15  are determined as follows: 
         [0000]      y0=b0, y1=b10, y2=b7, y3=b6, y4=b13, y5=b15, y6=b3, y7=b9, y8=b11, y9=b1, y10=b8, y11=b5, y12=b2, y13=b14, y14=b4, y15=b12 
         [0000]    where b 0  and y 0  are the most significant bits (MSB), and b 15  and y 15  are the least significant bits (LSB). 
         [0045]    More precisely, the “Mapper” block receives the bits y 0  to y 7  first, followed by the bits y 8  to y 15 . 
         [0046]    Still referring to the case wherein the “Demux” block operates with m equal to 2, another permutation has proven to be advantageous (third embodiment); the 2×N bits inputted to the “Demux” block are permuted as specified in  FIG. 8 , for 256 QAM modulation encoded with a 3/5 rate, and are associated with 2 consecutive symbols of 256 QAM modulation. 
         [0047]    This means that, given the 2×N bits b 0  to b 15 , the 2×N bits carried by the 256 QAM constellation y 0  to y 15  are determined as follows: 
         [0000]      y0=b4, y1=b6, y2=b0, y3=b2, y4=b3, y5=b10, y6=b12, y7=b14, y8=b7, y9=b5, y10=b8, y11=b1, y12=b11, y13=b9, y14=b15, y15=b13 
         [0048]    Still referring to the case wherein the “Demux” block operates with m equal to 2, a further permutation has also proven to be advantageous (fourth embodiment); the 2×N bits inputted to the “Demux” block are permuted as specified in  FIG. 9 , for 256 QAM modulation encoded with a 3/5 rate, and are associated with  2  consecutive symbols of 256 QAM modulation. 
         [0049]    This means that, given the 2×N bits b 0  to b 15 , the 2×N bits carried by the 256 QAM constellation y 0  to y 15  are determined as follows: 
         [0000]      y0=b0, y1=b12, y2=b4, y3=b6, y4=b8, y5=b14, y6=b2, y7=b10, y8=b1, y9=b13, y10=b5, y11=b7, y12=b9, y13=b15, y14=b3, y15=b11 
         [0050]    Finally, still referring to the case wherein the “Demux” block operates with m equal to 2, yet another permutation has proven to be advantageous (fifth embodiment); the 2×N bits inputted to the “Demux” block are permuted as specified in  FIG. 10 , for 256 QAM modulation encoded with a 3/5 rate, and are associated with 2 consecutive symbols of 256 QAM modulation. 
         [0051]    This means that, given the 2×N bits b 0  to b 15 , the 2×N bits carried by the 256 QAM constellation y 0  to y 15  are determined as follows: 
         [0000]      y0=b4, y1=b6, y2=b0, y3=b2, y4=b3, y5=b14, y6=b12, y7=b10, y8=b7, y9=b5, y10=b8, y11=b1, y12=b15, y13=b9, y14=b11, y15=b13 
         [0052]    For 16 QAM or 64 QAM modulations, the present invention provides for using a matrix interleaver in the form of a matrix having 2×N columns and NFRAME/(2×N) rows, written by columns from top to bottom and read by rows from left to right. In this case, the “Demux” block of  FIG. 4  may operate, for example, with m equal to 2. 
         [0053]    The 2×N bits inputted to the “Demux” block may be permuted, for example, as specified in  FIG. 11  (sixth embodiment), for 64 QAM modulation, and associated with 2 consecutive symbols of 64 QAM modulation. 
         [0054]    This means that, given the 2×N bits b 0  to b 11 , the 2×N bits carried by the 64 QAM constellation y 0  to yl  1  are determined as follows: 
         [0000]      y0=b4, y1=b6, y2=b0, y3=b5, y4=b8, y5=b10 y6=b3, y7=b1, y8=b7, y9=b2, y10=b11, y11=b9 
         [0000]    where b 0  and y 0  are the most significant bits (MSB), and b 11  and y 11  are the least significant bits (LSB). 
         [0055]    More precisely, the “Mapper” block receives the bits y 0  to y 5  first, followed by the bits y 6  to y 11 . 
         [0056]    Still referring to the case of 64 QAM modulation wherein the “Demux” block operates with m equal to 2, another permutation has proven to be advantageous (seventh embodiment); the 2×N bits inputted to the “Demux” block are permuted as specified in  FIG. 12  and are associated with 2 consecutive symbols of 64 QAM modulation. 
         [0057]    This means that, given the 2×N bits b 0  to b 11 , the 2×N bits carried by the 64 QAM constellation y 0  to y 11  are determined as follows: 
         [0000]      y0=b4, y1=b6, y2=b0, y3=b5, y4=b8, y5=b10 y6=b2, y7=b1, y8=b7, y9=b3, y10=b11, y11=b9 
         [0058]    In the case of 16 QAM modulation, the 2×N bits inputted to the “Demux” block may be permuted, for example, as specified in  FIG. 13  (eighth embodiment) and associated with 2 consecutive symbols of 16 QAM modulation. 
         [0059]    This means that, given the 2×N bits b 0  to b 7 , the 2×N bits carried by the 16 QAM constellation y 0  to y 7  are determined as follows: 
         [0000]      y0=b0, y1=b2, y2=b3, y3=b6, y4=b4, y5=b1, y6=b7, y7=b5 
         [0060]    Still referring to the case of 16 QAM modulation wherein the “Demux” block operates with m equal to 2, a second permutation has also proven to be advantageous (ninth embodiment); the 2×N bits inputted to the “Demux” block are permuted as specified in  FIG. 14  and are associated with 2 consecutive symbols of 16 QAM modulation. 
         [0061]    This means that, given the 2×N bits b 0  to b 7 , the 2×N bits carried by the 16 QAM constellation y 0  to y 7  are determined as follows: 
         [0000]      y0=b0, y1=b3, y2=b2, y3=b6, y4=b4, y5=b1, y6=b7, y7=b5 
         [0062]    Still referring to the case of 16 QAM modulation wherein the “Demux” block operates with m equal to 2, a third permutation has also proven to be advantageous (tenth embodiment); the 2×N bits inputted to the “Demux” block are permuted as specified in  FIG. 15  and are associated with 2 consecutive symbols of 16 QAM modulation. 
         [0063]    This means that, given the 2×N bits b 0  to b 7 , the 2×N bits carried by the 16 QAM constellation y 0  to y 7  are determined as follows: 
         [0000]      y0=b0, y1=b2, y2=b3, y3=b5, y4=b4, y5=b1, y6=b7, y7=b6 
         [0064]    Still referring to the case of 16 QAM modulation wherein the “Demux” block operates with m equal to 2, a fourth permutation has also proven to be advantageous (eleventh embodiment); the 2×N bits inputted to the “Demux” block are permuted as specified in  FIG. 16  and are associated with 2 consecutive symbols of 16 QAM modulation. 
         [0065]    This means that, given the 2×N bits b 0  to b 7 , the 2×N bits carried by the 16 QAM constellation y 0  to y 7  are determined as follows: 
         [0000]      y0=b0, y1=b3, y2=b2, y3=b5, y4=b4, y5=b1, y6=b7, y7=b6 
         [0066]    The above-described methods may be used to advantage in a system for transmitting digital signals based on a 16 QAM or 64 QAM or QAM256 modulator, and particularly in an audio/video digital signal transmitter for broadcasting digital terrestrial television signals. 
         [0067]    As is apparent to those skilled in the art, if the above-described methods are applied in transmission, reverse methods will have to be applied in reception. 
         [0068]    As known, the transmission of television signals is carried out by radio frequency transmitters, while the reception of television signals occurs through television receivers typically installed in the television service users&#39; homes.