Abstract:
Aspects of the invention for testing and debugging an embedded device under test may include the step of loading an instruction into a parameterized shift register of a BIST module coupled to each one of a plurality of embedded memory modules comprising the embedded device under test. An identity of the loaded instruction may be determined subsequent to loading the instruction into the parameterized shift register. A plurality of test signals may be generated which correspond to the determined identity of the loaded instruction. In this regard, each of the generated plurality of test signals may control the execution of the testing and debugging of a corresponding one of each of the plurality of embedded memory modules that make up the embedded device under test.

Description:
CROSS-REFERENCE TO RELATED APPLICATIONS/INCORPORATION BY REFERENCE 
   Not applicable. 
   BACKGROUND OF THE INVENTION 
   Certain embodiments of the invention relate to the testing of embedded devices. More specifically, certain embodiments relate to a software programmable verification tool having a built-in self-test (BIST) for testing and debugging multiple memory modules in an embedded device under test (DUT). 
   Advancement in chip technology has resulted in the development of embedded processors and controllers. Embedded processors and/or controllers may include microprocessor and/or microcontroller circuitry that have been integrated into a single package containing associated companion logic and peripherals. Embedded processors differ from microprocessors and microcontrollers in that microprocessors and microcontrollers are typically coupled with associated logic on a circuit board to implement a specified application. 
   Further advancements in chip technology have increased packaging density to the point where it is now possible to implement a standalone application on a single chip. In this regard, the resulting integrated circuit (IC) is called a system on a chip (SoC). A SoC may include one or more microprocessor and/or microcontroller elements, peripherals, associated logic and memory all fabricated on a densely packaged IC. For example, a SoC for a broadband set-top box may include a receiver, a transmitter, a digital signal processor, one or more encoders and decoders, random access memory (RAM), and non-volatile memory (NVM), all of which may be integrated on a single chip. The peripherals are typically called embedded peripherals. In the case of a memory element, the memory element may be called an embedded memory. 
   Notwithstanding, these advancements in chip technology are not without their challenges. Chip testing is crucial to design, development, manufacture and integration phases. Chip density, has and in some cases, almost eliminated the use of traditional chip testing methods. For example, many embedded systems utilize multiple layers of epoxy having conduits and lines buried deep within, making them practically inaccessible to external debugging and verification tools. Additionally, traditional methods such as capturing traces using an oscilloscope may be problematic for many embedded processors that either operate at or have bus speeds in excess of a few hundred megahertz (MHz). 
   Although techniques such as boundary-scan have been developed to address some of these problems, boundary scan may not be a practical solution in embedded systems, for example embedded memories, where real estate is extremely expensive and in which embedded system components are densely packed. Boundary-scan typically includes embedding at least one test access port (TAP) and associated circuitry into an embedded system to facilitate tasks such as testing debugging, and verification. For example, the Institute of Electronic Engineers (IEEE) joint test action group (JTAG) TAP or IEEE 1149.1 standard utilizes boundary-scan for debugging and verifying embedded systems. 
   Furthermore, as the cost of memory continues to decline, increased packaging density technology has resulted a proliferation of embedded systems with large amounts of memory. Especially in cases where there is no direct connection between embedded memory module pins and the package pins, external testing may be extremely difficult if not impossible. Attempts to use complex and often convoluted test vectors are extremely time consuming and typically result in increased chip cost. 
   Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with some aspects of the present invention as set forth in the remainder of the present application with reference to the drawings. 
   BRIEF SUMMARY OF THE INVENTION 
   Certain embodiments of the invention facilitate testing and debugging an embedded device under test. A method for testing and debugging an embedded device under test may include the step of loading an instruction into a parameterized shift register of a BIST module coupled to each one of a plurality of embedded memory modules comprising the embedded device under test. An identity of the loaded instruction may be determined subsequent to loading the instruction into the parameterized shift register. A plurality of test signals may be generated which correspond to the determined identity of the loaded instruction. In this regard, each of the generated plurality of test signals may control the execution of the testing and debugging of a corresponding one of each of the plurality of embedded memory modules that make up the embedded device under test. 
   The generating step may include the step of distributing each of the generated plurality of test signals sequentially to a corresponding one of each of the plurality of embedded memory modules comprising the embedded device under test. The loading step may further include the step of generating at least one clock signal from a host application software. The generated clock signal may control the loading of the instruction into the parameterized shift register. The loading step may further include shifting the instruction into the parameterized shift register of the BIST module. 
   The method may further include the step of identifying the command within the instruction that was shifted into the parameterized shift register. The identifying step may further include the step of decoding the identified command. Results of the tests may be may be loaded from each one of a plurality of the embedded memory modules into the parameterized shift register of the BIST module. The test results may be loaded test into the parameterized shift register under control of a host application software. Additionally, the host application software may shift the test results out of the parameterized shift register for processing. In another aspect of the invention, at least a portion of the test results may be stored in an internal register and made available to the host application software. 
   Another embodiment of the invention provides a system for testing and debugging an embedded device under test. The system may include a loader for loading an instruction into a parameterized shift register of a BIST module coupled to each one of a plurality of embedded memory modules comprising the embedded device under test. An identifier may be adapted to determine an identity of the loaded instruction. A generator may be adapted to generate a plurality of test signals corresponding to the determined identity of the loaded instruction. Each of the generated plurality of test signals may be adapted to control and execution of the testing and debugging of a corresponding one of each of the plurality of embedded memory modules comprising the embedded device under test. 
   The generator may include a distributor adapted to distribute each of the generated plurality of test signals sequentially to a corresponding one of each of the plurality of embedded memory. The invention may further include a host application software suitably adapted to generate at least one clock signal which may control loading of the instruction into the parameterized shift register. The loader may further include a shifter adapted to shift the instruction the parameterized shift register of the BIST module. The identifier may be adapted to identify a command within the instruction that was shifted into the parameterized shift register. The identifier may further include a decoder adapted to decode the identified command. 
   The loader may be adapted to load test results from the each one of a plurality of embedded memory modules comprising the embedded device under test into the parameterized shift register of the BIST module. A shifter may be adapted to shift the loaded test results out of the parameterized shift register under control of a host application software. An internal register, which may be accessible by the host application software, may be adapted to store at least a portion of the test results. 
   In another embodiment of the invention, there is provided a machine-readable storage, having stored thereon a computer program having a plurality of code sections for testing and debugging an embedded device under test, the code sections executable by a machine for causing the machine to perform the steps described above. 
   These and other advantages, aspects and novel features of the present invention, as well as details of an illustrated embodiment thereof, will be more fully understood from the following description and drawings. 

   
     BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS 
       FIG. 1   a  is a high-level block diagram of a software programmable verification tool in accordance with an embodiment of the invention. 
       FIG. 1   b  is a high-level block diagram illustrating the software programmable verification tool of  FIG. 1   a  located remotely from the embedded memory. 
       FIG. 1   c  is a high-level block diagram illustrating the software programmable verification tool of  FIG. 1  co-located with the embedded memory. 
       FIG. 2  is a block diagram of an exemplary BIST module coupled to a memory in accordance with an embodiment of the invention. 
       FIG. 3  is a block diagram illustrating an exemplary parameterization for an input to the shift register of the BIST module of  FIG. 2  in accordance with an embodiment of the invention. 
       FIG. 4  is an exemplary timing diagram that may be utilized to shift data in and out of the shift register of the BIST module of  FIG. 2  in accordance with an embodiment of the invention. 
   

   DETAILED DESCRIPTION OF THE INVENTION 
   Aspects of the invention provide a software programmable verification tool having a built-in self-test (BIST) module for testing and debugging multiple memory modules in an embedded device under test (DUT). The invention provides a software programmable BIST that may be capable of testing, for example, embedded single-port or dual-port embedded on-chip memories at any speed up to a maximum tolerated speed for the memory device. Advantageously, the software programmable BIST, may remove some design complexities from a device level to a software level. Software programmability also enables flexible test pattern generation during testing and consequently improves fault coverage of the BIST. Accordingly, since the BIST enables software programmability, it provides a flexible platform for system development and integration. 
     FIG. 1   a  is a high-level block diagram  100  of a software programmable verification tool in accordance with an embodiment of the invention. Referring to  FIG. 1   a , there is shown a software programmable verification tool  102  and an embedded memory  104 . In one embodiment of the invention, the software programmable verification tool  102  may be remotely located from the embedded memory  104 . In another embodiment of the invention, the software programmable verification tool  102  may be collated with the embedded memory  104  in a common embedded system such as a core. 
     FIG. 1   b  is a high-level block diagram  110  illustrating the software programmable verification tool  102  of  FIG. 1   a  located remotely from the embedded memory  104 . Referring to  FIG. 1   b , the software programmable verification tool  102  may be part of a host system or a test fixture. For example, the host system may be a personal computer (PC)  106  or an embedded system tool (EST). In this regard, the host PC  106  may be configured as a host processor for the software programmable verification tool  102 . The PC  106  may be coupled to the embedded memory  104  via, for example, a connector or socket adapted to communicate suitable signals, for example, clock, address, data and control signals, between the software programmable verification tool  102  and the embedded memory  102 . 
     FIG. 1   c  is a high-level block diagram  120  illustrating the software programmable verification tool  102  of  FIG. 1  co-located with the embedded memory  104 . Referring to  FIG. 1   a , the software programmable verification tool  102  may be part of an embedded system such as a SoC  108 . In this regard, the software programmable verification tool may be arranged so that it is embedded within the fabric or core of the SoC  108 . In this arrangement, the signals such as clock, address, data and control of the software programmable verification tool  102  may be coupled directly to the embedded memory  104  on chip. Various external pins on the SoC  108  may be adapted to provide certain signals off-chip. 
   In accordance with an embodiment of the invention, the various embodiments of the software verification tool in  FIG. 1   b  and  FIG. 1   c  may include a bulk-in self-test (BIST) module.  FIG. 2  is a block diagram of an exemplary BIST module  202  coupled to a memory  204  in accordance with an embodiment of the invention. The memory  204  may include various memories  204   a ,  204   b , . . . ,  204   n  in accordance with an embodiment of the invention. Referring to  FIG. 2 , the BIST module  202  may include a shift register  206 , a decoder  208 , an identifier  209 , a counter  210 , a first synchronizer  212 , a second synchronizer  214 , a BIST logic block  216 , a loader  219  which comprises an internal register  218 , a comparator  220 , a row logic block  222 , a delay block  224 , first multiplexer (MUX)  226  and a plurality of multiplexers  230   a ,  230   b , . . . ,  230   n . The BIST module  202  may be adapted to test and debug, for example, custom single or dual port static memories at operational speed or at speeds lower than operational speed. Advantageously, the BIST module  202  may be adapted to test and debug multiple memories sequentially or in parallel. Sequential testing methodology may provide reduced on-chip area for fabrication, while parallel testing methodology may provide reduced test time. 
   The shift register  206  in BIST module  202  may be a sequential register that may be adapted to receive serially shifted test commands and/or data. Various portions of the shift register  206  may be coupled to counter  210 , decoder  208  and the BIST logic block. An input signal (sdata_in) containing an instruction including a test command and/or associated data may be serially shifted into the shift register  206 . An output signal (sdata_out) may be provided to shift data out of the shift register  206 . A BIST enable signal (bist_en) and a data clock signal (data_clk) may control certain operations of the shift register  206 , for example the shifting of data into and out of the shift register  206 . 
   The decoder  208  may be coupled to the shift register  206 . Accordingly, the decoder  208  may be configured to receive at least a portion of the sdata_in signal and decode at least a portion of the received sdata_in signal that may be serially shifted into the shift register  206 . The portion of the serial data that the decoder  208  may receive may contain at least one command or instruction to be executed by the BIST module  202 . 
   The BIST logic block  206  may be coupled to at least the decoder  208  and the counter  210 . Additional inputs to the BIST logic block  206  may include, but are not limited to a clock signal (clk) and a reset signal (rst). The system clock signal (clk) may be provided by a host system application and may be adapted to control various functions of the BIST module  202 . The reset signal (rst) may also be provided by the host system application and may be adapted to reset various components of the BIST module  202  to a known state. The BIST logic block  206  may contain suitable circuitry and logic that may be configured to generate signals such as data, address, control, and timing signals. For example, BIST logic block  216  may be configured to generate a done signal which may serve as an input to the first synchronizer  212 . The BIST logic block  216  may also be configured to produce an output signal that may be provided as an input to the comparator  220 . 
   The BIST logic block  216  may be coupled to at least the decoder  208  and the counter  210 . Additional inputs to the BIST logic block  216  may include, but are not limited to a system clock signal (clk) and a reset signal (rst). The system clock signal (clk) may be provided by a host system application and may be adapted to control various functions of the BIST module  202 . The reset signal (rst) may also be provided from the host system application and may be adapted to reset various components of the BIST module  202  to a known state. The BIST logic block  216  may contain suitable circuitry and logic that may be configured to generate signals such as data, address, control, and timing signals. For example, BIST logic block  216  may be configured to generate a done signal, which may serve as an input to the first synchronizer  212 . The BIST logic block  216  may also be configured to produce an output signal that may be provided as an input to the comparator  220 . 
   The first synchronizer  212  may be configured to synchronize the bist_done signal (bist_done) from the system clock to the data clock signal (data_clk). The data clock signal (data_clk) may be adapted as an input to the shift register  206  and the bist_done signal may be generated by the BIST logic block  210 . The BIST logic block  210  may be configured to generate the bist_done signal, for example, at the end of completion of a specified test and/or operation. The synchronized output signal generated by the synchronizer  212  may include a done_sync signal. In one embodiment of the invention, upon synchronization of the done_sync signal, whenever the done_synch is set to a logic one (1) or goes high, the shift register  206  may be overwritten with at least a portion of the contents of the internal register  218 . In this regard, data results for any test may be loaded from the internal register  218  into the shift register  206 . The result data may subsequently be shifted out of the shift register  206  whenever the bist_en signal is set to a logic zero (0) or pulled low. 
   The second synchronizer  214  may be configured to synchronize the system clock signal clk and the bist_en signal, which may be an input to the shift register  206 . A resulting synchronized signal bist_en_sync may be provided as an input to the BIST logic block  216 . The delay block  224  may be configured to introduce a delay in the bist_en_sync signal, thereby generating a bist_active signal. The bist_active signal may be coupled as an input select to the MUXes  230   a ,  230   b , . . . ,  230   n.    
   At least a portion of the I/O pins of the shift register may be coupled to the BIST logic block  216 . For example, portions of the shift register  206  that may correspond to one or more addresses and/or one or more data may be coupled to corresponding address and data inputs of the BIST logic block  216 . To support the stop on error mode of operation, a stop-on-error signal may be coupled to the BIST logic block  216 . The BIST logic block  216  may be adapted to generate various data and control signals, some of which may be coupled to the MUXes  230   a ,  230   b , . . . ,  230   n  as data input and/or select signals. Exemplary control signals generated by the BIST logic block  216  may include, but are not limited to, address, data, write enable (we), chip enable (ce), bist (bi) and sub-word writeable (sw) signals. In one aspect of the invention, the BIST module  202  may be configured so that the write enable (we), chip enable (ce), and software enable (sw) signals are active low signals, although the invention is not limited in the regard. One or more of the signals generated by the BIST logic block  216  may control operations, such as, enabling one or more of the MUXes  230   a ,  230   b , . . . ,  230   n  to select one or more memory modules to be tested, which may include writing to and reading from the memory modules. 
   Decoder  228  and MUX  226  may be adapted to control the reading and writing of data to and from any one or more of the memory modules  204   a ,  204   b , . . . ,  204   n . A memory select signal (mem_sel) may be coupled to the decoder  228  and MUX  226  to enable the contents of an appropriate memory  204   a ,  204   b , . . . ,  204   n  to be loaded into the comparator  220 . The chip enable bit from the BIST logic block  216  may be provided as an input to the decoder  228  in order to select an appropriate one of the memory modules in memory  204  to be tested. 
   The comparator  220  may be coupled to the BIST logic block  216  via an expected data signal (expected_data). Comparator  220  may also be coupled to an output of MUX  226  to receive the RAM data output signal (rdata_o) from MUX  226 . The comparator  220  may be adapted to include suitable circuitry and/or logic that may compare the expected data signal (expected_data) received from the BIST logic block  216  with corresponding RAM output data signal (rdata_o) signal from MUX  226 . In this regard, the actual test result data or RAM data output rdata_o1, rdata_o2, . . . , rdata_on read from memory modules  204   a ,  204   b , . . . ,  204   n  respectively, may be selected by MUX  226  using a chip enable signal (ce) coupled to decoder  228  and a memory select signal (mem_sel) coupled to the MUX  226  and supplied to the comparator  220 . 
   The comparator  220  may generate various output signals that may indicate a status and/or information pertaining to a test. For example, the comparator  220  may generate a RAM data out (rdata_o) signal to indicate the actual data read from a location in memory, an expected data signal (expected_data) which may indicate the data that was written to the memory, and an error_address signal indicating an address of a location in memory where an error occurred. The rdata_o signal, the expected_data signal and the error_address signals may be communicated to the internal register  218  where they may set one or more bits in specified memory locations and/or registers. 
   A row logic block  222  may be adapted to execute various row-redundancy algorithms based on data received from the comparator  220 . An output error signal from comparator  220  may be coupled to an input of a row logic block  222 . In one embodiment of the invention, the row logic block  222  may be adapted to generate one or more of a failing address location n signal (fail_loc_n), a failing column signal (fail_col), and a pass/fail signal (pass_fail). The fail_loc_n signal, the fail_col signal and the pass_fail signals may be communicated to the internal register  218  where they may set one or more bits in specified memory locations and/or registers. 
   In another aspect of the invention, the comparator  220  may be adapted to generate a col_fail signal that may be utilized to indicate the results of testing various columns of the memory module under test. In this regard, the comparator  220  may be configured to generate a rdata_o signal and an expected_data signal. The rdata_o signal may represent results read from one or more memory locations and the expected_data signal may represent corresponding results that were expected from the one or more memory location that were tested. The rdata_o and the expected_data signals and be adapted to set one or more corresponding rdata_o and/or expected_data bits in the internal register  218 . Accordingly, one or more bits representing each of the rdata_o bits and the expected data bits may be accumulated and an XOR operation executed on a the accumulated rdata_o and expected_data bits. The col_fail signal may represent the cumulative results of the XOR operation on a column-by-column basis for the accumulated rdata_o and expected_data bits. Logic one (1) at the end of testing a column may represent a column failure. 
     FIG. 3  is a block diagram  300  illustrating an exemplary parameterization for an input to the shift register  206  of the BIST module of  FIG. 2  in accordance with an embodiment of the invention. Referring to  FIG. 3 , the shift register  306  may be arranged so that a first portion  302  of the shift register  306  may contain a command to be executed by the BIST module  202  ( FIG. 2 ). In one embodiment of the invention, the first portion  302  of the shift register  306  may contain a total of 3 bits, thereby providing 2 3  or eight (8) possible commands that may be decoded by the decoder  208  ( FIG. 2 ) and provided to the BIST logic block  216  for processing. A second portion  304  of the shift register  306  immediately successive to the first portion  302  may contain a counter value that may be utilized by the counter  210  ( FIG. 2 ). The second portion  304  of the shift register  306  may contain a total of 4 bits, thereby providing 2 4  or sixteen (16) possible count values that may be utilized by the counter  210 . 
   A third portion  308  of the shift register  306  immediately successive to the second portion  304  may contain a first address value that may be decoded by decoder  208  and provided to the BIST logic block  216  for processing. The third portion  308  of the shift register  306  may contain a total of m bits, thereby providing the possibility of addressing 2 m  memory locations of the memory  204 . A fourth portion  310  of the shift register  306  immediately successive to the third portion  308  may contain a first data value that may be decoded by decoder  208  and provided to the BIST logic block  216  for processing. The fourth portion  310  of the shift register  306  may contain a total of n bits, thereby providing the possibility of writing or reading a 2 n -bits wide word to a location of the memory  204 . 
   The bit size of the command, counter, first address and second address are for illustrative purposes and the invention is not limited in this regard. Additionally, the exact positioning of the command, counter, first address and second address may be altered without departing from the spirit of the invention. In this regard, the command could be followed by the first data, followed by the counter, which may be followed by the first address. Furthermore, there may be more than one address fields, for example a second address, a third address, a fourth address and so on. Similarly, there may be more than one data fields, for example a second data, a third data, a fourth data and so on. 
     FIG. 4  is an exemplary timing diagram  400  that may be utilized to shift data in and out of the shift register  206  of the BIST module  202  of  FIG. 2  in accordance with an embodiment of the invention. Referring to  FIG. 4 , there is shown clock signals for a data clock (data_clk) signal  402 , a data input signal (sdata_in)  404 , a data output signal (sdata_out)  406  and a BIST enable signal (bist_en)  408 . In accordance with one embodiment of the invention, the shift register may be active whenever the bist_en signal  408  is low. Accordingly, data may be shifted in and out of the shift register  206  whenever the bist_en signal  408  is low. Whenever the bist_en signal  408  is high, data shifting may be suspended and the BIST logic block  216  may become active. In this regard, whenever the bist_en signal  408  is high, memory testing by the BIST module  202  may proceed. The BIST module  202  may be configured to operate at the same frequency as the system clock (clk). Advantageously, this may permit the BIST to test a memory under test at operational speeds. In one aspect of the invention, the clk and data_clk signals may be adapted to be independent signals and in this regard, the clk and data_clk signals may not require synchronization. 
   Generally, in operation, the BIST module  202  may be controlled by a test software application that may be configured to run, for example on a host system such as a PC. Under control of the test software application, data may be shifted into the shift register  206  with the sdata_in signal and shifted out of the shift register  206  with the sdata_out signal. The speed at which data may be shifted in and shifted out of the shift register  206  may be controlled by the test application software application, through for example, the data_clk signal. The data shifted out of the shift register may contain results of any testing done on a DUT by the BIST module  202 . 
   In one aspect of the invention, the host application software may be adapted so that the bist_en signal may be an active low signal. However, the invention is not limited in this regard. In this case, while the bist_en remains at a logic zero (0) or low, data may be shifted into the shift register  206  via the sdata_in signal. Upon completion of shifting data into the shift register  206 , the bist_en signal may be changed to a logic one (1) or high. When this happens, the BIST logic block  216  may subsequently be activated and testing may begin. 
   In another aspect of the invention, whenever the done signal is a logic one (1) or high, the bist_en signal may be transitioned to a logic zero (0) or low in order to initiate the completion a full test cycle. Upon completion of the actual testing, data, which may include test results stored during testing, may be shifted out of the shift register  206  at a rate of data_clk. The data may include information such as an address of a memory location where and error occurred, the expected data (expected_data), the RAM data (rdata_o), the location of the failing columns (col_fail), whether the test was a success or a failure (pass/fail) and information such as fuse repair information. Simultaneously, the host software application may shift new data into the shift register  206  in order to initiate a subsequent test cycle. A done signal generated by the BIST logic block  216  may be set to a logic one (1) or high to represent the completion of testing of a DUT such as a memory module. The first synchronizer  212  may receive the done signal and synchronize the done signal with the data clock signal (data_clk) to generate a done_sync signal. The done_sync signal may be utilized to initiate or signify the beginning of testing of a subsequent memory module or signify the end of testing of a memory as appropriate. 
   The BIST module  202  may be adapted to include at least two modes of operation, namely, a normal mode and a stop-on-error mode. In accordance with one aspect of the invention, in the stop-on-error mode, the BIST module  202  may be adapted to stop testing on the occurrence of a first error, or a predefined amount of errors. In the stop-on-error mode, whenever the BIST module  202  may be configured to report error data belonging to at least a first memory location of memory module  202  where an error occurred. In this regard, the stop-on-error mode may be notably suitable for a debugging operation rather than a pass/fail analysis. The stop-on-error mode may be controlled by the stop on error signal ( FIG. 2 ). 
   In the normal mode of operation, the BIST module  202  may be adapted to continue testing the at least a portion of the memory module despite the occurrence of one or more errors or failures. An output signal, for example a pass/fail signal, from the comparator  220  may be configured to set a bit in the internal register  218 , which may subsequently be read by the host application software. In one embodiment of the invention, the pass fail bit in the internal register  218  may be set to a logic one (1) or high to indicate that the memory module under test is un-repairable. 
   While the invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from its scope. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed, but that the invention will include all embodiments falling within the scope of the appended claims. 
   Accordingly, the present invention may be realized in hardware, software, or a combination of hardware and software. The present invention may be realized in a centralized fashion in one computer system, or in a distributed fashion where different elements are spread across several interconnected computer systems. Any kind of computer system or other apparatus adapted for carrying out the methods described herein is suited. A typical combination of hardware and software may be a general-purpose computer system with a computer program that, when being loaded and executed, controls the computer system such that it carries out the methods described herein. 
   The present invention also may be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which when loaded in a computer system is able to carry out these methods. Computer program in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: a) conversion to another language, code or notation; b) reproduction in a different material form. 
   Notwithstanding, the invention and its inventive arrangements disclosed herein may be embodied in other forms without departing from the spirit or essential attributes thereof. Accordingly, reference should be made to the following claims, rather than to the foregoing specification, as indicating the scope of the invention. In this regard, the description above is intended by way of example only and is not intended to limit the present invention in any way, except as set forth in the following claims. 
   While the present invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present invention without departing from its scope. Therefore, it is intended that the present invention not be limited to the particular embodiment disclosed, but that the present invention will include all embodiments falling within the scope of the appended claims.