Abstract:
A latch circuit and method includes providing a first tri-gate non-volatile device, providing a second tri-gate non-volatile device, coupling the first tri-gate non-volatile device to the second tri-gate non-volatile device, erasing the first tri-gate non-volatile device, programming the second tri-gate non-volatile device, and latching an output node of the latch device to a logic state determined by respective thresholds of the first and second tri-gate non-volatile devices. Coupling the first tri-gate non-volatile device to the second tri-gate non-volatile device can include direct coupling, or indirect coupling through a cross-coupled circuit.

Description:
CROSS-REFERENCE TO RELATED APPLICATION 
     This application claims the benefit of U.S. Provisional Application Ser. No. 61/752,248 filed Jan. 14, 2013, the entire contents of which are incorporated by reference herein. 
    
    
     TECHNICAL FIELD 
     The present disclosure is related to non-volatile latch cells, and more specifically, to non-volatile latch cells using SONOS (Silicon Oxide, Nitride, Oxide, Silicon) devices. 
     BACKGROUND 
     Non-volatile latch cells are known in the art and can be used in various programmable circuits, for example, to program logic circuits or I/O circuits into different modes, or to store trim settings for analog circuits, among many other uses. 
     Some non-volatile latch circuits can include numerous transistors with a corresponding large layout area (˜100 μm2), and require complicated signals to power-up correctly. 
     A SONOS non-volatile latch  100  is shown in  FIG. 1 . Latch  100  uses a trigate structure including one SONOS transistor (the non-volatile element) and two MOS transistors (used to isolate the SONOS transistor for programming and erasing modes) known as the STR (Store) transistor and the RCL (Recall) transistor. The SONOS transistor is a type of charge trapping transistor where charge stored in a nitride layer makes a non-volatile memory device/transistor. 
     In a lower portion of the circuit, latch  100  uses a first SONOS device including MOS transistors T 5  and T 3 , and SONOS transistor T 1 , and a second SONOS device including MOS transistors T 6  and T 4 , and SONOS transistor T 2 . The Vneg and Vspw voltages shown next to various transistors in  FIG. 1  are substrate voltages of the transistors. The gates of transistors T 5  and T 6  are coupled together to receive the LOAD signal, the gate of transistor T 1  receives the TEST_P signal, the gate of transistor T 2  receives the TEST_N signal, and the gates of transistors T 3  and T 4  receives the PROGRAM_L signal. The sources of transistors T 3  and T 4  are to receive the Vspw voltage. In latch  100 , transistor T 1  is erased, and transistor T 2  is programmed. The lower portion of latch  100  is coupled to an upper circuit portion including P-channel transistors T 11 , T 12 , T 13 , and T 14 , as well as N-channel transistors T 7 , T 8 , T 9 , and T 10 . Vltch is the substrate voltage of the PMOS devices T 11 , T 12 , T 13 , and T 14 . The sources of transistors T 11 , T 12 , T 13 , and T 14  receive the Vpwr voltage. The gates of transistors T 13  and T 14  receive the EQUALIZE signal, the gate of transistor T 11  is coupled to the drain of transistor T 13 , the gate of transistor T 12  is coupled to the drain of transistor T 14 , the gates of transistors T 9  and T 10  receive the HOLD signal, the gate of transistor T 7  is coupled to the drain of transistor T 13 , and the gate of transistor T 8  is coupled to the drain of transistor T 14 . The sources of transistor T 7  and T 8  receive the Vneg voltage. Node ID is coupled to capacitor CID, and NODE IDM is coupled to capacitor CIDM. These capacitors are parasitic capacitors and input capacitors of the other circuits connected to the latch. 
     Latch  100  uses fourteen transistors, consumes a great deal of integrated circuit area, and relies on complicated signals. The EQUALIZE_L, LOAD, HOLD, SB, and SA signals are shown in the corresponding timing diagram of  FIG. 2 , as well as the equalize, delay, and latch modes of operation. Latch  100  also has a possible undesirable mode of operation. If node voltages ID and IDM have not turned on transistors T 11  and T 12  before the hold signal turns on, then the mismatch of the threshold voltages of transistors T 9  and T 10 , instead of the programming and erasing of transistors T 1  and T 2 , will determine the logic state of latch  100 . 
     SUMMARY 
     According to a first embodiment, a latch circuit includes a first non-volatile tri-gate device coupled between a source of supply voltage and an output node, and a second non-volatile tri-gate device coupled between the output node and ground. The first non-volatile tri-gate device includes first and second MOS transistors, and a third transistor including a charge-trapping nitride layer. The third transistor is coupled between the first and second transistors, and each transistor shares a common current path. The second non-volatile tri-gate device includes first and second MOS transistors, and a third transistor including a charge-trapping nitride layer. The third transistor is coupled between the first and second transistors, and each transistor shares a common current path. The first tri-gate device and the second tri-gate device each include two control gates and a programming gate. 
     According to a second embodiment, a latch circuit includes a first non-volatile tri-gate device coupled between a first node and a bit line, a second non-volatile tri-gate device coupled between a second node and source line, and a cross-coupled circuit coupled to a source of supply voltage and to the first and second nodes. The first non-volatile tri-gate device includes first and second MOS transistors, and a third transistor including a charge-trapping nitride layer. The third transistor is coupled between the first and second transistors, and each transistor shares a common current path. The second non-volatile tri-gate device includes first and second MOS transistors, and a third transistor including a charge-trapping nitride layer. The third transistor is coupled between the first and second transistors, and each transistor shares a common current path. A first gate of the first tri-gate device and a first gate of the second tri-gate device are coupled together to a first control node, a second gate of the first tri-gate device and a second gate of the second tri-gate device are coupled together to a programming node, and a third gate of the first tri-gate device and a third gate of the second tri-gate device are coupled together to a second control node. The cross-coupled circuit includes first and second cross-coupled P-channel MOS transistors. The latch circuit also includes a buffer circuit coupled between the second node and an output node. 
     In one embodiment, a method of operating a latch circuit includes providing a first tri-gate non-volatile device, providing a second tri-gate non-volatile device, coupling the first tri-gate non-volatile device to the second tri-gate non-volatile device, erasing the first tri-gate non-volatile device, programming the second tri-gate non-volatile device, and latching an output node of the latch device to a logic state determined by respective thresholds of the first and second tri-gate non-volatile devices. Coupling the first tri-gate non-volatile device to the second tri-gate non-volatile device can include direct coupling, or indirect coupling through a cross-coupled circuit. 
     Alternative embodiments are possible where the transistor with the nitride charge trapping layer in the trigate is replaced with a floating gate transistor. In such alternative embodiments, the trigate would include two MOS transistors and a third transistor with a floating gate layer. 
    
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
       The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate various embodiments of the invention and together with the description, serve to explain the principles thereto, the figures including: 
         FIG. 1  is related art pertaining to a non-volatile latch circuit; 
         FIG. 2  is a timing diagram associated with the latch circuit of  FIG. 1 ; 
         FIG. 3  is a non-volatile latch circuit  300  according to a first embodiment; 
         FIG. 4  is a non-volatile latch circuit  400  according to a second embodiment; and 
         FIG. 5  is an embodiment of a layout of two tri-gate SONOS devices suitable for use in the non-volatile latch circuit  400  of  FIG. 4 . 
     
    
    
     DETAILED DESCRIPTION 
     In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of various embodiments of the invention. It will be evident, however, to one skilled in the art that the present invention may be practiced without these specific details. Although various latch embodiments are described herein using SONOS devices, one skilled in the art would recognize there are embodiments that may be equally well be used with floating gate or other NVM devices. Therefore, SONOS is used by way of example and not by limitation. 
     A non-volatile latch circuit  300  is shown in  FIG. 3  according to one embodiment. Two tri-gate devices  302  and  304  are directly coupled together at the OUT output node. Devices  302  and  304  share a common current path. In the example shown in  FIG. 3 , device  302  is erased (DWI—Dynamic Write Inhibit) and device  304  is programmed (PGM). Depending upon the desired latched output logic state, the programming and erase modes may be switched. Device  302  is coupled between the VPWR power supply and the OUT output node, and device  304  is coupled between the OUT output node and ground. Except for the trigate devices, all other devices in a circuit using that latch can be low voltage devices having a reduced layout area. In addition, the use of low voltage devices enables the circuits using the latch to be faster and have larger current driving capability. 
     In non-volatile latch circuit  300 , each device  302  and  304  has three gates coupled to three transistors. The first gate in device  302  receives the VSTR 2  store signal for controlling an MOS transistor, the second gate in device  302  receives the VSONOS 2  programming voltage for controlling a SONOS charge trapping transistor, and the third gate in device  302  receives the VRCL 2  recall signal for controlling another MOS transistor. Similarly, the first gate in device  304  receives the VRCL 1  store signal for controlling an MOS transistor, the second gate in device  304  recives the VSONOS 1  programming voltage for controlling a SONOS charge trapping transistor, and the third gate in device  304  receives the VSTR 1  recall signal for controlling an MOS transistor. 
     In general, non-volatile latch circuit  300  requires a higher window (i.e. the difference between erased and programmed threshold voltages) compared to the requirements of non-volatile latch circuit  400  described in detail below. A typical value of the window (difference between erased and programmed threshold voltages of the SONOS charge trapping transistors) is 1.6V. This voltage may be achieved with longer program/erase times for the SONOS charge trapping transistors. The layout area for the non-volatile latch circuit  300  can be further shrunk based on specific technology and design rules such as gate to gate design rules. Since there are three gates (for the two CMOS transistors and the nitride charge trap transistor), the layout area of the non-volatile latch circuit  300  can be improved by improving gate to gate design rules. It is important to note that the VPWR voltage of 1.05 volts, and the other voltages mentioned, as well as the programming voltages and other voltages mentioned below can be changed as desired for a specific implementation. These voltages are therefore not limited to the typical voltages described herein. 
     The non-volatile latch circuit  300  operation modes (typical voltages on certain advanced technologies such as 28 nm) are set forth below. The P-well including the non-volatile latch circuit  300  is set to zero volts in all cases. VPWR can be 1 V or 1.05V for 28 nm technology (but can be different on other technologies). 
     
       
         
               
               
               
               
               
               
               
             
               
               
               
               
               
               
               
               
               
             
               
               
               
               
               
               
               
               
             
           
               
                   
                 TABLE 1 
               
               
                   
                   
               
               
                   
                 VSTR1 
                 VRCL1 
                 VSONOS1 
                 VRCL2 
                 VSONOS2 
                 VSTR2 
               
               
                   
                   
               
             
             
               
                   
               
             
          
           
               
                 Erase 
                 0 V 
                 0 V 
                 −7.5 
                 V 
                 0 V 
                 −7.5 
                 V 
                 0 V 
               
               
                 Program/DWI 
                 1 V 
                 0 V 
                 7.5 
                 V 
                 0 V 
                 7.5 
                 V 
                 1 V 
               
             
          
           
               
                 Read 
                 2.5 V/1.8 V 
                 2.5 V/1.8 V 
                 0 
                 V 
                 2.5 V/1.8 V 
                 Vpwr = 1/1.05 V 
                 2.5 V/1.8 V 
               
               
                   
               
             
          
         
       
     
     The above Table 1 shows the voltages used to program VSONOS 1  and leave the VSONOS 2  in an erased state. VSONOS 2  is set to a DWI (dynamic write inhibit) disturb (since Vpwr is approximately 1V) while VSONOS 1  is being programmed (since the 0V from GND is passed by the VSTR 1  transistor). The output node of non-volatile latch circuit  300  is referenced in  FIG. 3  as the LV NODE, which is a low voltage and can be directly connected to other circuitry (e.g. 1V device in 28 nm) without any HV buffers. The LV node is isolated from the high voltages by the STR and RCL transistors. 
     Referring again to  FIG. 3 , it should be noted that the read conditions are such that SONOS 1  and SONOS 2  are free of read disturb issues due to the bias conditions chosen, since VSONOS 1  is at 0V (same as the channel for SONOS 1 ) during read and VSONOS 2  is at Vpwr (same as the channel for SONOS 2 ) during read. In addition, DIBL/leakage (Drain-Induced Barrier Lowering) of a programmed cell (such as non-volatile latch circuit  300 ) is lower since Vds is approximately equal to 1V and not 1.8V or higher. 
     Non-volatile latch circuit  300  (as well as non-volatile latch circuit  400  described in further detail below) can be used for UDB (Universal Digital Block) or LUT (look-up-table) based FPGAs as well as more conventional functions like storing trim bits for analog or digital circuits. Other applications for non-volatile latch circuits are also known to those skilled in the art. 
     A second embodiment is the non-volatile latch circuit  400  shown in  FIG. 4 . Non-volatile latch circuit  400  includes a first, programmed, tri-gate device  402 , and a second, erased, tri-gate device  404 , coupled together with a cross-coupled PMOS transistor circuit  408 . The PMOS devices in circuit  408  are weak devices to ensure robustness of the latch. Except for the tri-gate devices  402  and  404  all other devices in latch  400  can be low voltage devices (Area=3.08 μm 2  on 65 nm including buffer  406 ). 
     The non-volatile latch  400  has two tri-gate devices, as discussed above. One tri-gate device  402  is programmed PGM (OFF) and the other device  404  will be erased with DWI (Dynamic Write Inhibit), which will make it ON. As discussed above, there are two PMOS devices  408  cross-coupled to first and second latch nodes complete the latch. Similar to the NVSRAM, the SONOS devices are isolated by HVNMOS transistors (known as STR and RCL transistors). The PMOS devices are intentionally made weak (˜10 μA), so that the SONOS current (˜3 μA for 6σ cell at end-of-life (EOL)) can overcome the mismatch of the PMOS devices. The PMOS devices are made weak by making them HV devices with small W/L as well as using the LV implants to make the Vt high. 
     The gates of the RCL transistors (one each in device  402  and device  404 ) are coupled together to receive the VRCL control signal. The gates of the SONOS transistors (one each in device  402  and device  404 ) are coupled together to receive the VSONOS programming voltage. The gates of the STR transistors (one each in device  402  and device  404 ) are coupled together to receive the VSTR control signal. The first tri-gate device  402  is coupled between a first circuit node and a BL bit line node. The second tri-gate device  404  is coupled between a second circuit node  410  and a SL source line node. The cross-coupled circuit  408  is coupled between the VPWR power supply voltage and the first and second circuit nodes. A buffer  406  including a PMOS and an NMOS device has an input coupled to the second circuit node and the OUT output node. 
     In an operational mode of non-volatile latch circuit  400 , during power up and normal chip operation (READ), BL and SL are ideally at zero volts (GND) without relying on any other part of the chip being powered up. As Vpwr reaches approximately 0.8V (Vt of PMOS devices), the erased SONOS leg will pull down the LV node (at least enough to overcome mismatch of PMOS devices) which will enable the latch to flip to the desired state. Since power up is relatively slow (at least 100 ns can be specified), the mismatched capacitive load due to the buffer only on one side is expected not to make a difference to cell robustness. 
     The operation table for the NV latch circuit  400 , including example values is shown below in Table 2: 
     
       
         
               
               
               
               
             
           
               
                 TABLE 2 
               
               
                   
               
               
                 Signal 
                 Read 
                 Program/DWI 
                 Erase 
               
               
                   
               
             
             
               
                 VSONOS 
                 0 V 
                 0 → 7.5 V 
                 0 → −7.5 V 
               
               
                 VSTR 
                 Vpwr (0 → 1.2 V) 
                 1.2 V 
                 1.2 V   
               
               
                 VRCL 
                 Vpwr (0 → 1.2 V) 
                   0 V 
                 0 V 
               
               
                 BL 
                 0 V 
                   0 V (PGM) 
                 0 V 
               
               
                 SL 
                 0 V 
                 1.2 V (DWI) 
                 0 V 
               
               
                 Vpwr 
                 Vpwr (0 → 1.2 V) 
                 1.2 V 
                 1.2 V   
               
               
                 PWELL 
                 0 V 
                   0 V 
                 0 V 
               
               
                   
               
             
          
         
       
     
     The Vprw value (1.2V) in Table 2 is typical for advanced technologies (e.g. 65 nm) and non-volatile latch circuit  400  is not limited to specific values of Vpwr, or programming/erasing voltages, which will vary depending upon the specific technology, as is known to a person of ordinary skill in the art. 
     A representative tri-gate layout drawing is shown in  FIG. 5  for reference only, as many other layouts may be possible. For example, the active pitch (active region width and space) may be different on the specific technology used. A first source/drain diffusion  502  associated with device  402  is shown, as well as a second source/drain diffusion  504  associated with device  404 . The three gates  506 ,  508 , and  510  corresponding to the RCL, SONOS, and STR gates are also shown in  FIG. 5 . The tri-gate pitch and dimensions shown in  FIG. 5  are for example only on a specific technology and are not limiting. The NV latch circuit  400  of the second embodiment has an area of about 3.081 μm 2  (including buffers) using 65 nm design rules. 
     Non-volatile latch circuit  400  can power up with external unregulated Vpwr=1.2V (+/−10%). This can work for a wide range of Vpwr rise times (from e.g. 100 ns to 10 ms). Non-volatile latch circuit  400  operates with the 1.2V core power supply (which may be different at different technology nodes) and not the 2.5V/3.3V I/O voltages. 
     Using non-volatile latch circuit  300  or  400 , UDB could go into sleep/hibernate to reduce leakage to ˜0.1 pA/cell and turn back on when needed within ˜200 ns. For example, this could be used at the standard cell phone frequency of 32 kHz to reduce to the duty cycle/leakage power to ˜3% (ON for 1 μs and OFF for 30 μs). 
     Due to the small cell size, non-volatile latch circuit  300  or  400  can also be used to create a 4-input LUT (Look-Up Table) based programmable logic. Such programmable logic may also be useful in space applications since it is immune to soft errors. 
     The output node of the NV latch circuit  300  or  400  is low voltage (LV) since it is isolated from the HV nodes during Programming/Erasing. Therefore, this can interface to a LV buffer and LV logic devices. 
     As discussed above, NV latch circuit  400  needs weak PMOS devices for robustness. This can be achieved by using LV PMOS implants on a HV device (similar to HVNPASS devices on NVSRAM trigate). Preferred targets for this PMOS device could be Vt˜0.75V and a Idsat ˜10 μA at 1.2V. 
     NV latch circuits  300  and  400  as described herein use fewer transistors and smaller die area than other latch solutions, provide a low voltage output node, and need no extra masks for a P-channel NVM device. A charge pump is required, however, to provide the programming voltage at the gate of the SONOS devices. 
     NV latch circuits  300  and  400  can be used in space applications due to a relative immunity from soft errors since the SONOS charge is trapped in a nitride layer. This is in contrast to conventional SRAM based FPGA/LUT architectures where the SRAM charge is stored on parasitic capacitors in the circuit and hence is vulnerable to soft errors due to exposure to radiation. 
     Having described and illustrated the principles of exemplary embodiments, it is appreciated by those having skill in the art that those embodiments can be modified in arrangement and detail without departing from such principles. For example, while a SONOS-type tri-gate device is shown, other non-volatile devices could be used such as floating gate and F-RAM (Ferroelectric Random Access Memory) type devices could also be used. As previously discussed, power supply and programming voltages, as well as other circuit voltages, can be changed as required for a particular application. Layout pitches can also be changed as required for a particular application. We therefore claim all modifications and variation coming within the spirit and scope of the following claims.