Abstract:
An addressing method for a multiplexable, bistable liquid crystal display wherein a first driving voltage which is larger than a first limiting voltage is applied to the selected display elements and a second driving voltage which is smaller than a second limiting voltage is applied to the non-selected display elements. For the first driving voltage only a first optical state is stable, and for the second driving voltage only a second optical state is stable. All the display elements are simultaneously switched on the display by means of a single writing voltage pulse. By this means a high-contrast, constant and immediate display is achieved over the entire active area. Row-at-a-time writing is also possible. Moreover, a liquid crystal display is introduced which is based upon the bistability effect and which employs a guest-host liquid crystal containing a chiral additive. The layer thickness of the liquid crystal is less than 10 μm and the ratio of the layer thickness (d) to the liquid crystal pitch (p) of the guest-host liquid crystal lies between 0.5 and 1.75. Spacer particles are distributed over the entire active area of the display.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention: 
     This invention relates to an addressing method for a multiplexable, bistable liquid crystal display of the type known from the U.S. Pat. No. 4,317,115 and to a display of the type known from the U.S. Pat. No. 4,272,162. 
     2. Description of the Prior Art 
     A bistable liquid crystal display differs from the usual liquid crystal display in that its brightness-voltage curve exhibits hysteresis behavior. This means that there are two possible optical states within a certain range of applied voltages. The liquid crystals used in such displays consist of, for example, a nematic liquid crystal doped with a chiral additive. Upon applying a voltage in the range mentioned above, a display element adopts either one of two optically-distinguishable states, e.g. dark or bright, depending upon which branch of the hysteresis loop that particular display element is on. This bistability effect is employed in the U.S. Pat. No. 4,317,115. The addressing scheme described in this patent employs a holding voltage where the display elements of a liquid crystal matrix display can adopt two different optical states (dark or bright). Certain elements can be transformed into the bright optical state by applying a writing voltage to them. The holding voltage is then again applied and these display elements stay in this (bright) optical state. The holding voltage is the root-mean-square value of the voltage difference between the multiplexing signals applied to the row and column electrodes corresponding to that display element. Because this holding voltage and the writing voltage must lie very close together for high multiplexing rates, the contrast ratio for this addressing method is not particularly good. For this reason the display area is subdivided into a scanning region, which comprises five lines, and a holding region, which comprises the lines already written and the new lines which are to be written. The display elements in the scanning region lie at a higher holding voltage then the display elements in the holding region. By means of a writing voltage whose amplitude is larger than the higher holding voltage, the selected display elements are transferred into the bright optical state. The non-selected display elements remain in the dark optical state. 
     Disregarding the technical difficulties that such a subdivision of the display introduces, this known process has the disadvantage that the display can only be written in one region at a time. This is a relatively slow process because the display elements of the scanning region must fully respond to the applied driving voltage before the next region can be written. 
     A second serious disadvantage of this known addressing scheme is that the display still does not have an optimum contrast ratio. Detailed investigations have shown that for certain holding voltages the optically bright state spontaneously transforms to the optically dark state after a period of time, and that this storage time is dependent on the value of the holding voltage. In particular, the storage time of the optically bright state decreases as the holding voltage is decreased. The display must therefore be continually refreshed, say every 10 seconds, even when no further changes are made on the displayed information. This refreshing process introduces undesirable flicker effects. 
     The display described in the U.S. Pat. No. 4,272,162 employs the White and Taylor effect (see, for example, U.S. Pat. No. 3,551,026). The display consists of two parallel, transparent substrate plates upon which are arranged electrode layers and orientation layers. The orientation of the liquid crystal is obtained through the oblique evaporation of SiO. The pretilt angle of the liquid crystal optic axis on the orienting layer is about 45°. The liquid crystal that is filled into the display cell consists of a nematic liquid crystal mixture having positive dielectric anisotropy, a pleochroic dye and a chiral additive. A liquid crystal layer thickness of about 10 μm and a chiral pitch of about 5.7 μm is chosen in order to eliminate the so-called &#34;storage effect&#34; of this display. It follows from these values that the thickness-to-pitch ratio is about 1.75. 
     A liquid crystal display is described in J. Appl. Phys., Vol. 53, No. 12 (December 1982) pages 8599-8606 which has two crossed polarizers and which is based on the bistability effect. This display possesses substrate plates having orienting layers produced by the oblique evaporation of SiO. The pretilt angle of the liquid crystal molecules measured with respect to the normal to the substrate amounts to about 55°. The liquid crystal layer has a thickness of either 15.2 μm or 15.7 μm. The liquid crystal consists of a cyano-biphenyl mixture with the cholesteric additive cholesteryl nonanoate. The pitch of the liquid crystal is about the same as the thickness of the layer. The total twist angle of the liquid crystal molecules in going from one substrate to the other amounts to 360°. The display is transformed into the optically bright state by applying a voltage that lies above a certain critical value. This state slowly passes into the optically dark state, a process which is initiated by dust particles or other cell imperfectons, and then spreads over the entire display area. This effect causes the displayed information to fade away with time (see FIG. 5 in this article). The display must therefore be refreshed constantly at definite time intervals. 
     For this reason the display mentioned above should have a very precise plate separation, the most uniform orientation over the entire area of the plates that is practicable, and no dust particles or other nucleation centers inside the cell. Because this requirement means that the spacers are only permitted in the borders of the display cell, large-area displays are impractical, since very thick and extremely flat glass substrate plates would be required. It goes without saying that this would entail a very costly production technology. 
     SUMMARY OF THE INVENTION 
     Accordingly, one object of this invention is to provide a new and improved addressing method and liquid crystal display of the type mentioned above wherein the information no longer has to be refreshed, but an immediate, constant and high-contrast display is achieved over the entire viewing area. 
     It is a further object of this invention to make possible a large-area, easily-manufacturable, highly-multiplexable display utilizing the bistability effect. 
     The invention is based on the fact that in a bistable liquid crystal display there are driving voltages where two different optical states occur, but that only one of these states is stable. This means that the display transforms from a first state to a second state after a certain length of time, which is dependent upon the applied voltage and the number of nucleation centers inside the layer. This property of bistable liquid crystals is made use of by this invention, namely that the switching time between two different optical states is mainly determined by the storage time of the optically metastable state. The invention also uses the fact that the first optical state is stable only above a first limiting voltage and that the second state is stable only below a second limiting voltage. In order to obtain a sufficiently high degree of multiplexing, it is also important that the thickness-to-pitch ratio of the liquid crystal layer be chosen between 0.5 and 1.75. 
     The invention offers the considerable advantage in that the entire active area of a liquid crystal display employing the hysteresis effect can now be written simultaneously, i.e. page-at-a-time. The old information is erased with a writing pulse and the new information is written using the usual multiplexing technique, i.e. the same one that is used in non-bistable liquid crystal displays. By this means the display no longer has to be constantly refreshed. Moreover, an optimal contrast ratio is achieved since different driving voltages are applied to the select and non-select display elements. Such an addressing method is therefore especially suitable for videotext applications or for storage oscilloscopes. 
     The liquid crystal display of this invention makes it possible to use optimally the addressing method of this invention. In non-bistable displays it is advantageous to distribute spacer particles uniformly over the whole area of the cell plates in order to obtain a fast response time. Using this same technique, large-area and highly-multiplexable bistable liquid crystal displays can now be economically produced. 
     The information can also be written row-wise on a display exhibiting hysteresis in such a way that the displayed information does not slowly fade away. The new information is displayed row-wise by means of a writing voltage followed with conventional multiplexing, which makes periodic refreshing of the displayed information unnecessary. This method is therefore especially suitable for displays used in word processors and small, portable computers. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     A more complete appreciation of the invention and many of the attendant advantages thereof will be readily obtained as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings, wherein: 
     FIG. 1 is a graph which schematically illustrates the brightness-voltage curve of a bistable liquid crystal display. 
     FIG. 2 is a schematic diagram illustrating a switching arrangement using two liquid crystal cells to clarify the operating principle of the invention. 
     FIG. 3 is a schematic diagram of an example of a switching arrangement applying the addressing technique of this invention for multiplex operation. 
     FIG. 4 is a timing diagram illustrating the square-wave voltage waveform used to produce the writing voltage. 
     FIG. 5 is a cross-sectional view of the liquid crystal display of this invention. 
     FIG. 6 is a graph which shows the brightness-voltage curve of a liquid crystal display specially prepared to use the addressing method of this invention. 
     FIG. 7 is a graph of the dependence of the minimal writing time on the driving voltage in the above liquid crystal display. 
     FIG. 8a, 8b and 8c are timing diagrams showing strobe signals by which the process of information change in a display matrix is produced upon application of the strobe signals to respective of the row electrodes of the display matrix. 
     FIG. 9 is a timing diagram showing the data signals fed to the first column electrode for the three different display states corresponding to FIGS. 8a to 8c. 
     FIG. 10a and 10b are block diagram of a portion of a switching circuit that uses the addressing method of this invention. 
     FIG. 11 is a timing diagram of the driving waveforms applied to the switching arrangement shown in FIG. 10. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     Referring now to the drawings, wherein like reference numerals designate identical or corresponding parts throughout the several views, and more particularly to FIG. 1 thereof, in the graph there shown the voltage is plotted along the abscissa and the brightness I is plotted along the ordinate. For a given voltage in the region of the hysteresis loop the display adopts one of two possible optical states. For a driving voltage V 1  lying above the limiting voltage V g1  the first optical state Z1 (bright) is stable. The second optical state Z2&#39; (dark) is metastable at this voltage and transforms into the the first state Z1 after a certain period of time. The storage time of the metastable state is dependent upon the driving voltage and is shorter the further the driving voltage V 1  is away from the limiting voltage V g1 . For a driving voltage below the limiting voltage V g2  the second optical state Z2 (dark) is stable. In this case the first optical state Z1&#39; (bright) is metastable and therefore transforms into the second state Z2 after a certain period of time. The situation here is analogous to the case for the driving voltage V 1 , namely the further the driving voltage V 2  is away from the limiting voltage V g2 , the shorter the storage time of the first optical state Z1&#39;. By applying a writing voltage V s  lying outside the hysteresis loop to a display element and through subsequent application of a driving voltage V 1  or V 2 , the display element is transferred to a defined optical state Z1 or Z2. It goes without saying that, for example, through appropriate choice of the liquid crystal material or through the use of polarizers, the first optical state Z1 could be dark and the second optical state Z2 could be bright. 
     The limiting voltages V g1  and V g2  can be precisely determined from a microscopic examination of the display cell. For this determination the applied operating voltage is slowly increased starting from 0 V. Stripe-like optical phenomena occur in the region between the limiting voltages V g1  and V g2 , which immediately disappear as soon as the operating voltage is above the first limiting voltage V g1  or below the second limiting voltage V g2 . There are, however, liquid crystal mixtures showing hysteresis where the stripe-like phenomena mentioned above do not occur. In this case V g1  and V g2  coincide to a single limiting voltage above which one optical state is stable and below which the other optical state is stable. 
     The main principle of operation of the method of this invention will now be explained with the help of a liquid crystal display which has been greatly simplified. A and B in FIG. 2 designate two similarly-constructed liquid crystal cells. 
     Cell A lies at a voltage V 1  and cell B at a voltage V 2 . V 1  and V 2  therefore correspond to the driving voltages as they are defined in FIG. 1. By means of the double-pole-double-throw switch U, a voltage V s  can be imposed onto the two liquid crystal cells A, B which is large enough so that it lies to the right of the hysteresis loop in FIG. 1 (&#34;first addressing method&#34;). V s  is preferably applied to both cells A, B. The switch U is then switched back to its illustrated postion. The cells A, B now adopt the optical states Z1, Z1&#39; (FIG. 1). Cell B, however, is in the metastable optical state (point Z1&#39; in FIG. 1). Depending upon how large the voltage difference V g2  -V 2  is, this metastable state transforms more or less rapidly and without outside help into the stable state (point Z2 in FIG. 1), while cell A remains in the stable state Z1. 
     As just pointed out, the time it takes for the change of states in cell B is dependent upon the voltage difference V g2  -V 2 . The closer V 2  lies to V g2 , the longer the transition takes to go from point Z1&#39; to point Z2. 
     The writing voltage V s  &#39; can also lie to the left of the hysteresis curve (FIG. 1) (&#34;second addressing method&#34;) and is preferably 0 V. In the second addressing method, it is preferable that V s  =0 V be applied to both cells for 100 ms. After this time the switch U is switched back to its initial postition. The cells A, B now adopt the optical states Z2, Z2&#39;. 
     Cell A adopts the metastable optical state (point Z2&#39; in FIG. 1). Depending upon how large the voltage difference V 1  -V g1  is, this metastable state transforms more or less rapidly and without outside help, into the stable state (point Z1 in FIG. 1), while cell B remains in the stable state Z2. 
     As just pointed out, the time it takes for the change of states in cell A is dependent upon the voltage difference V 1  -V g1 . The closer V 1  lies to V g1 , the longer the transition takes to go from point Z2&#39; to point Z1. 
     For the multiplex operation that is usual for liquid crystal displays, one is not free in the choice of the driving voltages V 1  and V 2 . For a given ratio of multiplexing, i.e. the number of front electrodes that are common to a given rear electrode in the display (or vice versa), the ratio V 1  /V 2  is fixed and approaches the value 1 as the multiplexing rate is increased (see IEEE Trans. Electron. Devices, Vol ED-21, No. 2, February 1974, pages 146-155). 
     This means in the above case that only V 1  or only V 2  can be freely chosen. In the first addressing method (V s  &gt;&gt;V 1 ) the driving voltage V 1  is set as close as possible to V g1 . In the second addressing method (V s  &lt;&lt;V 2 ) V 2  is set as close as possible to V g2 . 
     FIG. 3 shows a block diagram of the realization of the addressing methods of this invention on a liquid crystal dot matrix display 9. In this diagram an input station 1, e.g. a telephone with modem, is attached to a memory unit 2. An intermediate storage unit 3 is connected to the memory unit 2. The intermediate storage unit 3 is connected to a shift register 4 which is in turn connected to a row memory 5 and a column driver 6. The output of the column driver 6 is connected via a first switching unit 7 to the column electrodes 8 of the liquid crystal dot matrix display 9. A clock 10 is connected to the memory unit 2, the intermediate storage unit 3, the shift register 4 and a pulse generator 11, which produces a sequential series of pulses 17. The pulse generator 11 is connected to a row driver 12, whose outputs are connected via a second switching unit 13 to the row electrodes 14. The switching units 7 and 13 consist of a plurality of switches which can all by synchronously actuated with a writing pulse 18, which is produced by the memory unit 2. The switching unit 7 is also connected to a voltage source 15, and the switching unit 13 to a voltage source 16. The switching units 7 and 13 preferably consist of semiconductor switches, such as, for example, CMOS transistors. Of course the shift register 4, the row memory 5, the column driver 6 and the switching unit 7 can be designed as an integrated unit. The same also applies to the pulse generator 11, the row driver 12 and the switching unit 13. 
     The circuit arrangement of FIG. 3 is particularly suitable for the addressing method of this invention. The data given through the input station 1 is stored page-wise in the memory unit 2. The next page of information to be displayed is stored in the intermediate storage unit 3. In order to bring this information onto the display, a writing voltage pulse of about 30 ms duration is applied to the switching units 7 and 13 so that the voltage source 16 is connected to all the row electrodes 14 and the voltage source 15 is connected to all the column electrodes 8. 
     If the first addressing method is used then, for example, the voltage source 15 delivers the square-wave voltage V A  illustrated in FIG. 4 and the voltage source 16 the square-wave voltage V B . These waveforms are phase-shifted so that the writing voltage V s  is applied to every display element in the liquid crystal display 9. The writing voltage V s  is an ac voltage in order to prevent the decompositon of the liquid crystal. 
     No voltage sources 15, 16 are required for the second addressing method. The connections leading to the voltage sources are grounded, so that the writing voltage is exactly zero. 
     Immediately after the writing pulse, the lines of the page stored in the intermediate storage unit 3 are moved into the shift register 4. The page is then written by means of the usual multiplexing procedure. For this purpose a sequential series of pulse signals are required which are delivered by the pulse generator 11. These pulses are fed to the row driver 12, so that the desired driving voltages will appear at the display elements of the matrix cell (see &#34;Electroniker&#34;, CH No. 2/1980, pages EL1-EL15). The procedure described above is a simplified explanation of how the display is written. The clock 10 insures that the various processes take place in their proper sequences. 
     The display cell of this invention shown in FIG. 5 consists of two glass substrate plates 21 and 22 with a seal 23 and spacers 24 of glass fibers or glass balls, such as are commonly used in twisted nematic cells. The dimensions of the spacers 24 are so small that they cannot be perceived under normal observation. The glass fibers used have a diameter of 8 μm and a maximal length of 200 μm. In the case of glass balls the diameter is 8 μm. The spacers 24 are distributed over the active display area with a number density of 2 to 10 pieces per mm 2 . Transparent electrode layers 25 and 26 and orientation layers 27 and 28 are deposited on the substrate plates 21 and 22. The orientation layers are produced by means of oblique evaporation of a 10 nm thick SiO layer under a grazing angle of 5°. The liquid crystal molecules receive a tilt angle α of the optic axis of 28° measured with respect to the surface of the plates. The substrate plates 21 and 22 are assembled to form a cell in such a way that the orienting layers 27 and 28 are antiparallel to each other. The optic axes of the liquid crystal molecules at the upper and lower substrate plates 21 and 22 are therefore parallel. The cell is operated in the reflective mode and to this end includes an internal reflector 29 consisting of aluminum pigment particles deposited upon the electrode layer 26 of the lower substrate plate 22. Such a reflector is known, for example, from the German patent DE-A-26 29 765. It goes without saying that the well-known external reflector is also ideally suited for this purpose. For the guest-host liquid crystal 30, a mixture of 98.25 wt.% of the black guest-host mixture ZLI-1841 from Merck, Germany with the right-handed chiral additive of 1.75 wt.% CB 15 from The British Drug House, England is filled into the cell. The natural chiral pitch of this mixture is 7.03 μm and the cholesteric helix makes one full turn in the cell. The cell is a dot matrix display with 45 cm 2  active display area and has a layer thickness d of 8.1±0.2 μm. The ratio of thickness d to pitch p therefore amounts to 1.15. 
     In another example, a mixture of the black liquid crystal mixture ZLI-1841 with 2.14 wt.% of the left-handed chiral additive cholesteryl nonanoate and 0.61 wt.% of a blue anthraquinone dye was filled into the cell. The pitch p is here 11.7 μm and the ratio of layer thickness to pitch then amounts to 0.69. In this case the orientation directions of the orienting layers 27 and 28 are perpendicular to each other, which generates a 270° twist in the liquid crystal. It should be noted that the arrangement of the orienting layers 27 and 28 is in accord with the twisting sense of the chiral additive. It should be pointed out that equally excellent performance is achieved using a cell where only one orienting layer is obliquely evaporated and the other orienting layer consists of a rubbed polymer layer or the like. It is apparantly sufficient for only one orienting layer to impose a pretilt angle of 5° or more on the liquid crystal molecules. A 35 row matrix has a very good contrast ratio using the addressing method of this invention. The switching of the display when the information is changed is scarcely noticeable and absolutely no flickering occurs. 
     The brightness-voltage curve measured for the cell of the first example is shown in FIG. 6; it was recorded with a slew rate of 30 mV/s at a temperature of 20° C. The applied driving voltage V in volts is plotted along the X-axis and the brightness in arbitrary units is plotted along the Y-axis. 
     In FIG. 7 the minimal writing time at different driving voltages is shown plotted for the cell of the first example. The X-axis designates the applied driving voltage V in volts and the Y-axis the minimal writing time t in seconds (logarithmic scale). Curve C shows the minimal writing time of the second optical state (dark). Curve D shows the minimal writing time of the first optical state (bright). 
     To determine the minimal writing time of the second optical state (curve C) a writing voltage pulse of 8.0 V amplitude and 21 ms width is applied. The minimal writing time at the applied driving voltage is then the time required to achieve 90% of the final intensity of the second optical state (dark). 
     The times indicated in FIG. 7 include the length of the 21 ms wide writing pulse, so that the actual time required to write the display--the effective writing time--is plotted along the Y-axis. The first driving voltage V 1 , which in this case is also the first limiting voltage V g1 , was readily determined to be 2.15 V in this display cell. When a certain minimal writing time is required, then the maximum number of lines N which can be multiplexed follow from the the equation ##EQU1## obtained form the article in IEEE Trans. Electron. Devices already mentioned. For a minimal writing time of, say one second, a driving voltage V 2  =1.82 V follows from FIG. 7, so that a maximum of 37 lines can be addressed using the method of this invention. 
     To determine the minimal writing time of the first optical state (curve D) a writing voltage pulse of 0 V amplitude and 100 ms width is applied. Considerations analogous to the case for curve C are also valid here. For the display cell mentioned above the second limiting voltage V g2  --and thus the second driving voltage V 2  --and the first limiting voltage V g1  are the same, namely 2.15 V. If a minimum writing time of one second is required in this case, then the first driving voltage V 1  is 2.48 V and a maximum of 50 lines can be multiplexed using the method of this invention. 
     The data for the cell of the second example of this invention measured at a multiplex ratio of 96:1 at a temperature of 298° K. are as follows: 
     
         ______________________________________first driving voltage               V.sub.1 = 1.80 Vsecond driving voltage               V.sub.2 = 1.63 Vdata pulse amplitude               1.21 Vstrobe pulse amplitude               11.88 Vcontrast ratio      2.1:1sum of turn-on and turn-off               650 msec for a writingswitching times     voltage of 8 V for 20               msec               2 sec for ordinary               multiplex operation______________________________________ 
    
     In order to ensure a sufficiently high ratio of multiplexing, it is necessary that the number of turns of the cholesteric helix in the cell be as low as possible. On the other hand the liquid crystal in the non-addressed state should absorb the incident light as completely as possible so that polarizers will not be required. These conditions are ensured by the requirements of the invention wherein the liquid crystal layer thickness is selected to be less than 10 μm, and that the ratio of layer thickness d to pitch length p of the guest-host liquid crystal mixture is selected to be greater than or equal to 0.5 and less than 1.75, in the course of which the total twist angle of the liquid crystal molecules in the cell is selected to be between 180° and 630°, and preferably between 200° and 400°. 
     A further development of the addressing method of this invention will now be explained by referring to FIGS. 8a, 8b, 8c and 9. FIGS. 8a, 8b and 8c show how the information is changed on the second character line of a 27 row dot matrix display 33, 33&#39;, 33&#34;. Each character line comprises 7 matrix rows, with an empty space between each character line comprising 3 matrix rows. The alphanumeric characters themselves are depicted using a 5×7 dot matrix format. To the left of the display 33, 33&#39;, 33&#34; are the strobe signals 34, 34&#39;, 34&#34; which are applied to the individual matrix rows. The scanning cycle is 27 ms long, giving a repeating frequency of 37.04 Hz. The width of a strobe signal is 0.5 ms, and its amplitude is designated by U s . The data signals 35, 35&#39;, 35&#34; fed to the first matrix column S1 of the displays in FIGS. 8a, 8b and 8c  are shown in FIG. 9. The repeating period of these signals is also 27 ms, so that conventional multiplex addressing is used in the case of FIGS. 8a and 8c, as it is known from the IEEE publication mentioned earlier. The respective driving voltage V 1 , V 2  (see FIG. 1) appearing across a dot-shaped display element is the root-mean-squared value of the voltage difference between the strobe pulse signal 34, 34&#34;  and the data signal 35, 35&#34;. As a result the selected display elements (bright) receive the driving voltage V 1  and the non-selected display elements (dark) the driving voltage V 2 . Should a new character line be written, then the old information must first be erased (FIG. 8b). To this end the display is subdivided into a holding region and a writing region. The display elements in the holding region continue to be supplied with such multiplexing signals so that the driving voltages V 1  or V 2  are generated. The display elements in the writing region, however, receive the writing voltage V s . To this end all matrix rows belonging to the character line which is to be rewritten receive the same writing signal S. The writing signal S is designated by a pulse having an amplitude of U h  and a 3.5 ms width. The data signals are modified in synchronism to this writing signal in such a way that the effective voltage at the display elements is the same as the writing voltage V s . Such a modified data signal 35&#39; for the first matrix column is illustrated in FIG. 9. By this means the information on the first and third character lines (the letters AB and EF) is preserved, while the information on the second character line is changed (from CD to XY). 
     The strobe signals 34, 34&#39; 34&#34; and the data signals 35, 35&#39;, 35&#34; are inverted after every half scanning cycle in order to prevent average dc voltages from appearing across the matrix elements. These dc voltages would otherwise gradually decompose the liquid crystal through electrochemical processes. The ratio between the driving voltages follows from the IEEE article mentioned above to be ##EQU2## The ratio between the writing voltage V s  and the driving voltage V 2  can be computed from the addressing signals referred to above: ##EQU3## The technical realization of the addressing method is particularly simple when x=1, i.e. U h  =U s . For the example illustrated (N=27, n=7) V 1  /V 2  =1.215 and V s  /V 2  =2.573. The writing voltage V s  therefore certainly lies outside of the hysteresis loop. However for a matrix display with more matrix rows, N, or fewer rows to be rewritten, n, it can be necessary to choose an x larger than 1 in order that the ratio V s  /V 2  will remain sufficiently large. 
     If the second addressing method (illustrated in FIG. 2) is to be used, then the writing voltage V s  &#39; should lie to the left of the hysteresis loop (FIG. 1). In this case U h  =0 and the ratio V s  &#39;/V 2  is derived as: ##EQU4## For the above example (N=27, n=7) V s  &#39;/V 2  =0.787. 
     An exemplary switching arrangement for the addressing method of this invention is illustrated in FIG. 10. FIG. 10a shows a portion of the lower substrate plate with row electrodes 36 which are either directly connected to a pulse generator 37 or electrically connected to the pulse generator via a CMOS switch 38. FIG. 10b shows a portion of the upper substrate plate with column electrodes 39 which are electrically connected via a CMOS switch 40 to a data signal generator 41. The substrate plates, together with a boarder seal and spacers, form the usual display cell as shown in FIG. 5 in which a cholesteric liquid crystal is filled. If the seven row electrodes 36 of the upper character line belong to the holding region of the display, then the CMOS switch 38 connects the row electrodes 36 to the pulse generator 37 where they receive the strobe signals P1, P2, . . . illustrated in FIG. 8. The first strobe signal P1, with a repeating cycle of 27 ms, is illustrated again in FIG. 11. At the same time the column electrodes 39 are also connected to the data signal generator 41 via the CMOS switch 40 so that data signals similar to the signals 35&#34; in FIG. 9 are applied. If the upper character line is now declared to be in the writing region of the display, then the CMOS switch 38 is actuated with a 81 ms wide (three scanning cycles) voltage pulse so that all row electrodes 36 of the character line receive the writing signal U x . The writing signals U x , U y , and U z  for the three character lines displaying the letters AB, CD (XY), EF are illustrated in FIG. 11 (see also FIG. 8b). The writing signal U x  simultaneously actuates the CMOS switch 40 so that the square-wave signal U e  (FIG. 11) is applied to the column electrodes 39 for the duration of the pulse (3.5 ms). By this means the data signals are modified in a similar way to the data signal 35&#39; shown in FIG. 9. 
     The advantage of this embodiment of the present invention is that all the strobe and writing signals have the same amplitude. The required voltage source and the associated logic circuits are therefore especially simple to design. 
     In principle the amplitudes of the applied signals can also be different; e.g. the amplitude of the writing signal U h  can be chosen to be considerably higher than the amplitude of the strobe signal U s  and the data signal U d . 
     Obviously, numerous modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that within the scope of the appended claims, the invention may be practiced otherwise than as specifically described herein.