Abstract:
CMOS pixel sensors have been of interest as replacements for CCD&#39;s in imaging applications. Such devices promise lower power and simpler system level design through fewer power supply voltages and higher functional integration. It is difficult and cost ineffective to utilize images to test active pixel sensors. Here, a method and apparatus for electrical testing of CMOS pixel sensors is described which involves electrically writing a pattern into the CMOS pixel sensors for the detection of adjacent cell shorts or stuck at faults as well as verification of read-channel circuit functionality and performance. The invention provides for an electrical testing of CMOS pixel array that is simple, time efficient and cost effective for use in, for example, production.

Description:
FIELD OF THE INVENTION 
     The present invention relates to a method and apparatus for electrical testing of CMOS pixel sensor arrays. In particular, the present invention relates to electrical testing for detecting adjacent cell shorts or stuck-at faults (i.e., a condition where a fixed output is generated regardless of the input) as well as verification of read-channel circuit functionality and performance. 
     BACKGROUND OF THE INVENTION 
     CMOS pixel sensors (herein CMOS PS) have been of interest as replacements for charge coupled devices (herein CCD) in imaging applications. CMOS PS promise lower power and simpler system level design through fewer power supply voltages and higher functional integration. These factors contribute to lowering system cost while providing for a potential &#34;camera on a chip&#34;. Such features are highly desirable, for example, in camcorders or digital cameras where the devices may be reduced to a size of a TV remote control while allowing high resolution color images to be recorded for hours. Further, while CCD imagers impose rigid processing constraints such as buried channels to achieve high transfer efficiency and are serially accessed, CMOS PS imagers, on the other hand, utilize conventional CMOS circuitry and are randomly accessed. This random access is provided by access transistors within each pixel and eliminates the need for a high transfer efficiency which is required for devices which are serially accessed. 
     When testing for functionality and performance, due to their serial nature, CCD imagers can be tested by shifting known charge levels towards a chain of serial shift registers and measuring the output at the end. A constant light background verifies proper photo response. On the other hand, such testing is problematic for a CMOS PS array due to its random access and non-charge conserving nature. 
     One method to perform such testing involves an optical test to determine the functionality of the electrical circuitry of a CMOS PS array. However, this requires a highly complicated testing method using high resolution optical patterns. Further, it is difficult, time consuming and cost-ineffective to utilize such high resolution images to test a CMOS PS array, for example, in an environment such as production. Moreover, it is not practical to have VLSI testers recognizing or performing statistics on an image field with high throughput. Therefore, what is needed is a simple, fast and cost effective method of testing, in particular, an electrical testing of CMOS PS arrays for adjacent cell shorts or stuck-at faults as well as verification of read-channel circuit functionality and performance. 
     SUMMARY OF THE INVENTION 
     The present invention relates to a method and apparatus for electrical testing of CMOS pixel sensor arrays. A plurality of pixel sensors are connected alternatively to receive signals. Output signals are generated from the pixel sensors corresponding to signals received by the pixel sensors. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIGS. 1a and 1b illustrate a basic testable CMOS active pixel sensor cell. 
     FIG. 2 illustrates a timing diagram of the basic CMOS active pixel sensor cell illustrated in FIG. 1b. 
     FIG. 3 illustrates an embodiment of the present invention. 
     FIG. 4 illustrates a system for testing a testable pixel sensor array. 
     FIGS. 5a-d illustrate the bar patterns produced by the embodiment in FIG. 3. 
     FIG. 6 illustrates another embodiment of the present invention. 
     FIG. 7 illustrates a timing diagram of the operation of the embodiment in FIG. 6. 
     FIG. 8 illustrates another embodiment of the invention. 
     FIG. 9 shows in more detailed the embodiment in FIG. 8. 
     FIGS. 10a-d illustrate the quasi-checkerboard patterns produced by the embodiment in FIG. 8. 
     FIG. 11 illustrates another embodiment of the invention. 
     FIG. 12 illustrates a timing diagram of the operation of the embodiment in FIG. 11. 
     FIG. 13 illustrates a flow chart of an embodiment with two power signals. 
     FIG. 14 illustrates a flow chart of an embodiment with three power signals one of which is variable. 
     FIG. 15a and 15b illustrate a flow chart of an embodiment using four power signals. 
     FIG. 16 illustrates a flow chart of an embodiment using four power signals two of which are variable. 
     FIG. 17 illustrates a system using the present invention. 
    
    
     DETAILED DESCRIPTION OF THE INVENTION 
     In the description of the invention which follows, an exemplary 4×4 CMOS active pixel sensor (herein APS) array is chosen to illustrate the invention and to provide a thorough understanding of the present invention. However, it will be understood by one skilled in the art from reading the disclosure that the invention may be practiced with any size or type of active or passive sensor pixel arrays. An active pixel sensor actively drives the bit line with an output amplifier while a passive pixel sensor relies on charge sharing from a light sensing diode for readout. Further, the circuits illustrated in the figures are for the purposes of explanation only and by no means, limit the boundaries of the present invention. Moreover, only components necessary for thorough understanding of the invention have been illustrated and described. 
     FIGS. 1a and 1b illustrate an example of a basic testable APS pixel. The operation of the testable APS pixel is herein described to aid in the understanding of the invention to be illustrated and described. FIG. 1a illustrates an example of an APS pixel that does not use a sampling transistor. In this instance, the voltage reading across the Photodiode P1 is directly read out by transistors T1 and T2. Referring to FIG. 1b , transistor M4 is used to precharge the photodiode D1 to reset power (herein V CCT ). Incident light falling on the photodiode D1 generates electron-hole pairs and the electrons are collected by a N type well, driving the diode D1 to a lower voltage. This voltage is a function of the light intensity and the time since precharge, commonly referred to as the integration time. Sampling transistor M3 and storage capacitor C1 provide the &#34;electronic shutter&#34;, that is, when the deassertion of the SAMPLE signal is applied to transistor M3, the storage capacitor C1 is isolated from the photodiode D1, capturing the instant analog voltage across the photodiode D1. The storage capacitor C1 can be implemented with a transistor having the source and the drain connected together. Transistor M2 is the access device and transistor M1 comprises the top of a source-follower. The load device ML is common to each bit line. 
     FIG. 2 illustrates a timing diagram that further aids in the explanation of the operation of the basic APS pixel in FIG. 1b. Initially, RESET is asserted on transistor M4, precharging the photodiode D1 to approximately V CCT . SAMPLE is asserted simultaneously with RESET allowing the storage capacitor C1 to precharge to the same voltage level as the photodiode D1. Here, it is assumed that the SAMPLE and RESET signal high levels are overdriven to avoid threshold voltage V T  drop across transistors M3 and M4. Integration begins with the deassertion of the RESET turning off transistor M4 and allowing the incident light falling on the photodiode D1 to dictate the voltage drop across the photodiode D1. Since SAMPLE is still asserted, the voltage drop of the storage capacitor C1 corresponds to the voltage drop across the photodiode D1. With the deassertion of SAMPLE, thereby, turning off transistor M3, storage capacitor C1 is isolated from the photodiode D1 capturing the instant voltage drop across photodiode D1. Readout in the normal manner is performed on a row by row basis by asserting the Wordline WL which turns on transistor M2 allowing the voltage drop across the storage capacitor C1 to be asserted across the load device ML and driving the Bitline BL on each pixel in the row. 
     FIG. 3 illustrates an exemplary embodiment of the present invention utilizing two power signals. The pixel of FIG. 1 is depicted as a block, for example, I1 to I16. Here, instead of the incident light falling on the photodiode D1 of the pixel (see FIG. 1) to dictate the voltage drop across the capacitor C1, an electrical signal is applied to the V CCT  pin of the pixel, in conjunction with other signals, to dictate the voltage drop across the capacitor C1 thereby simulating the incident light. In other words, an electrical pattern is used to test the pixels instead of an optical pattern as discussed previously. In all the exemplary embodiments illustrated, although the invention may be practiced under any lighting conditions, it is preferable to practice the invention under dark room conditions. In this example, the CMOS APS array 31 is divided into columns C32, C34, C36 and C38 respectively, and two power signals, designated V cct  even (herein V ccte ) and V cct  odd (herein V ccto ), are supplied to the array 31. As shown in the figure, V CCT  of the pixels within the columns are connected serially and columns of the pixels are connected alternatively, that is, interleaved between V ccte  and V ccto . 
     A generator 32 generates a voltage value of V ccte  and V ccto  such that the values are different and drives the pixels in each column corresponding to V ccte  and V ccto . A global sample signal asserted on sample 0, sample 1, sample 2, sample 3 and a global reset signal asserted on reset 0, reset 1, reset 2, reset 3 activate the pixels in the array to read the respective values of V ccte  and V ccto  into the respective capacitors C1. Since the columns of pixels are connected alternatively between V ccte  and V ccto  and the values of V ccte  and V ccto  are different, a bar pattern is electrically written into the capacitors of the array 31. When the global sample signal and global reset signal are deasserted, the bar pattern is stored in array 31. The bar pattern is read out in a normal manner through the bitlines bl0, bl1, bl2 and bl3 respectively, row by row which is displayed on a display device 43 as depicted in FIG. 4. The procedure described above may be repeated using different values of V ccte  and V ccto  or the values of V ccte  and V ccto  may be switched. By comparing one or more of the readout patterns with the patterns that were written in, adjacent pixel shorts and stuck-at faults between columns are detected as well as verification of read-channel circuit functionality and performance as will be explained in FIG. 5. It is appreciated that the exemplary embodiment of FIG. 3 may be practiced in a CMOS APS array void of sampling transistors. In this instance, a global reset asserted on reset 0, reset 1, reset 2, reset 3 causes V ccte  and V ccto  to electrically write a bar pattern into the entire array. The pattern is available at the outputs of the array which read out in a normal manner through the bitlines bl0, bl1, bl2 and bl3 respectively, row by row and displayed. 
     FIGS. 5a and 5b illustrate the bar patterns discussed above. Referring to FIG. 5a, the first, third and fifth columns reflect a bar pattern corresponding to the voltage value of V ccte  and the second, fourth and sixth columns reflect a bar pattern corresponding to the voltage value of V ccto . In this instance, a bar pattern is electrically written in as discussed previously and a bar pattern is read out, for example, by a display circuitry 42 (see FIG. 4) and a display device 43 such as a monitor that indicates no adjacent shorts or stuck-at faults exist in the CMOS APS array. In contrast, FIGS. 5c and 5d illustrate output bar patterns that display adjacent shorts and stuck-at faults. For example, the pixel in column two, row three displays an adjacent short. The pixel in column five, row four displays a stuck-at fault. The read out of the bar patterns in the normal manner verifies read-channel circuit functionality and performance. 
     FIG. 6 illustrates an exemplary embodiment of the present invention utilizing three power signals, one of which is variable. In this example, CMOS APS array 61 is divided into rows R62, R64, R66 and R68 respectively, and the variable power signal (herein V CCA ) is supplied to the V CCT  pin of all pixels in the array. As shown in the figure, SAMPLE pin of the pixels within the rows are connected serially and rows of the pixels are connected alternatively, that is, interleaved between the other two power signals sample even (herein sample-e) and sample odd (herein sample-o). A generator 62 generates a variable value of V CCA  relative to the duration of sample-e and sample-o signals such that when one of sample-e or sample-o signal terminates, the value of V CCA  varies to a new value. This aspect is described further with respect to FIG. 7. Further, designing a circuitry to vary V CCA  with respect to the duration of sample-e and sample-o signals is within the knowledge of one skilled in the art and is not described in detail here. A global reset asserted on reset 0, reset 1, reset 2, reset 3 causes sample-e and sample-o to electrically write a bar pattern into the entire array 61. When the global reset is deasserted, the bar pattern is stored in array 61 by the individual storage capacitors within the pixels. The bar pattern is read out in a normal manner through the bitlines bl0, bl1, bl2 and bl3 respectively, row by row and displayed. The procedure above may be repeated using different values of varying V CCA . 
     FIG. 7 illustrates a timing diagram that further aids in the explanation of operation of exemplary embodiment in FIG. 6. Assuming the varying power signal V CCA  varies from 1V to 2V and then to readout voltage 3.3V, initially, a global reset is asserted to RESET pin of the pixel in the entire array. Both power signals sample-e and sample-o are asserted to the array causing the storage capacitors in the pixels to charge to initial V CCA , that is 1V. After a short settling time, sample-e signal is deasserted causing the pixels connected to sample-e signal to store 1V. V CCA  is then varied to 2V causing the remaining pixels connected to sample-o signal to charge to 2V. After a short settling time, sample-o signal is deasserted causing the pixels connected to sample-o signal to store 2V. From the above procedure, a bar pattern is stored in the pixel array. Global reset is deasserted and V CCA  is varied to readout voltage 3.3V. The bar pattern is then read out in a normal manner through the bitlines bl0, bl1, bl2 and bl3 respectively, row by row and displayed. 
     FIG. 8 illustrates another embodiment of the present invention. In this example, four power signals, V ccte , V ccto , Reset even (herein Resete) and Reset odd (herein Reseto) are used to electrically test the CMOS APS array 81 depicted in the figure. Array 81 is divided into columns, C82, C84, C86 and C88, and is further divided into rows R82, R84, R86 and R88. As shown in the figure, V CCT  pin of the pixels within the columns are connected serially and the columns of pixels are connected alternatively, that is, interleaved between the V ccte  and V ccto . RESET pin of the pixels within the rows are connected serially and the rows of pixels are interleaved between Resete and Reseto. A generator 82 generates a plurality of power signals that is supplied to the multiplexors 84, 86, 88, 90. Multiplexors 84, 86, 88, 90 select a value of Reseto, Resete, V ccte  and V ccto  to drive the pixels in the array 81. A global sample asserted on sample 0, sample 1, sample 2, sample 3 and a global reset asserted on reset 0, reset 1, reset 2, reset 3 cause Reseto, Resete, V ccte  and V ccto  to electrically write a quasi-checkerboard pattern into the array 81. The creation of the quasi-checkerboard pattern is further discussed with respect to FIGS. 9 and 10. In a normal manner, after a short settling time, the global reset and global sample signals are deasserted and the quasi-checkerboard pattern is stored in the array 81. The quasi-checkerboard pattern is then read out of the array 81 in a normal manner through the bitlines bl0, bl1, bl2 and bl3 respectively, row by row and displayed. 
     New values of Reseto, Resete, V ccte  and V ccto  may be selected by the multiplexors 84, 86, 88, 90 or the original values of Reseto and Resete switched by multiplexors 84, 86 and the original values of V ccte  and V ccto  switched by multiplexors 88, 90 respectively. The new power signals are supplied to the array to electrically write another quasi-checkerboard pattern image which is stored and then read out in the manner mentioned above. By writing, reading out and comparing the quasi-checkerboard pattern with the pattern that was written in and further, by using one or more quasi-checker board patterns read out, adjacent pixel shorts and stuck-at faults between columns are detected as well as verification of read-channel circuit functionality and performance for the entire array. 
     FIG. 9 provides a more detailed explanation of the apparatus described with respect to FIG. 8. In this example, only the pixels I1, I2, I8 and I7 are illustrated. Further, the threshold voltage V tn  across the precharge transistor M4 (see FIG. 1b) is taken into consideration. V CCT  of the pixels within the columns are connected serially and the columns of pixels are connected alternatively, that is, interleaved between V ccte  and V ccto . The RESET of the pixels within the rows are connected serially and the rows of pixels are interleaved between Resete and Reseto. Following the application of the power signals V ccte , V ccto , Resete and Reseto, the pixels in the array write a quasi-checkerboard pattern into the storage capacitors C1 according to the following formula: 
     
         For V.sub.reset -V.sub.tn &gt;V.sub.cct, the cell diode, thus the stored signal, is V.sub.cct. 
    
     
         For V.sub.reset -V.sub.tn &lt;V.sub.cct, the cell diode, thus the stored signal, is V.sub.reset -V.sub.tn. 
    
     For example, assuming V ccte , V ccto , Reste and Reseto are assigned values 3.3V, 2.8V, 4.3V and 2.5V respectively, and further assuming that V tn  equals 0.5V, referring to the figure and the formula above, I1, I2, I8 and I7 will be written 3.3V, 2.8V, 2.0V and 2.0V respectively. Applying this to the remaining pixels in the array 81 a quasi-checkerboard pattern is formed when the values are represented by shades of gray or color in a display device. By subsequent switching of values between V ccte  and V ccto , Reste and Reseto respectively, another quasi-checkerboard pattern is formed in a similar manner. Furthermore, it is appreciated that the exemplary embodiment of FIG. 8 may be practiced in a CMOS APS array void of sampling transistors in the manner described in FIG. 3. In addition, during normal operation the shift register chain 92 operates the resets on a row by row basis. However, during the test mode, all resets are asserted, simultaneously, by filling the shift register with logical `1`s. It should be noted that the actual implementation requires further combinational logic, for example, a decoder augmented by some extra logic, however, is not shown in the figure for clarity in describing the testability features. 
     FIGS. 10 illustrate the quasi-checkerboard patterns discussed above. Referring to FIG. 10a, the columns of the array display a checker pattern indicating that there are no adjacent pixel shorts within the column. The first, third and fifth rows display a checker pattern also indicating that there are no adjacent shorts. The bar pattern in second, fourth and sixth rows displaying V reset  indicates that there are no stuck-at faults. Further, the read out of the quasi-checker board pattern in the normal manner verifies read-channel circuit functionality and performance. Similarly, referring to FIG. 10b, the second, fourth and sixth rows indicate there are no adjacent shorts. The bar pattern in first, third and fifth rows displaying V reset  indicates that there is no stuck-at faults. In contrast FIGS. 10c and 10d illustrate output quasi-checkerboard patterns that display adjacent shorts and stuck-at faults. For example, the pixel in column two, row three displays an adjacent short. The pixel in column five, row four displays a stuck-at fault. Thus, by writing, reading out and comparing the quasi-checkerboard pattern or patterns with the pattern or patterns that was written in and further, by using one or more quasi-checker board patterns that were read out, adjacent pixel shorts and stuck-at faults are detected as well as verification of read-channel circuit functionality and performance for the entire array. 
     FIG. 11 illustrates another exemplary means of implementing the present invention. In this example, four power signals, two variable power signals, V ccte  and V ccto , and two power signals of different time duration, sample-e and sample-o, are used to electrically test the CMOS APS array 110 depicted in the figure. The array 110 is divided into columns, C112, C114, C116 and C118, and is further divided into rows R112, R114, R116 and R118. As shown in the figure, the V CCT  pin of the pixels within the columns are connected serially and the columns of pixels are connected alternatively, that is, interleaved between V ccte  and V ccto . SAMPLE pin of the pixels within the rows are connected serially and the rows of pixels are interleaved between sample-e signal and sample-o signal. A generator 112 generates a plurality of power signals that is supplied to the multiplexors 114, 116. Multiplexors 114, 116 select a value of V ccte  and V ccto  to drive the pixels in the array 110. The value of V ccte  and V ccto  is relative to the duration of sample-e and sample-o signals such that when one of the sample-e or sample-o signals terminate, the multiplexors 114, 116 cause new values of V ccte  and V ccto  to be generated. The relationship is further described in FIG. 12. A global reset asserted on reset 0, reset 1, reset 2, reset 3 causes sample-e, sample-o, V ccte  and V ccto  to electrically write a quasi-checkerboard pattern into the array 110. When the global reset is deasserted, the quasi-checkerboard pattern is stored in array 110. The array is read out in a normal manner through the bitlines bl0, bl1, bl2 and bl3 respectively, row by row and displayed. The procedure described above may be repeated using different values of varying V ccte  and V ccto . Referring to FIGS. 6, 8 and 11, it should be noted that the actual circuit connection must support individual assertion of the RESET and SAMPLE lines which has not been shown in the figures for clarity in describing the testability features. Further, the circuitry to vary V ccte  and V ccto  with respect to duration of sample-e or sample-o signal is within the knowledge of one skilled in the art and is not described here for the same reasons as mentioned immediately above. 
     FIG. 12 illustrates a timing diagram that further aids in the explanation of operation of exemplary embodiment in FIG. 11. Assuming that the varying power signals V ccte  varies from 3V to 2V and then to readout voltage 3.3V, and V ccto  varies from 1V to 2.5V and then to readout voltage 3.3V, initially, a global reset is asserted to RESET pin of the pixel in the entire array. Both power signals sample-e and sample-o are asserted to the array causing the storage capacitors in the pixels connected to V ccte  or V ccto  to charge to 3V and 1V respectively. After a short settling time, sample-e signal is deasserted causing the pixels connected to sample-e and to V ccte  or V ccto  to store 3V and 1V respectively. V ccte  and V ccto  are then varied to 2V and 2.5V respectively causing the remaining pixels connected to sample-o signal and to V ccte  or V ccto  to charge to 2V and 2.5V respectively. After a short settling time, sample-o signal is deasserted causing the pixels connected to sample-o signal and V ccte  or V ccto  to store 2V and 2.5V respectively. From the above procedure, a checkerboard pattern is stored in the pixel array. Global reset signal is deasserted and both V ccte  and V ccto  are varied to readout voltage 3.3V. The array is then read out in a normal manner through the bitlines bl0, bl1, bl2 and bl3 respectively, row by row and displayed. 
     It will be appreciated that although an exemplary embodiments have been described in detail, one skilled in the art from reading the disclosure would understand that rows and columns are interchangeable and that the invention is not limited to rows and columns. Moreover, the generator and the multiplexors may be a single signal circuitry that generates the required power signals. Further, the generator and multiplexors or the signal circuitry could be integrated into the array allowing for a stand alone electrical testable CMOS APS array or the generator and multiplexors, or the single circuitry could be partially or totally external to the array and the power signals provided for through power pads located at the array. 
     FIG. 13 shows a flow chart of the invention using two power signals. In block 131, a CMOS PS array is divided into columns. In blocks 132 and 133, V CCT  of the pixels within the columns are connected serially and columns of the pixels are connected alternatively between the two power signals V ccte  and V ccto . In block 134, V ccte  and V ccto  are supplied to the columns connected to receive the respective power signals. The entire array is electrically written at once by turning on the global sample enable and global reset enable signals. In block 135, once, the two global signals are turned off after a short settling time, the written pattern, in this instance, a bar pattern, is stored in the array. In block 136, the array is read out in a normal manner through the bitlines row by row and displayed. In blocks 137 and 138, the cycle is repeated to generate additional patterns. By comparing one or more of the readout patterns with the patterns that are written in, adjacent pixel shorts and stuck-at faults between columns are detected as well as verification of read-channel circuit functionality and performance. 
     FIG. 14 shows a flow chart of the invention using three power signals. In block 141, a CMOS PS array is divided into rows. In blocks 142 and 143, the SAMPLE of the pixels within the rows are connected serially and rows of the pixels are connected alternatively between the two power signals sample-e and sample-o. In block 144, sample-e and sample-o signals are supplied to the rows connected to receive the respective power signals. The duration of one sample signal is longer than the other sample signal, however, one sample signal should exceed the settling time of the pixel and the other sample signal should exceed twice the settling time of the pixel. In block 145, coincidentally, a variable V cc  is supplied to the entire array such that when the duration of one sample signal has ended, V cc  varies to a different value. When the duration of the second sample signal has ended, V cc  varies again to readout voltage. The entire array is electrically written in by turning on the global reset enable signal. In block 146, once the global reset signal is turned off, a bar pattern is stored in the array. In block 147, the array is read out in a normal manner through the bitlines row by row and displayed. In blocks 148 and 149, the cycle is repeated to generate additional patterns. 
     FIG. 15 shows a flow chart of the invention using four power signals. In block 151, a CMOS PS array is divided into columns. In blocks 152 and 153, V CCT  of the pixels within the columns are connected serially and columns of the pixels are connected alternatively between two power signals V ccte  and V ccto . In block 154, the CMOS PS array is divided into rows. In blocks 155 and 156, the RESET of the pixels within the rows are connected serially and rows of the pixels are connected alternatively between two power signals Resete and Reseto. In block 157, V ccte , V ccto , Reseto and Resete signals are supplied to the columns and rows of the array connected to receive the respective signals. The entire array is electrically written at once by turning on the global sample enable and global reset enable signals. In blocks 158 to 160, actual value stored in the storage capacitor of the pixel receiving the power signals V ccte  and Resete is dependent on the values of V ccte  and Resete. 
     Taking into consideration the threshold voltage V tn  across the transistor M4 (see FIG. 1b), if Resete-V tn  is greater than V ccte , V ccte  is stored in the storage capacitor, otherwise, Resete-V tn  is stored. In blocks 161 to 163, actual value stored in the storage capacitor of the pixel receiving the power signals V ccte  and Reseto is dependent on the values of V ccte  and Reseto. If Reseto-V tn  is greater than V ccte , V ccte  is stored in the storage capacitor, otherwise, Reseto-V tn  is stored. In blocks 164 to 166, actual value stored in the pixel receiving the power signals V ccto  and Resete is dependent on the values of V ccto  and Resete. If Resete-V tn  is greater than V ccto , V ccto  is stored, otherwise, Resete-V tn  is stored. In blocks 167 to 169, actual value stored in the pixel receiving the power signals V ccto  and Reseto is dependent on the values of V ccto  and Reseto. If Reseto-V tn  is greater than V ccto , V ccto  is stored, otherwise, Reseto-V tn  is stored. In block 170, the array is read out in a normal manner through the bitlines row by row and displayed. In blocks 171 and 172, the cycle is repeated to generate additional patterns. By comparing one or more of the readout patterns with the patterns that are written in, adjacent pixel shorts and stuck-at faults are detected as well as verification of read-channel circuit functionality and performance for the entire array. 
     FIG. 16 shows a flow chart of the invention using four power signals, two of which are variable. In block 180, a CMOS PS array is divided into columns. In blocks 181 and 182, the V CCT  of the pixels within the columns are connected serially and columns of the pixels are connected alternatively between two power signals V ccte  and V ccto . In block 183, the CMOS PS array is divided into rows. In blocks 184 and 185, the SAMPLE of the pixels within the rows are connected serially and rows of the pixels are connected alternatively between two power signals sample-e and Sample-o. In block 186, sample-e and sample-o signals are supplied to the respective rows connected to receive the signals. Coincidentally, in block 187, variable V CCTE  and V CCTO  are supplied to the respective columns connected to receive the power signals. When the duration of one sample signal has ended, V CCTE  and V CCTO  varies to a different value. When the duration of the second sample signal has ended, both V CCTE  and V CCTO  varies to readout voltage. The entire array is electrically written in by turning on the global reset enable signal. In block 188, once, the global reset signal is turned off, a quasi-checkerboard pattern is stored in the storage capacitors of the pixels. In block 189, the array is read out in a normal manner through the bitlines row by row and displayed. In blocks 190 and 191, the cycle is repeated to generate additional patterns. 
     FIG. 17 illustrates a system 200 that utilizes the present invention. The system 200 may be, for example, a camcorder or a digital camera or any system that relates to image processing. As shown in the figure, a CMOS PS array 202 incorporating the present invention is coupled to a imaging circuitry 206 that is further coupled to a storage means 208. The storage means may be any media, electrical or magnetic, that is able to retain images. Further, the generator 204 may be internal or external to the system. The CMOS PS array 202 may be used for self diagnostic purposes or for testing the CMOS PS array 202 in the event of system failure. It is appreciated that one skilled in the art would realize the various applications an electrically testable CMOS PS array can be utilized in such a system. 
     It will also be appreciated that although specific embodiments of the invention has been described in detail by way of example, various modifications may be made without departing from the spirit and scope of the invention, which should not be limited except as by the accompanying claims.