Abstract:
In a digital chromakey apparatus, a digital key signal is generated in response to specified chroma information of first digital video signal designating a foreground scene and the first digital video signal is switched into second digital video signal designating a background scene in accordance with level of the digital key signal. According to this invention, the digital key signal is adjusted or compensated in level at portions of leading and trailing edges thereof so as to expand or compress the area of chromakey.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     The invention relates generally to a digital chromakey apparatus. More particularly, although not exclusively, this invention relates to a digital chromakey apparatus in which a key signal can be adjusted to compensate boundary between foreground scene and background scene to be inserted. 
     2. Description of the Prior Art 
     A known digital video signal processing apparatus such as a digital chromakey apparatus and a digital montage apparatus has to form a key signal corresponding to a part of areas in one picture. The reason for this is as follows. The known chromakey apparatus is of a construction as shown in FIG. 1. In the figure, references 1 and 2 denote color television cameras, each of which is used to take pictures of foreground and background. References 3 and 4 denote gate circuits to which foreground and background color video signals are respectively supplied. Reference 5 denotes a key signal generator to generate and supply the key signal to the gate circuits 3 and 4. Reference 6 denotes a mixer to mix the outputs of the gate circuits 3 and 4 produce the mixed output at an output terminal 7. 
     By way of example, as shown in FIG. 2A, a foreground 10 in which an object 9 (for example, human figure) is positioned in front of a back screen 8 painted with a back color of, for example, blue is photographed or picked up by the color television camera 1 and then, the key signal generator 5 calculates three primary color components R, G and B in the above foreground color video signal so as to convert the color phase difference to the amplitude difference thus forming the key signal. In other words, as shown in FIG. 2C, the key signal which makes the gate ON only in the part of the object 9 is formed and supplied to the gate circuit 3, while as shown in FIG. 2D, the key signal which makes the gate ON only in the part other than the object 9 is formed and then supplied to the gate circuit 4. Therefore, the background picture 11 photographed by the television camera 2 as shown in FIG. 2B, is cored by the part corresponding to the object 9 in the gate circuit 4 and the picture signal shown in FIG. 2E is mixed with the picture signal, indicating the object 9. 
     Thus at the output terminal 7 there is generated a picture signal in which the object 9 is inserted into the background 11 as shown in FIG. 2F. 
     But, in such prior art chromakey apparatus, the edge portions of the key signal thus produced do not always correspond to the boundary or border between the back screen 8 and the object 9. To cope with the above aspect, the timings of the edge portions of the key signal have to be adjusted. 
     OBJECTS AND SUMMARY OF THE INVENTION 
     Accordingly, it is an object of the invention to provide an improved digital chromakey apparatus which can obviate the aforesaid defects inherent to a prior art digital chromakey apparatus. 
     It is another object of the invention to provide a digital chromakey apparatus which is capable of adjusting each timing of leading and trailing edges of digital key signal. 
     It is a still another object of the invention to provide a digital chromakey apparatus which is capable of adjusting each timing of edge portions of digital key signal in a range corresponding to integer time a sampling frequency of digital key signal, and also in a range narrower than one period of the sampling period. 
     According to an aspect of the invention, a digital chromakey apparatus comprises means for generating a digital key signal in response to specified chroma information of first video signal designating a foregound picture, means for switching the first video signal into second digital video signal designating a background picture in accordance with level of the digital key signal and means for adjusting or compensating in level at leading and trailing edge portions of the digital key signal in order to expand or compress an chromakey area. 
     The other objects, features and advantages of the invention will become apparent from the following description taken in conjunction with the accompanying drawings through which the like references designate the same elements and parts. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 is a block diagram schematically showing an outlined construction of a known chromakey apparatus; 
     FIGS. 2A through 2F are respectively schematic diagrams useful for explaining the operation of the same; 
     FIG. 3 is a block diagram schematically showing an entire construction of a digital chromakey apparatus according to one embodiment of the invention; 
     FIG. 4 is a graph used to explain how a key signal is generated; 
     FIG. 5 is a block diagram schematically showing an arrangement of a key processor; 
     FIGS. 6A through 6D and FIGS. 7A through 7D are respectively waveform diagrams used to explain the key processor; 
     FIG. 8 is a block diagram schematically showing outline construction of a color canceller and a mixer; 
     FIG. 9 is a block diagram showing one embodiment of an edge timing adjusting circuit to which the invention is applied; 
     FIGS. 10A to 10F, FIGS. 11A to 11F and FIGS. 12A to 12G are timing charts, each used to explain the operation of the edge timing adjusting circuit; and 
     FIG. 13 and FIGS. 14A and 14B are respectively a block diagram schematically showing other embodiment of a fine adjusting circuit included in the edge timing adjusting circuit and waveform diagrams used to explain the same. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     Embodiments of the invention will hereinafter be described by way of example with reference to the drawings, in which a digital key signal adjusting apparatus of the invention is applied to a digital chromakey apparatus intended for a digital video signal of Y, U and V signal systems. 
     FIG. 3 is a block diagram showing an overall arrangement of a digital chromakey apparatus. In the figure, reference 12 denotes an interface to which a foreground color video data FG. VID and a background color video data BG. VID each being together with a timing reference signal TRS are supplied. The above color video data FG. VID and BG. VID are formed of respective components provided by sampling a luminance signal Y and color difference signals U and V, each of which is formed by matrix calculation of output signals R, G and B from a color television camera, at the sampling frequency ratio of, for instance, 14 : 7: 7. The interface 12 takes the timing signals (horizontal sync. signal, vertical sync. signal and the like) decoded from the respective timing reference signals TRS into consideration, then makes the phases of two color video data FG. VID and BG. VID appropriate ones, and then delivers the same to the next stage. 
     Reference 13 denotes a back color data generator which forms a back color data from the foreground color video data FG. VID and supplies the same to a key signal generator 14 and a color canceller 16. 
     The key signal generator 14 compares the back color data with the foreground color video data FG. VID at every corresponding sample thereof to allow the generation of a key signal with a predetermined level. Since the key signal per se thus developed has so much external disturbances, it can not be utilized as it is or immediately. Therefore, as will be discussed later, the key signal is supplied to a key processor 15, whereby it is subjected to waveform shaping processes such as clipping, adjustment of edge timings of this clipped output, adjustment of gain and the like. Thus the key processor 15 produces a key signal KEY. 
     The color canceller 16 eliminates the back color from the foreground color video data FG. VID on the basis of the above key signal KEY. For instance, when the object 9 (FIGS. 2A to 2F) is transparent, the transparent back color is removed. To be more concrete, the back color data is amplitude-modulated by the key signal KEY so as to subtract the modulated output from the foreground color video data FG. VID. The elimination of the back color is intended for only the color difference signals U and V, while the luminance signal Y is merely passed through the color canceller 16. 
     The color canceller 16 is supplied with the foreground color video data FG. VID by way of a delay circuit 17. The delay circuit 17 has a delay time corresponding to the time needed by the key processor 15 in its waveform shaping processes mentioned before. 
     An output CAN. VID of the color canceller 16 and the background color video data BG. VID are supplied to a mixer 18, in which both of them are mixed to each other on the basis of the key signal KEY applied thereto. Other than a method for simply switching two color video data CAN. VID and BG. VID to one other, the above mixing operation can use a so-called cross fade method in which at the boundary to between the two data fields, the level of one data is gradually decreased, while the level of the other data is gradually increased. The output of the mixer 18 is supplied through a digital filter 19 to an interface 20. The digital filter 19 serves to shape the waveform of the output derived from the mixer 18. 
     The interface 20 permits the color video data CAN. VID, the colors of which are removed and derived from the color canceller 16, the mixed color video data KYD. VID from the digital filter 19, the respective timing reference signals TRS and the key signal KEY to be developed to the outside. 
     In addition, a microprocessor 21, a CRT (cathode ray tube) monitor 22 and a console 23 are provided, in which the translation of a user key input from the console 23, the transfer of the above translation into the inside of the system, the calculation processings required by respective circuit blocks and the like are possible. 
     The aforesaid digital chromakey apparatus operates at the sampling clock with the frequency corresponding to the sampling rate of the color difference data. 
     There are proposed some methods for processing the data in the key signal generator 14. For example, as illustrated in FIG. 4. reference points U 0  and V 0  corresponding to the back color are plotted on an u - v chromaticity coordinate, and a primary coupling (K=|X|+|Y|) of projection components x and y of momentary values U and V of the foreground color video data FG. VID relative to a new coordinate prepared based upon the above reference points U 0  and V 0  is calculated so as to generate the key signal, where 
     
         x=(U-U.sub.0)cosθ+(V-V.sub.0)sinθ 
    
     
         y=(V-V.sub.0)cosθ-(U-U.sub.0)sinθ 
    
     FIG. 5 schematically shows the arrangement of the key processor 15, in which a key signal K from the key signal generator 14 is supplied to clippers 24 and 25. The clipper 24 generates a key signal HKEY for hard keying, while the clipper 25 generates a key signal SKEY for soft keying. The key signal HKEY is supplied to a non-additive mixer 27 and a selector 28, while the other key signal SKEY is supplied through a phase shifter 26 to the non-additive mixer 27 and the selector 28 likewise. The non-additive mixer 27 compares the values of the two key signals HKEY and SKEY and permits either of the larger ones to be produced therefrom. 
     The key signal derived from the selector 28 is supplied to an edge timing adjusting circuit or adjuster 29 in which the timing at the edge, namely, the portion having the slope is adjusted. This edge timing adjuster 29 is of a construction capable of adjustment taking a sampling period t of a clock shown in FIG. 6A as a unit and adjustment during this sampling period t. The edge timing adjuster 29 has the following modes of the adjustment. A shift mode for shifting the key signal in parallel with the unit of the clock period t as shown in FIG. 6B; a coarse adjustment mode for contracting the edge to the inside or expanding the same to the outside with the unit of the clock period t as shown in FIG. 6C; and a fine adjustment mode for contracting the edge within the clock period t as shown in FIG. 6D. Further details of this edge timing adjuster 29 will be described later. 
     The key signal derived from the edge timing adjuster 29 is developed as the key signal KEY at the output thereof via a filter 30. The filter 30 allows the influence of the quantizing error in the key signal processings from the preceding stage to be reduced, and restricts the band of the key signal KEY in such manner that no aliasing noise will occur when the video signal is modulated by the key signal KEY in the mixer 18. 
     For the control and caIculation processings of the key processor 15 as described above, data, addresses and control signals, each being passed through an I/0 controller 31 are supplied to the respective circuits in the key processor 15. 
     The hard and soft keying operations will be described briefly with reference to FIGS. 7A through 7D. When the foreground 10 where the object 9 of, for example, the transparent glass is put in front of the back screen 8 is picked up, the back color is seen through the center of the glass so that as shown in FIG. 7A, a signal K whose level is increased in association with the outline of the object 9 and is reduced at the center of the glass is derived from the key signal generator 14. Although FIGS. 7A through 7D represent conveniently the key signal as the analog waveform for the sake of the explanation, the key signal is digital data since the aforesaid digital chromakey apparatus in fact deals with the data in which one sample of 8 bits is sequentially arrayed at each sampling period t. The clipper 24 executes the clipping operation which takes base clipping level BL and peak clipping level PLh as threshold levels so as to generate the hard keying key signal HKEY as shown in FIG. 7B. Whereas, the clipper 25 excutes the clipping operation which takes base clipping level BL and peak clipping level PLs (peak clipping level PLs is greater than the peak clipping level PLh) as threshold levels thus generating the soft keying key signal SKEY as shown in FIG. 7C. 
     As stated above, in case of the transparent object 9, the soft keying operation is capable of generation of the key signal corresponding satisfactorily to the back color seen through or the reflected light from the back screen 8 impinged on the object 9. 
     FIG. 8 shows in block diagram form the principle of the color cancellation and mixing operations done by the use of the key signal KEY. Initially, let us assume that the range of the level of the key signal KEY from its minimum value to the maximum value be 1 and the relative level of the momentary value thereof be k. Then the key signal KEY is converted to (1-k) when it is supplied to a calculation circuit 32. Taking the key signal SKEY shown in FIG. 7C as an example, the key signal SKEY is converted to a key signal SKEY&#39; shown in FIG. 7D. This key signal SKEY&#39; is supplied to a multiplier 33 so as to modulate the back color signal D B  derived from the back color data generator 13 (FIG. 3). The output of the multiplier 33 is supplied to a subtractor 34 thereby subtracted from the foreground color video data FG. VID. Thus the subtractor 34 derives the video data CAN. VID which is such that when the color video data FG. VID is removed, the data which remains corresponds with the object 9 and the back color of the object 9. The aforesaid operations are all performed by the color canceller 16 in FIG. 3. 
     Moreover, in the multiplier 35 the video data CAN. VID is modulated by the key signal SKEY and in the multiplier 36 the background video data BG. VID is modulated by the key signal SKEY&#39;. Then, the outputs of both the multipliers 35 and 36 are added to each other in an adder 37. The output video data KYD. VID of the adder 37 affects the picture such that the background picture becomes transparent when the object 9 is transparent as described previously. Owing to the slope of the edge of the key signal KEY, at the boundary between the object 9 and the background 11, the cross fade is performed to incur the gradual switchings of the pictures from one to another thus rendering the boundary of the pictures quite natural. 
     The edge timing adjuster 29 included in the key processor 15 will be described in detail with reference to FIG. 9. 
     The edge timing adjuster 29 includes a shift and coarse adjusting circuit 38 supplied with the digital key signal KEY of 8 bits per one sample from the selector 28 (FIG. 5) and a fine adjusting circuit 39 provided at the next stage thereof shown by a broken line block. In this case, a control logic circuit 40 is common to both of the above circuits 38 and 39. The control logic circuit 40 is supplied with the data and the control signal from the microprocessor 21 (FIG. 3) through the I/0 control circuit 31, whereby shift amount, coarse adjustment ON/OFF, fine adjustment ON/OFF, switching of the development or contraction, the adjusting amount and so on are controlled. 
     First of all, the shift and coarse adjusting circuit 38 will be described, which includes three RAMs (random access memories) 42, 43 and 44. Since in this example, the shift or adjustment at 4-clock period at maximum is possible, each of the RAMs 42, 43 and 44 has the capacity of 4 samples. The RAM 42 is for the shifting mode, the RAM 43 is for the coarse adjustment of the leading edge and the RAM 44 is for the coarse adjustment of the trailing edge. The write operations of the RAMs 42, 43 and 44 are commonly controlled by a write address WA generated from the control logic circuit 40. 
     Also, the RAM 42 is supplied with a read address RA 0  generated from the control logic circuit 40. The write and read of each of the RAMs 42, 43 and 44 is possible during one memory cycle. The RAM 42 is so controlled in address that a difference is provided between the write address WA and the read address RA 0  so as to produce an output in which the input key signal KEY is shifted by one to four clock periods. 
     The RAMs 43 and 44 are respectively supplied with read addresses RA 1  and RA 2 , each being generated from the control logic circuit 40. Then, controlling the read addresses RA 1  and RA 2  so as to make the delay times of the RAMs as predetermined ones specifies the amount of the expansion or contraction. 
     The output of the RAM 42 is supplied to the RAM 43 via a latch 45 and is also supplied to the RAM 44 via latches 46, 47 and 48. Each of the latches shown in FIG. 9 produces the delay time of one sampling clock. Consequently, the data written in the RAM 43 advances in phase more than an output MID of the latch 48. The output of this RAM 43 is supplied through latches 49 and 50 to a latch 56 in the fine adjusting circuit 39. Also, the output of the RAM 44 is supplied through latches 51 and 52 to the latch 56 in the fine adjusting circuit 39. In this case, control signals TK 1 , TK 2  and HLD derived from the control logic circuit 40 are respectively supplied to the latches 50, 52 and 56, by which in view of the movement of the waveform of the key signal, one of the outputs of either the latch 50 or the latch 52 is selected and the data renewal of the latch 56 is stopped. 
     The leading and trailing edges indicating the movement of the waveform are detectable by comparing an output PRE of the latch 49 with an output PRE&#39;, which is provided by delaying the output PRE by one clock through a latch 53, in a level comparator 54. In other words, the level comparator 54 produces a detecting signal CT which becomes &#34;H&#34; when the levels of both outputs are equal and stays in the flat regions, a detecting signal UP which becomes &#34;H&#34; at the rising slope (PRE &gt;PRE&#39;), that is, the leading edge, and a detecting signal DW which becomes &#34;H&#34; at the falling slope (PRE &lt;PRE&#39;), that is, the trailing edge and then these detecting signals are supplied to the control logic circuit 40. In the above level comparison, it is more practical to use upper 6 bits of the output PRE of the latch 49 so as to widen the range for judging the flat region of the level. These detecting signals CT, UP and DW are synchronized with the output PRE of the latch 49. Moreover, a level comparator 55 is provided to compare the output PRE of the latch 49 with an output FLW of the latch 51 in level, whereby a detecting signal GT is generated by the level comparator 55. This detecting signal GT is employed so as to avoid the unnatural waveforms of the edge portions caused by the expansion or contraction upon coarse adjustment. This level comparator 55 is supplied with a mode switching signal through the I/0 controller 31, whereby a detecting signal GT, which becomes &#34;H&#34; when the output FLW is greater than or equal to the output PRE (FLW ≧PRE) in the expansion mode and which becomes &#34;H&#34; when the output FLW is greater than the output PRE (FLW &gt;PRE) in the contraction mode, is generated from the level comparator 55. 
     In the shift and coarse adjusting circuit 38, when the coarse adjustment is OFF, the control signal TK 1  is put into &#34;L&#34; and the control signal TK 2  is put into &#34;H&#34; by the instruction from the microprocessor 21 (FIG. 3) so that the key signal read out from the RAM 44 is always supplied through the latches 51 and 52 to the latch 56. Thus by the control of the read address RA 0  for the write address WA in the RAM 42, it is possible to shift (delay) the key signal KEY by some integer times the period of the sampling clock. 
     Also, in the ON state of the coarse adjustment, the microprocessor 21 (FIG. 3) issues the command of the expansion or contraction and the amount thereof, and these instructions or commands are supplied to the control logic circuit 40 and the operation mode of the level comparator 55 is switched. To be more precise, the control logic circuit 40 generates the control signals TK 1 , TK 2  and HLD on the basis of the logical expression as follows. 
     In expansion: 
     
         TK.sub.1 =UP·GT 
    
     
         TK.sub.2 =DWM·GT 
    
     HLD=TK 1  +TK 2   
     In contraction: 
     
         TK.sub.1 =DW·GT 
    
     
         TK.sub.2 =UPM·GT 
    
     
         HLD=TK.sub.1 +TK.sub.2 
    
     where DWM and UPM represent respectively the detecting signals DW and UP delayed by the phase differences of the outputs PRE and FLW. The control amounts of the expansion and the contraction are determined by how much phase difference the outputs PRE and FLW of the latches 49 and 51 specified by the read addresses RA 1  and RA 2  supplied from the control logic circuit 40 have relative to the output MID of the latch 48. In expansion, the leading edge of the output PRE and the trailing edge of the output FLW are selected by the control signals TK 1  and TK 2 , while in contraction, the leading edge of the output FLW and the trailing edge of the output PRE are selected by the control signals TK 1  and TK 2 . Therefore, controlling the phase differences of the outputs PRE and FLW against the output MID can make it possible to control the expansion or contraction amount of the leading and trailing edges independently. 
     By way of example, a description will be given to the expansion operation in which for the sampling clock shown in FIG. 10A, the output PRE of the latch 49, the output PRE&#39; of the latch 53, the output MID of the latch 48 and the output FLW of the latch 51 are respectively given as shown in FIG. 10B (the waveforms in the figure indicate discrete ones formed of sampled data in analog fashion). As will be apparent from the waveforms of FIG. 10B, in the expansion operation of FIG. 10, the respective RAMs 43 and 44 are so controlled that the outputs PRE and FLW may have the advanced and delayed phase differences by one clock period for the output MID, respectively, thus resulting in the expansions of one clock period. In this case, the phase difference between the outputs PRE and FLW is two-clock periods. 
     The level comparator 54 level-compares the outputs PRE and PRE&#39; with each other so as to generate the detecting signals CT, UP and DW shown in FIG. 10D, respectively. Also, in expansion, the level comparator 55 produces the detecting signal GT which becomes &#34;H38  when the output FLW is greater than or equal to the output PRE (FLW &gt;PRE) as shown in FIG. 10E. These detecting signals CT, UP, DW and GT are all supplied to the control logic circuit 40, in which based upon the aforementioned logical expressions, the control signals TK 2 , TK 1 , HLD as shown in FIG. 10F are formed. In the interval &#34;H&#34; of each of the control signals TK 2  and TK 1  including its rising edge, the sampled data contained in the respective waveforms of the outputs FLW and PRE are selected by the latches 52 and 50, while in the interval &#34;H&#34; of the control signal HLD including its rising edge, the sampled data are held previously. 
     The sampled data selected and held by the control signals TK 2 , TK 1  and HLD shown in FIG. 10F become those shown by white circles in FIGS. 10B and 10C and hence a key signal EAK, both of the leading and trailing edges of which are expanded by one clock period for the output MID as shown in FIG. 10C is derived therefrom. 
     FIGS. 11A through 11F are timing charts each showing the operation to form the key signal EAK whose leading and trailing edges are both contracted by one clock period. A sampling clock CK in FIG. 11A, waveforms of the outputs PRE, PRE&#39;, MID and FLW in FIG. 11B and detecting signals CT, UP and DW in FIG. 11D are the same as those of the previously described expansion operation in FIGS. 10A, 10B and 10D. But, since the level comparator 55 is switched so as to derive a detecting signal GT as shown in FIG. 11E which becomes &#34;H&#34; when the output FLW is greater than the output PRE (FLW &gt;PRE) and the logical expressions of the control logic circuit 40 are different, there are formed control signals TK 2 , TK 1  and HLD as illustrated in FIG. 11F. Accordingly, the sampled data denoted by white circles in FIGS. 11B and 11C are selected and held, and hence a key signal EAK whose leading and trailing edges are both contracted by one clock period as shown in FIG. 11C can be formed. 
     Getting back to FIG. 9, the fine adjusting circuit or adjuster 39 will be described next. The key signal developed at the output of the latch 56 is supplied to a buffer memory 57 and RAMs 58 and 59, from which these outputs are derived through a latch 60 to the output. The buffer memory 57 and the RAMs 58 and 59 are respectively supplied as their output control signals with control signals NC, ALE and ATE, each being generated from the control logic circuit 40, from which outputs thereof appear during the period at which each of the control signals NC, ALE and ATE is &#34;H&#34;. The RAM 58 is the table for use in conversion of the leading edge onto which the conversion data supplied from the microprocessor 21 (FIG. 3) through the I/0 controller 31 is loaded. While, the RAM 59 is the table for use in conversion of the trailing edge onto which the conversion data from the microprocessor 21 (FIG. 3) is likewise loaded. This embodiment of the invention performs the contraction as the fine adjustment, so that the conversion data is of a value provided by attenuating each sampled data of the key signal by a predetermined amount supplied from the latch 56. 
     Initially, when the fine adjustment is inactive, in the control logic circuit 40, the control signal ALE is &#34;L&#34;, the control signal ATE is &#34;L&#34; and the control signal NC is &#34;H&#34; , so that from the buffer memory 57 appears always at the output, which is then derived as the output by way of the latch 60. 
     When the fine adjustment is active, the logical expressions to form the control signals are different depending on whether the coarse adjustment operation of the shift and coarse adjustment circuit 38 at the previous stage is made ON or OFF. Consequently, the respective control signals are generated based upon the following logical expressions as stated below. 
     When the coarse adjustment is OFF, 
     
         ALE=UPD 
    
     
         ATE=DW·CTD+DWD·CT 
    
     When the coarse adjustment is ON and the expansion operation mode is active 
     
         ALE=TK.sub.1 D 
    
     
         ATE=TK.sub.2 
    
     
         NC=ALE+ATE 
    
     When the coarse adjustment is OFF and the contruction operation mode is active 
     
         ALE=TK.sub.2 D 
    
     
         ATE=TK.sub.1 
    
     
         NC=ALE+ATE 
    
     In the above expressions, the respective detecting signals UPD, CTD and DWD represent the detecting signals UP, CT and DW delayed by two clock periods and the respective control signals TK 1  D and TK 2  D represent the control signals TK 1  and TK 2  in coarse adjustment delayed by one clock period. 
     The fine adjustment operation when the coarse adjustment is OFF will be described with reference to timing charts of FIGS. 12A through 12G. FIG. 12A shows a sampling clock CK and FIG. 12B shows the key signal PRE appearing at the output of the latch 49. At the timing synchronized with that of the key signal PRE, the detecting signals CT, UP and DW shown in FIG. 12D are derived from the level comparator 54. The detecting signals CTD, UPD and DWD, namely, the detecting signals CT, UP and DW each delayed by two clock periods, are shown in FIG. 12E. The buffer memory 57, and the RAMs 58 and 59 are respectively supplied with a key signal that is, the key signal PRE delayed by the latches 50 and 56 as shown in FIG. 12C. Although in practice the key signals respectively shown in FIGS. 12B, 12C and 12G are formed of the respective successive samples, in order to facilitate the understanding, each of them is indicated as the analog signal. Of the waveforms shown by a broken line in FIG. 12C the waveform corresponding to the leading edge represents the conversion data derived from the RAM 58 and the waveform corresponding to the trailing edge represents the conversion data derived from the RAM 59. 
     When the coarse adjustment is OFF, on the basis of the foregoing logical expressions, the control signals ALE, ATE and NC shown in FIG. 12F are formed. With these control signals ALE, ATE and NC, the sampled data shown by white circles in FIG. 12C are derived from any one of the buffer memory 57 and the RAMs 58 and 59, so that as shown in FIG. 12G, a key signal whose leading and trailing edges are respectively contracted during one sampling period is formed. 
     Further, it may be possible that by loading such data as to increase the original data (maximum value is 255 by 8 bits) as the conversion data onto the respective RAMs 58 and 59, the leading and trailing edges are expandable during one clock period. 
     FIG. 13 is a block diagram showing another embodiment of the fine adjusting circuit or adjuster 39, in which a coefficient corresponding to the slope of the edge of the input key signal is generated by a ROM (read-only memory) 67 and this coefficient is multiplied with the respective sample of the key signal at a multiplier 63. This multiplier 63 is supplied with the key signal by way of latches 61 and 62. The slope of the edge of the key signal is detected by a latch 64 and a subtractor 65, and the detected signal is then supplied through a latch 66 to the ROM 67 as the address thereof. The coefficient derived from this ROM 67 is supplied to the multiplier 63 via a latch 68. The positive and/or negative slope of the edge is indicated by the most significant bit of the detected signal. 
     Since the fine adjusting circuit 39 of the construction shown in FIG. 9 previously described attenuates the sampled data indiscriminately by a predetermined level irrespective of the steep or gentle slope of the edge, a contracted amount τ 1  where the slope is steep differs from a contracted amount τ 2  where the slope is gentle so that the contracted amount τ 2  is greater than the contracted amount τ 1  (τ 2  &gt;τ 1 ) thus causing the contracted amounts to be scattered widely. Whereas, with the embodiment of the fine adjusting circuit 39 shown in FIG. 13, the slopes are detected and the multiplication coefficient which becomes larger if the slopes are made steeper is generated from the ROM 67, so that as shown in FIG. 14B, the contracted amount can be made constant (τ 1  =τ 2 ) regardless of the steepness and/or gentleness of the slope. 
     As will be understood from the description of the aforesaid embodiments, in accordance with the invention, like the digital key signal in the chromakey apparatus, the adjustment for expanding or contracting the timings of the edge portions corresponding to a part of the outline region of the picture by the amount some integer times the sampling period is possible. 
     In addition, in accordance with this invention, it is possible to independently adjust the expanding or contracting amount of the leading and trailing edges of the key signal. 
     The above description is given on the preferred embodiments of the invention, but it will be apparent that many modifications and variations could be effected by one skilled in the art without departing from the spirits or scope of the novel concepts of the invention, so that the scope of the invention should be determined by the appended claims only.