Abstract:
In a circuit for driving a plasma display panel, a blocking oscillator produces pulses varying between a positive and a negative voltage. Transistors controlled by first selection signals selectively supply first electrodes of the panel with either the complete bipolar pulses, or with only a predetermined one of the positive or negative pulse components. Further transistor switches controlled by second selection signals selectively connect and disconnect second display panel electrodes to ground. A constant voltage is applied to the disconnected second electrodes. 
     A gas discharge occurs at each intersection of the first electrodes supplied with the full bipolar pulse wave and the grounded second electrodes. In accordance with one aspect of the present invention, production of the driving pulses may be suspended either by a preselected one of the first and second selection signals or by coincidence logic operating upon preselected first or second selection signals.

Description:
BACKGROUND OF THE INVENTION 
     This invention relates to electronic display and, more specifically, to a circuit for driving an external electrode gas discharge display panel, commonly referred to as a plasma display panel. 
     A per se well known external electrode gas discharge display panel comprises first and second sets of electrodes. Each first electrode is disposed spatially opposite some or all the second electrodes with a gas discharge cell interposed therebetween, together with an insulating layer between the gas discharge cell and either one or both of the facing first and second electrodes. Circuits for driving an external electrode gas discharge display panel may be broadly classified into two types. A display driver circuit of a first type comprises a pair of drivers, one for selectively supplying first pulse sequences to the first electrodes, the other for selectively supplying second pulse sequences of an opposite phase to the second electrodes. The pulse voltage is from 130 to 160 volts. A gas discharge occurs in the cell disposed at each intersection of the first and second electrodes to which the pulses are supplied. 
     A display energizing circuit of a second general type comprises a driver and a switching circuit. The driver selectively supplies pulse sequences to selected of the first and second electrodes. The switching circuit selectively renders the others of the first and second electrodes on and off, e.g., grounded or ungrounded. The pulse voltage is from 260 to 320 volts. A gas discharge occurs in the cell situated at each intersection of the electrodes supplied with the pulses and the electrodes rendered on. 
     In a circuit of the first type, transistors capable of withstanding a high voltage must be used for each electrode. When the number of electrodes is large, the circuit is complex and expensive. Moreover, due to the high pulse voltage, it is very difficult to realize the circuit with an integrated circuit construction. As for the driver of a circuit of the second type, a transistor which can withstand a high voltage must again be employed for each electrode. The high voltage withstanding capability, however, is unnecessary for the transistors of the switching circuit. It is thus readily possible to fabricate the switching circuit in integrated circuit form. It has been mandatory, however, to use a d.c. source of a high voltage. Furthermore, the power consumption during switching has been considerable. 
     In U.S. Pat. No. 3,953,762 issued to Tsunekiyo Iwakawa and Akira Yano, assignors to the instant assignee, a circuit of the second type is disclosed wherein the circuitry is simplified. It is still necessary, however, to use a clock pulse generator and a second or auxiliary d.c. source. The power consumption is still considerable because a main power supply of a high d.c. voltage is required. 
     SUMMARY OF THE INVENTION 
     It is therefore an object of the present invention to provide a circuit for driving an external electrode gas discharge display panel which is operable with a d.c. supply of as low a voltage as about 20 volts or less. 
     It is another object of this invention to provide a plasma display driver circuit characterized by low power consumption. 
     It is still another object of this invention to provide a display driver circuit operable without a source of clock pulses and which does not employ an auxiliary d.c. source. 
     It is a further object of this invention to provide a display driver circuit which does not require transistors capable of withstanding a high applied voltage. 
     It is a still further object of this invention to provide a plasma display driver circuit which is readily manufactured in integrated circuit form, and which utilizes relatively simple circuitry. 
     Circuitry according to the present invention is supplied with d.c. power and first and second control voltages variable with respect to a reference potential, and drives an external electrode gas discharge display panel which includes first and second groups of electrodes. Each first electrode is disposed facing some or all of the second electrodes with a gas discharge cell interposed at each such intersection. An insulating layer is disposed between each gas discharge cell and either one or both of the facing first and second electrodes. The driver circuit comprises a point to be supplied with the reference potential, a transformer comprising a primary and a secondary winding, and pulse producing structure connected between the primary winding and the point of reference potential for producing a sequence of pulses in the secondary winding in response to the applied d.c. power. The pulses have positive and negative components reaching first and second predetermined voltages which are positive and negative with respect to the reference potential. The circuit further comprises first means connected to the point of reference potential and responsive to first control voltages for supplying the first electrodes with either the full bipolar pulse wave, or with only a prescribed polarity (positive or negative) component of the pulse wave, as signaled by the first control voltages. The circuit still further comprises second means connected to the point of reference potential and responsive to second control voltages for selectively supplying the second electrodes with a third predetermined voltage and the reference potential. 
    
    
     BRIEF DESCRIPTION OF THE DRAWING 
     FIG. 1 is a schematic vertical cross section of an illustrative external electrode gas discharge display panel; 
     FIG. 2 schematically depicts a gas discharge display driver circuit according to a first embodiment of the instant invention; 
     FIG. 3 illustrates wave forms appearing at selected points in the circuit of FIG. 2; and 
     FIG. 4 comprises a schematic diagram of a display driver circuit according to a second embodiment of the present invention. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     Referring now to FIG. 1 which is a substantial reproduction of FIG. 3 of a copending patent application Ser. No. 546,894 filed Apr. 2, 1975, by Kazunori Nishida, Tsunekiyo Iwakawa, and Hiroshi Hada, now U.S. Pat. No. 3,987,337 issued Oct. 19, 1976 assignors to the instant assignee, an external electrode gas discharge display panel comprises a plurality of first electrodes 11 1 , 11 2 , . . . , and 11 9  and a plurality of second electrodes 12 (only one, 12 5 , being depicted). In the example being illustrated, the first and second electrodes 11 (suffixes being omitted) and 12 are arranged parallel on a first and a second dielectric plate 13 and 14 and covered by a first and a second continuous insulating layer 15 and 16, respectively. The dielectric plates 13 and 14 are hermetically sealed by a mass of sealing glass 17 with the insulating layers 15 and 16 inwardly directed, a spacer 18 being interposed between the plates 13 and 14 to form a space 19. The ends of the electrodes 11 and 12 (shown only for the electrodes 12) extend outwardly of the glass mass 17 to provide electrical connections to a driving circuit for the display panel. The space 19 is evacuated through an exhaust pipe (not shown) attached to one of the plates 13 and 14 in communication with the space 19 and thereafter filled with an ionizable gas or gas mixture through the exhaust pipe, which is subsequently sealed. The electrodes 11 and 12 thus define a plurality of gas discharge cells. Either the first or the second electrodes 11 or 12 may be in a form of segmented electrodes as exemplified in U.S. Pat. No. 3,849,686 granted to Togo Miyazaki, one of the present applicants and assignor to the instant assignee. One of the insulating layers 15 and 16 may be omitted. Alternatively, the insulating layer 15 or 16 or layers 15 and 16 may individually cover the electrodes 11 or 12 or 11 and 12. The display panel may further comprise additional electrode or electrodes as indicated at 20. As the case may be, it is convenient to consider that additional electrode 20 according to Miyazaki as one of the first electrodes which is supplied with a pulse sequence simultaneously with application to at least one selected first electrode of another pulse sequence. The display panel may also comprise an intermediate dielectric plate having holes formed therethrough to further segregate the discharge cells as illustrated in the Miyazaki patent references hereinabove. 
     Turning to FIGS. 2 and 3, a circuit according to a first embodiment of the present invention is for driving in a time shared fashion an external electrode gas discharge display panel 21, employing a d.c. source 25, first control voltages (selection signals) supplied from a buffer memory 26, and second control voltages (selection signals) supplied from a digital (e.g., cyclically repeating) decoder 27. The memory 26 and the decoder 27 are interconnected as shown at 28 and described in the Iwakawa et al. patent cited hereinabove. The disclosures of each patent and patent application referred to herein is hereby incorporated herein by reference. In FIG. 2, only three first electrodes Y 1 , Y 2 , and Y 3 , only three second electrodes X 1 , X 2 , and X 3 , and only nine gas discharge cells D 11 , D 12 , D 13 , D 21 , D 22 , D 23 , D 31 , D 32 , and D 33  are depicted for mere simplicity of illustration. Any number may of course be employed. 
     The FIG. 2 circuit includes a point 29 of a reference potential, such as ground, and a pulse generator 30 which generates a sequence of pulses &#34;A&#34; which are preferably of a relatively high frequency, such as several kilohertz. The pulses &#34;A&#34; have positive and negative components reaching first and second predetermined voltages V 1  and -V 2  which are positive and negative with respect to the reference potential. The pulse generator 30 is in effect a free running blocking oscillator and comprises a transformer having a primary, a secondary, and a tertiary winding 31, 32, and 33. One end of the secondary and third windings 32 and 33 is connected to the point 29 of reference potential. The pulse generator 30 further comprises pulse producing circuit elements including a resistor 36, a capacitor 37, and a transistor 38. In the example of the first embodiment being illustrated, the transistor 38 is an NPN transistor having a base, an emitter, and a collector electrode. The base electrode is supplied with d.c. power through the resistor 36 and connected through the capacitor 37 to the ungrounded end of the third winding 33. The collector electrode is connected to one end of the primary winding 31, the other end thereof being supplied with the d.c. power. The emitter of the transistor 38 is connected to the transformer tertiary winding 33. 
     In operation of the pulse generator 30, the transistor 38 is turned on (conducts) at least when a d.c. voltage of about 15 to 20 volts is supplied to the base electrode through the resistor 36. A positive-going pulse then appears at the ungrounded end of the secondary winding 32. The pulse reaches the first predetermined voltage V 1  determined by the turns ratio of the transformer, the polarity relation between the primary and secondary windings 31 and 32, and the characteristics of the transformer ferromagnetic core material. While this occurs, a negative-going pulse is supplied to the transistor base electrode through the tertiary winding 33 and the capacitor 37 to eventually turn off the transistor 38. Also, the flyback voltage produced in the primary winding 31 makes that negative-going pulse appear at the ungrounded end of the secondary winding 32 which varies from the first predetermined voltage V 1  to the second voltage -V 2 . The latter pulse applies a positive-going pulse to the base electrode to render the transistor 38 on again. The astable pulse generator 30 repeats this mode of operation to generate the continuous pulse sequence &#34;A&#34;. 
     Further referring to FIGS. 2 and 3, the composite display driving circuit comprises a driver 40 connected to the point 29 of reference potential and supplied with the first control voltages from the buffer memory 26 to supply the first electrodes Y 1  to Y 3  either with the pulse sequence &#34;A&#34;, or with only a predetermined one (positive or negative) component thereof in compliance with the control voltages. In the example being illustrated, the predetermined components are the negative ones. It is noted that the second electrodes X 1  to X 3  are cyclically selected during a first, a second, and a third time interval t 1 , t 2 , and t 3 , respectively, in the manner described below. Control voltages for the first electrodes Y 1  to Y 3  are designated by y 1 , y 2 , and y 3 , respectively, and reside at low and high states when a display contribution being given by the display panel 21 is to be illuminated and not illuminated. It is presumed here for mere convenience that a desired display is provided by making gas discharges occur in two of the gas discharge cells, for example the cells D 11  and D 33 . During the desired display, a first of the control voltages y 1  is repeatedly rendered low during the first interval t 1  and high during the second and third intervals t 2  and t 3 . A second of the control voltages Y 2  is kept high. A third y 3  is repeatedly rendered low only during the third interval t 3 . 
     The driver 40 comprises a plurality of resistors 41, 42 and 43 each connecting the ungrounded end of the secondary winding 32 to the first electrodes Y 1  -Y 3 . The driver 40 further comprises a serial diode 44, 45, or 46 and transistor switch 47, 48 or 49 each connecting one of the resistors 41-43 and the point 29 of reference potential (e.g., ground). The diode-transistor switch series connections are thus each associated with a particular first electrodes Y 1 , Y 2  or Y 3 . Base electrodes of the transistors 47 to 49 are supplied with the respective control voltages y 1  to y 3 . 
     During the periodically repeating first intervals, t 1 , only the transistor 47 assigned to the electrode Y 1  is off (nonconductive) to supply the pulse sequence &#34;A&#34; to the electrode Y 1  through the resistor 41. During the third intervals t 3 , only the transistor 49 assigned to the electrode Y 3  is off to supply the pulse sequence &#34;A&#34; to electrode Y 3  through the resistor 43. At other times, the transistors 47 to 49 conduct to clamp the electrodes Y 1  -Y 3  to substantially the reference potential during positive excursions of the wave &#34;A&#34;, and to supply only the negative components to the first electrodes Y 1  to Y 3  as depicted in the FIG. 3 waveforms for electrodes Y 1  to Y 3 . 
     Still further referring to FIGS. 2 and 3, the driving circuit comprises a switching circuit 50 connected to the point 29 of reference potential and supplied with the second control voltages from the decoder 27 to selectively supply the second electrodes X 1  -X 3  essentially with a third predetermined voltage V 3  and the reference potential. In the example being illustrated, the third predetermined voltage V 3  is positive with respect to the reference potential. Second control voltages, for the second electrodes X 1  to X 3 , are designated by x 1 , x 2  and x 3 , respectively, and cyclically switch to a high level from a low state during the first through third intervals t 1  to t 3 , respectively. 
     The switching circuit 50 includes a constant voltage device 50&#39;, such as a Zener diode or a series connection of two or more Zener diodes, having a first termination connected to the point 29 of reference potential and a second termination. First diodes 51, 52, and 53 are connected between the point 29 of reference potential and the respective second electrodes X 1  to X 3  ; second diodes 56, 57, and 58 connected between the respective second electrodes X 1  to X 3  and the second termination of constant voltage device 50&#39;; and switching transistors 61, 62, and 63 connected between the point 29 of reference potential and the respective second electrodes X 1  to X 3 . Base electrodes of the switching transistors 61 to 63 are supplied with the second control voltages x 1  to x 3  to cyclically select (enable) the second electrodes X 1  to X 3  by clamping these electrodes substantially to the reference potential. It is to be understood here that either the pulses &#34;A&#34; or the predetermined ones of the positive and negative components (here, negative) supplied to the first electrodes Y 1  to Y 3  induce pulses of the same phase at the second electrodes X 1  to X 3  through the gas discharge cells D 11  to D 33  and the interposed insulating layer 15 or 16 or layers 15 and 16. When the switching circuit 50 is isolated from the display panel 21, the heights of the induced pulses depend on the number of selected one or ones of the first electrodes Y 1  to Y 3 . With the switching circuit 50 connected to the display panel 21, the induced pulses swing the potentials of the second electrodes X 1  to X 3  substantially between the reference potential and the third predetermined voltage V 3  if the associated switching transistors 61 to 63 are not conducting. In other words, the potential of each second electrode X 1 , X 2 , or X 3  vary as illustrated in FIG. 3 (at &#34;X 1  &#34; for the second electrode X 1 ). As a result, the actual pulse height applied across each selected cell D 11  or D 33  during the period each is illuminated is substantially equal to the first predetermined voltage V 1  plus the absolute value V 2  of the second predetermined voltage. On the other hand, the actual pulse height applied across each unselected cell is substantially given by the first-mentioned pulse height less the third predetermined voltage V 3  because the induced pulses are of the same phase as the pulses applied to the first electrodes Y 1  to Y 3  as described. 
     In connection with the driving circuit thus far illustrated with reference to FIGS. 2 and 3, it must be understood that the first through third predetermined voltages V 1 , - V 2 , and V 3  should satisfy the following inequalities: 
     
         V.sub.1 + V.sub.2 &gt; V.sub.umax, 
    
     peak value V 2  or V 1  of the predetermined negative or positive components &lt; V umin , 
     and 
     
         V.sub.1 + V.sub.2 - |V.sub.3 |&lt; V.sub.umin, 
    
     where V umax  and V umin  respectively represent the maximum and minimum unidirectional firing voltages of gas discharge cells of the display panels 21 to be driven by the driving circuit according to this invention. In general, the maximum value Vumax ranges from 220 to 260 volts while the minimum value Vumin varies from 180 to 200 volts. It is therefore desirable to design the driving circuit to make the sum of the first predetermined voltage V 1  and the absolute value V 2  of the second predetermined voltage higher than about 260 volts and the above-mentioned peak value V 2  or V 1  lower than about 180 volts to provide operating margins over display panel life and aging. Under these circumstances, the diodes 44 to 46 of the driver 40 must withstand 180 volts or more. The other peak value V 1  or V 2  of the positive or negative components to be cancelled by the driver 40 should be as low as possible to reduce power consumption. It is undesirable, however, to unduly reduce the peak value V 1  or V 2  in order to insure a sufficient operable range for the display panel 21. As a consequence, the latter peak value V 1  or V 2  is preferably about 130 volts. The first-mentioned peak value V 2  or V 1  of the predetermined negative or positive components is therefore about 170 volts. 
     As for the third predetermined voltage V 3 , a large absolute value is preferred from the sole viewpoint of operable range for the display panel 21. A high absolute value, however, requires a high voltage withstanding capability for the switching transistors 61 to 63. As a result, the absolute value is preferably about 100 volts when the switching circuit 50 is to be realized by a hybrid integrated circuit. When the switching circuit 50 is realized by an MOS integrated circuit, the absolute value should be lower than the voltage which the integrated circuit withstands. 
     A typical example of the pulse generator 30 for generating the pulse sequence &#34;A&#34; comprises a primary winding 31 of 18 turns, a secondary winding 32 of 150 turns, a third winding 33 of 4 turns, a transformer core having an induction coefficient AL of 350, a resistor 36 of 3.3 × 10 3  ohms, a capacitor 37 of 1 × 10 4  pF, and a transistor 38 of the type 2SD288 manufactured and sold by Nippon Electric Co., Ltd., Tokyo, Japan. The unnumbered resistor connected between the third winding 33 and capacitor 37 is 100 ohms. The frequency of the pulses A produced by the typical pulse generator 30 is 150 kHz, which is preferred to several kilohertz mentioned hereinabove in conjunction with production of the pulses &#34;A&#34;. 
     Referring now to FIG. 4, a circuit according to a second embodiment of this invention is adapted for connection to an external electrode gas discharge display panel 21, a d.c. source 25, a buffer memory 26, and a digital decoder 27 as was the case for the driver circuit according to the first embodiment. The driving circuit of FIG. 4 comprises elements similar to those designated by like reference numerals as in FIG. 2. In addition, the pulse producing circuit of FIG. 4 comprises a detection or blanking circuit 70 connected to at least one of the driver 40 (as shown) and the switching circuit 50 (in comparable logic gate fashion for the state-sensing gate diodes) for suspending production of the pulse sequence &#34;A&#34; when that one of the driver 40 and switching circuit 50 supplies none of the pulses &#34;A&#34; and the predetermined positive or negative components to the first electrodes and none of the third predetermined voltage V 3  and the reference potential to the second electrodes, to which the detection circuit 70 is connected. 
     Further referring to FIG. 4, it is preferred for a circuit according to the second embodiment that the display panel 21 comprises at least one predetermined first or second electrode that is always selected when the display panel 21 is put in its displaying operation and kept in the selected state either continuously or intermittently so long as the display panel 21 gives a desired display. When included in the first electrodes, the additional electrode 20 illustrated with reference to FIG. 1 satisfies the condition. Although the electrodes selected in a time shared fashion are always selected in a cyclic manner as long as the display panel 21 is maintained in the displaying operation, any predetermined one thereof is not held in the sense mentioned above even in the intermittently selected state because others thereof are also selected in the interim. In this connection, it should be understood that the driver 40 and switching circuit 50 of a circuit according to this invention comprise a plurality of on-off means and a plurality of switching means at least one each of which selects the at least one predetermined electrode and at least one opposing electrode to supply the selected electrodes with the pulses &#34;A&#34; and the reference potential, respectively. The detection circuit 70 is connected in the driver 40 or switching circuit 50 to the at least one of the on-off or switching means. 
     Still further referring to FIG. 4, it is assumed merely for clarity of description that the display panel 21 comprises segmented electrodes a, b, . . . and D.P. (decimal point) for numerals 0 to 9 as the first electrodes. The segmented electrodes are very often arranged in a plurality of groups, such as n groups, each for displaying a desired one of the numerals 0 to 9, as described in the Miyazaki patent referenced hereinabove. The display panel 21 further comprises second electrodes C 1 , C 2 , . . . , and C n , one for each group of the segmented electrodes. Each group of the segmented electrodes except that for the decimal point are usually seven or eight in number and are arranged in a substantial figure-of-eight configuration to define one display decimal digit. Among these seven or eight electrodes, at least one of two predetermined electrodes a and b is always selected and kept in the selected state in the sense mentioned hereinabove. 
     Referring more particularly to FIG. 4, the detection circuit 70 comprises an AND gate 71 having two inputs connected to the transistors 67 and 68 assigned to the two predetermined electrodes a and b. The AND gate 71 has one output. The detection circuit 70 further comprises a control transistor 72 which has a base electrode connected to the AND gate output, an emitter electrode connected to the point 29 of reference potential, and a collector electrode connected to the base electrode of the transistor 38. The control transistor 72 is rendered off when at least one of the first control voltages for the electrodes a and b is low. This allows the pulse generator 30 to produce the pulse sequence &#34;A&#34;. When both of the first control voltages for the electrodes a and b are high, the control transistor 72 is turned on to make the pulse generator 30 suspend production of the pulse sequence A. 
     Let it now be further presumed that the display panel 21 is for ten digits and that only four digits are to be displayed. The buffer memory 26 renders the first control voltages low for at least one of the two predetermined electrodes a and b only during the time that the second electrodes for the four digits are selected and keeps the first control voltages high during the remaining time of the cyclic selection of the second electrodes. The power consumed under the circumstances is only 30 to 40% of the power consumed when the driving circuit includes no detection circuit 70. 
     It will be appreciated that a driving circuit according to this invention does not require a power source of high d.c. potential, a separate clock pulse generator, and an auxiliary d.c. voltage source. The on-off and switching transistors 46 to 49 and 61 to 63 may have relatively low voltage withstanding capabilities. Furthermore, it is possible to optionally vary the frequency of the pulses &#34;A&#34; by adjusting the time constant of the resistor 36 and capacitor 37. As will readily be understood by those skilled in the art, it is not always necessary to operate the driving circuit in a time shared fashion. Since the first and second electrodes are equivalent to each other, it is possible to supply the pulses &#34;A&#34; to the X or C electrodes shown in FIG. 2 or 4, and to switch the Y or segmented electrodes. The driving circuit may comprise additional on-off and/or switching transistors and the related elements besides those equal in number to the corresponding electrodes of an external electrode gas discharge display panel 21 to be driven thereby. Use may suitably be made of PNP and NPN transistors with the diodes 44, 50&#39;, 51, and the like accordingly directed and with the polarities of the control voltages correspondingly selected. 
     In specific conjunction with the second embodiment of this invention, use of the AND gate 71 is unnecessary when the display panel 21 to be driven comprises the additional electrode 20 illustrated with reference to FIG. 1. On the other hand, it is quite often the case that a relatively few plurality of the first or second electrodes, such as the two predetermined segmented electrodes, a and b exemplified hereinabove, are selected whenever the display panel 21 is put into the displaying operation and are kept in the selected state in the sense used herein. Use may be made in this event of an AND gate 71 having relatively few inputs, without injecting much complication into the circuitry. 
     The above described arrangements are merely illustrative of the principles of the present invention. Numerous modifications and adaptions thereof will be readily apparent to the skilled in the art without departing from the spirit and scope of the present invention.