Abstract:
A system is provided for compensating for tuning gain variations in a phase lock loop. Compensation is performed by a calibration system that estimates the tuning gain of the oscillator and then adjusts the charge pump current value by a ratio of the nominal tuning gain to the measured tun gain. The tuning gain measurement is performed by measuring the change in the voltage controlled oscillator&#39;s tuning control voltage when the phase lock loop is locked to two different frequencies, which are separated by a fixed, predetermined amount. The two frequencies may be above or below the final output frequency of the VCO, or the second frequency may be the final frequency in order to reduce calibration time and settling time.

Description:
FIELD OF THE INVENTION 
     The present invention relates in general to frequency synthesizers, and in particular, to a technique to compensate for tuning gain variations. 
     BACKGROUND OF THE INVENTION 
     With reference to FIG. 1, an exemplary fractional-N frequency synthesizer  12  is illustrated according to one embodiment of the present invention. The synthesizer  12  includes a fractional-N phase lock loop (PLL)  14 , and generates a desired frequency for the output signal, F VCO ,  16 , of a voltage controlled oscillator (VCO)  18 . In traditional fashion, the output signal F VCO    16  is also provided to divider circuitry  20  to divide the output signal F VCO  by a factor N to produce a divided VCO signal F V , which is fed to one of two inputs of a phase detector  22 . 
     A reference signal, F REF , is divided by a factor R in divider circuitry  24  to produce a divided reference signal, F r , which is provided to the other input of the phase detector  22 . The N and R factors are selected so that the frequencies of the divided reference signal, F r , and the divided VCO signal, F V  are equal when the desired output signal, F VCO ,  16 , is at a desired frequency. The phase detector  22  compares the relative phases of the divided reference signal, F r , and the divided VCO signal, F V , and provides an output relative to the difference in phase to drive a charge pump  26 . 
     The phase detector  22  is typically an asynchronous digital logic circuit that pulses either pump up (PU) or pump down (PD) signals for the duration of time between rising edges on the reference signal, F r , and divided VCO signal, F V . The PU and PD signals cause the charge pump  26  to source or sink current, ICP, from a low pass filter, generally referred to as the loop filter  28 . The loop filter  28  is typically a passive or active RC filter, and the one or more pulses of current are integrated and stored on the loop filter&#39;s capacitors as charge. The output voltage of the loop filter  28  is a function of this charge, and acts as the tuning control voltage V CON  of the VCO  18 . The N divider circuitry  20  is typically a programmable integer or fractional divider, which is used to set the output frequency of the VCO  18 . The PLL  14  acts as a feedback control system to drive the phase, and therefore frequency, error of the F r  and F v  signals to zero. Since F v =F VCO /N, where N is the divider modulus, the VCO frequency is set to F VCO =N F r . 
     The behavior of the PLL  14  in terms of noise and dynamic response is determined by the loop gain of the system. The loop gain is given by:                  G        (   s   )       =         I     CP                       K   v          F        (   s   )         sN       ,           Eq   .              1                                
     where s is the Laplace frequency variable, I CP  is the charge pump current in amperes (A), K V  is the tuning gain in cycles-per-second-per-volt (Hz/V), F(s) is the loop filter transfer function, and N is the VCO divider modulus. A typical filter transfer function contains a gain set by a capacitance, or combination of capacitances, an integration function, and a lead-lag pole/zero combination to set the phase margin of the loop:                F        (   s   )       =       1   sC              (       s                   τ   z       +   1     )       (       s                   τ   p       +   1     )       .               Eq   .              2                                
     The unity loop gain frequency, also referred to as the loop bandwidth, is given by:              BW   =           I   CP          K   v          K   f       NC               Eq   .              3                                
     where the variable, K f , is a factor that depends on the locations of the poles and zeros. Note that the loop bandwidth depends not only on the pole and zero locations, but also on the loop gain constant set by the charge pump current, I CP , the loop divider value, the filter capacitance, and the VCO tuning gain. 
     Modern communication systems, such as the GSM cellular telephone system, impose strict requirements on the locktime and noise performance of the transmitted signal, and on the signals used for mixing in the receiver. For example, the transmit locktime must typically be under 250 μs to settle the VCO to under 100 Hz error, and the transmitted phase noise must be under—113 dBc/Hz at 400 kHz offset. If the loop bandwidth is too wide, the noise performance may not be met, and if the loop bandwidth is too narrow, the locktime may not be met. In addition, the phase error of the transmitted signal must remain small. For example, the phase error of the transmitted signal must be under five degrees rms in a GSM system. 
     The use of fractional-N synthesis enables digital modulation for phase or frequency based systems and is attractive due to reduced complexity of the transmit system relative to traditional analog modulation techniques. However, variations in loop gain, and thus bandwidth, can degrade the performance of fractional-N based transmit systems in which a fixed predistortion filter is used to compensate for the rolloff of the loop responses. Mismatch between the expected and actual loop response degrades the phase error of the transmitted signal. Simulations indicate that the loop gain must be accurate to within 15% of the expected nominal value for a 120 kHz loop bandwidth and fixed predistortion filter for less than 5 degrees rms phase error. 
     While the pole and zero locations, which depend on RC time constants, and the charge pump current, I CP , and loop divider variations can be compensated by methods known in the prior art, the VCO tuning gain, K V , poses a more difficult problem. The tuning gain, K V , of the VCO  18  characterizes the sensitivity of the VCO output frequency, F VCO , to changes in its tuning control voltage, V CON . The tuning gain, K V , is defined as:                K   v     ≡              F   VCO              V   c         .             Eq   .              4                                
     The tuning gain, K V , is usually not constant, and for an integrated, wide-range VCO, the tuning gain can vary as much as three to one over the desired tuning range. 
     Although methods of ‘flattening’ the variation in the tuning gain curve have been advanced, these methods typically require more complex tuning methods employing additional circuit elements. It is desirable to avoid any additional cost or complexity in the VCO, since the material cost, noise, and power consumption constraints are usually very tight. 
     Thus, instead of compensating the VCO  18  directly, the loop gain of the PLL  14  can be compensated by adjusting another gain term. For example, the charge pump current may be modified to compensate for variation in the tuning gain. This requires, first, a method of measuring the tuning gain, and second, a method of applying the appropriate adjustment. 
     Two methods have traditionally been used to characterize the tuning gain. The first is to measure or characterize the tuning gain of the VCO once and construct a table of tuning gain versus operating frequency, such a method is described in U.S. Pat. No. 4,893,087, issued Jan. 9, 1990, which is incorporated herein by reference. The table is then mapped to an adjustment factor for the charge pump current I CP  versus the VCO divider value, and is stored in a non-volatile memory. While the nominal loop gain adjustments may be known for a ‘typical’ VCO  18 , the accuracy of nominal adjustments is not sufficient for high performance communications systems when integrated components with large tolerances are used. Hence, this method has the drawbacks of requiring an extensive one-time measurement process on each product that runs through the factory, and of requiring a non-volatile storage means within each product, which unduly increases costs. 
     The second method is to indirectly measure the closed loop bandwidth, which depends to a large extent on the loop gain. This type of method typically requires a modulation source to be applied to the VCO  18 , and a frequency discriminator to determine the frequency deviation of the VCO  18  while the PLL  14  is locked as noted in U.S. Pat. No. 5,079,522, issued Jan. 7, 1992, which is incorporated herein by reference. If the loop bandwidth is wider than the modulation frequency applied to the VCO  18 , the frequency deviation of the VCO  18  will be lower than if the loop bandwidth is narrower than the modulation frequency. A similar method could apply modulation through the loop divider. 
     In either of the above cases, the allowable deviation may be very small relative to the center frequency of the VCO, requiring a very accurate frequency discriminator or counter. For example, in a GSM cellular phone, the VCO  18  may be running at 1900 MHz, and may have an allowable deviation of only 20 MHz due to tuning voltage constraints. This is a deviation of less than ten percent (10%). In a system employing GMSK modulation through a fractional-N PLL, the GSM rms phase accuracy specification requires that the loop gain must be measured and corrected to within a 15% error, as discussed above. The actual frequency measurement accuracy would need to be 0.15*0.1=0.005=1.5%. This accuracy requires a long calibration time, which may be too long to perform each time the phone switches to a new transmission frequency. 
     Thus, what is needed is a fast and low complexity calibration technique that provides a desired, arbitrary level of accuracy with minimal overhead in terms of device area and calibration time. The calibration should complete rapidly enough to be performed each time the frequency synthesizer is enabled. The system should also function automatically, with little or no user intervention. 
     SUMMARY OF THE INVENTION 
     The present invention provides for compensating for tuning gain variations in a phase-locked loop. Compensation is performed by a calibration system that estimates the tuning gain of the oscillator and then adjusts the charge pump current value by a ratio of the nominal tuning gain to the measured tuning gain. The tuning gain measurement is performed by measuring the change in the voltage controlled oscillator&#39;s tuning control voltage when the phase-locked loop is locked to two different frequencies, which are separated by a fixed, predetermined amount. The two frequencies may be above or below the final output frequency of the VCO, or the second frequency may be the final frequency, in order to reduce calibration time and settling time. Use of the system in a fractional-N phase-locked loop takes advantage of the fast locking properties, afforded by the high loop bandwidth and reference frequency such that there is minimal impact to warm-up time for the entire system. The system provides accurate calibration of phase-locked loop gain and bandwidth, which is important to guarantee settling time, noise performance, and modulation accuracy. 
    
    
     Those skilled in the art will appreciate the scope of the present invention and realize additional aspects thereof after reading the following detailed description of the preferred embodiments in association with the accompanying drawing figures. 
     BRIEF DESCRIPTION OF THE DRAWING FIGURES 
     The accompanying drawing figures incorporated in and forming a part of this specification illustrate several aspects of the invention, and together with the description serve to explain the principles of the invention. 
     FIG. 1 is a block representation of a frequency synthesizer constructed according to techniques of the prior art. 
     FIG. 2 is a block representation of a frequency synthesizer along with a calibration system constructed according to one embodiment of the present invention. 
     FIG. 3 is a block representation of a charge pump according to one embodiment of the present invention. 
    
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the invention and illustrate the best mode of practicing the invention. Upon reading the following description in light of the accompanying drawing figures, those skilled in the art will understand the concepts of the invention and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims. 
     With reference to FIG. 2, a frequency synthesizer  12  as illustrated in FIG. 1 is associated with a tuning gain calibration system  30 . The tuning gain calibration system  30  may be operated under the control of a tuning gain controller  32 , which receives instructions from a primary control system  34 , such as that controlling operation of a mobile terminal. In one embodiment, the tuning gain calibration system  30  also includes an analog-to-digital converter providing a digital representation of the tuning control voltage, V CON , two registers  38 ,  40  for storing the digital representations of the tuning voltage for different operating frequencies, and subtraction circuitry  42  for subtracting the digital representations of the different tuning control voltages. The output of the subtraction circuitry  42  provides a signal used to control the charge pump  26  to compensate for variations in tuning gain. The details of operation are described below after an overview of the theory supporting the invention. 
     The tuning gain calibration system  30  approximates the tuning gain of the PLL  14  by measuring the change in tuning control voltage, V CON , for a predetermined change in VCO frequency. This approximates the tuning gain with discrete differences:                  K   v     ≡            F   VCO              V   c         ≈       (       F   2     -     F   1       )       (       V   2     -     V   1       )         =         Δ                 F       Δ                 V       .             Eq   .              5                                
     The system locks the VCO  18  to two different frequencies near the final, desired frequency. The second frequency may be the final frequency in order to reduce calibration time. A measurement of the tuning control voltage, V CON , is made after the PLL  14  has locked to each frequency, and the difference in tuning voltages is calculated. 
     The ratio of the measured voltage change AV and the expected (nominal) voltage change ΔVo is equal to the ratio of the nominal tuning gain K VO  to the measured tuning gain K V :                  K   vo     =       Δ                 F       Δ                   V   o           ,       K   v     =           Δ                 F       Δ                 V       ⇒       K   v       K   vo         =         Δ                   V   o         Δ                 V       .                 Eq   .              6                                
     By using an analog-to-digital converter to measure the tuning voltage, the ratio of measured-to-nominal tuning gain can be expressed in digital form: 
     
       
           ΔV =( V   2   −V   1 )∝( ADC   2   −ADC   1 )=Δ ADC,   Eq. 7 
       
     
     where ADC represents the digital output word of the analog-to-digital converter. For the nominal tuning gain, there will be a nominal difference in ADC values, ΔADC 0 . The ratio of the measured to the desired ΔADC value is equal to the ratio of the desired to the measured tuning gain:                  Δ                 V       Δ                   V   o         =         Δ                 ADC       Δ                   ADC   o         =         K   vo       K   v       .               Eq   .              8                                
     This ratio can be introduced into the loop gain by using it to adjust a switchable current mirror ratio in the charge pump  26 :              G   =           I   CP          K   v       NC     =           (       I     CP   o              Δ                 ADC       Δ                   ADC   o           )          K   v       NC     .               Eq   .              9                                
     The effect of the calibration adjustment is illustrated by examining the ratio of the loop gain constant to the desired gain constant:                G     G   o       =             I   CP          K   v       NC          NC       I     CP   o            K   vo           =           (       I     CP   o              Δ                 ADC       Δ                   ADC   o           )          K   v           I     CP   o            K   vo         =           (       I     CP   o              K   vo       K   v         )          K   v           I     CP   o            K   vo         =           I     CP   o            K   vo           I     CP   o            K   vo         =   1                   Eq   .              10                                
     This mirror ratio can be implemented in the charge pump  26  illustrated in FIG.  3 . 
     As depicted, the charge pump  26  includes current reference circuitry  44 , a switchable current mirror network  46 , and a set of charge pump switches  48 . The current reference circuitry  44  is used to set a reference charge pump current, I CP0 , wherein the current flowing from V CC  to ground through transistors  50 ,  52 ,  54 , and resistor  56  is set at a nominal value. This current is mirrored through transistors  58 ,  60 ,  62 , and  64  to provide a reference for the current mirrors in the switchable current mirror network  46 . Those skilled in the art will recognize that a variety of current references may be used, and also that the current reference need not be considered part of the charge pump  26 . For example, an integrated circuit may contain a common current reference for all circuits on the integrated circuit, and the charge pump may only receive one or two reference current signals that are coupled to one or more diode connected transistors, similar to transistors  52  and  62 , and then mirrored through the switchable current mirror network  46 . 
     The transistors  66 - 80  establish a series of current mirrors capable of sourcing current, I CP + to the charge pump switches  48  and on to the loop filter  28  based on the digital value for ΔADC. Each bit in the digital value for ΔADC is represented as ΔADC[0] through ΔADC[n−1]. The bar over each of the individual digital signals for ΔADC represents the necessary logic level to turn on the P channel FET transistors  66 ,  70 ,  74 , and  78 . Transistors  68 ,  72 ,  76 , and  80  are turned on via the current reference  44 . Thus, the current mirrors on the upper half of the illustration combine to form the sourcing current I CP +. 
     Preferably, the mirror devices, such as transistors  68 ,  72 ,  76 , and  80 , are binary weighted wherein the weights are illustrated as 1, 2, 4, and 2 n−1 . The weighting is usually performed by connecting a number of unit cells in parallel, where each unit cell comprises a mirror transistor and a switch transistor. The same transistor device sizes are used in the unit cells for the current reference and mirror devices. As is well known in the art, this technique facilitates inter-digitated or common-centroid layout techniques that improve the accuracy of the current ratios. Thus, the ΔADC signal readily selects certain ones of the unit cells in the switchable current mirror network  46  to source charge pump current at a level equal to (ΔADC /ΔADC 0 )*I CP0 . 
     For sinking current, the switchable current mirror network  46  includes unit cells formed by transistors  80 ,  82 ,  84 ,  86 ,  88 ,  90 ,  92 , and  94 . The transistors  82 - 94  are preferably N-type devices capable of sourcing current, I CP −, through selected unit cells based on ΔADC. Thus, when the charge pump  26  must sink current from the loop filter  28 , a readily selectable current value may be sunk into the switchable current mirror network  46 . 
     As illustrated in FIGS. 2 and 3, the phase detector  22  may generate four signals controlling the charge pump, wherein the signals are pump up (PU), pump up bar (PUB), pump down (PD), and pump down bar (PDB). Continuing with reference to FIG. 3, when current must be sourced from the charge pump to the loop filter  28 , the logic states for these signals are such that a source charge pump current I CP + is sourced from the switchable current mirror network  46  through transistor  100  and into the loop filter  28 . Transistor  96  remains inactive, and transistors  98  and  102  are configured to block current from being sunk into the lower half of the switchable current mirror network  46 . Differential current switches consisting of transistors  96  and  100  and transistors  98  and  102  are shown. Alternatively, a single switch connected between the switchable current mirror network and the output may be used. However, as is known in the art, differential switches provide faster switching time by providing a current path to maintain current and bias conditions in the switchable mirror network  46  when the output switch transistor is inactive. 
     In contrast, the switchable current mirror network  46  may sink current from the loop filter  28  by having the relative signals configured to allow current to flow from the loop filter  28  through transistor  102  and into the lower half of the switchable current mirror network  46 . The other transistors  96 ,  100 , and  98  are configured to facilitate such action and block the sourcing of current from the upper portion of the current mirror network  46 . Thus, the charge pump switches  48  operate to control the sinking and sourcing of current to and from the loop filter  28 . The ΔADC values essentially adjust the magnitude of the current being sunk or sourced. The magnitude of the current being sourced or sunk is directly based on the digital value of the ΔADC signal and the weighting of the corresponding unit cells in the switchable current mirror network  46 . Although binary weighting is illustrated, those skilled in the art will recognize various types of weighting, including unitary weighting amongst all unit cells. 
     In operation, a desired divide-by-N value (N), a divider adjustment value (DN), and a wait time, represented by a number of cycles (TLOCK) of F r , are set or programed by the user in the control system  34  and used to load the controller  32 , which may be a simple state machine. Next, the PLL  14  and VCO  18  are enabled, and the controller  32  sets N divider circuit  20  to a first value, N-DN, wherein DN may be either positive or negative. The controller  32  waits until the count indicated by TLOCK has elapsed. The voltage tuning control voltage V CON  is measured by the analog-to-digital converter  36 , which converts the tuning control voltage into a digital output word, which is stored in a first register  38 . 
     Next, the controller  32  sets the N divider circuitry  20  to N to allow the PLL  14  to lock to the final frequency and waits until the TLOCK count has elapsed. The tuning control voltage V CON  is again measured by the analog-to-digital converter  36 , which provides another digital output word to a second register  40  for storing. The difference between the first and second digital output words from the first and second registers  38 ,  40  is calculated to determine a difference value, ΔADC. The difference value ΔADC, which is a multi-bit digital word is applied to the charge pump  26  to alter the charge pump current value I CP  as discussed above. Accordingly, the tuning control voltage, V CON , is monitored at different operating frequencies to determine a supplemental current adjustment for the charge pump  26 . The amount of adjustment correlates to the difference in the turning control voltage, V CON , at the different operating frequencies. The digital representation of the difference is applied to the switchable current mirror network  46  to set an amount of additional current to sink from or source to the loop filter  28 . The normal operation of the phase detector  22  to control the charge pump  26  determines whether the current is sunk or sourced. 
     In one embodiment, the DN value is chosen to produce the chosen ΔADCo value that is set in the charge pump when the tuning gain is equal to the nominal tuning gain. The mirrors within the current reference circuitry  44  may be made switchable or programmable, but in most applications a fixed value of ΔADCo may be used. The DN value may be chosen according to the relationship, derived from the relationships presented above:        DN   =       Δ                     ADC   o     ·     V   FS     ·     K   vo             2   n     ·     F   r                                
     where ΔADCo is the nominal desired difference in ADC measurement values, V FS  is the full scale voltage range of the analog-to-digital-converter, K VO  is the nominal VCO tuning gain, n is the number of bits in the analog-to-digital converter, and F r  is the PLL reference frequency. The required accuracy (effective number of bits) of the analog-to-digital converter is determined by the minimum ΔADCo value. The calibration accuracy for any situation is found by changing the ΔADC value by one, so the ratio (percentage) error is at most one over the minimum ΔADC value. For example, a (nominal) ΔADCo value of 32 and a minimum ΔADC value of 20 gives approximately 5% accuracy, and is consistent with a nominal tuning gain of 50 MHz/V and a maximum tuning gain of 75 MHz/V, a 26 MHz F r  frequency, a eight-bit analog-to-digital converter  36  with a 2.7V full-scale range, and a 15.8 MHz frequency step between the initial and final VCO lock frequencies. This corresponds to a DN value of approximately 0.608, which can be implemented with a fractional N divider. Note that in this example, a minimum tuning gain of 25 MHz/V will result in a ΔADC value of 64, which is at the limit of the range of a six bit switchable current mirror network (with the addition of a fixed always-on unit cell). For robustness, ΔADC value should probably be clamped at 1 and 64 in case a larger deviation is measured. 
     The use of the N divider circuitry  20  and the PLL  14  to set the VCO frequency is advantageous because the PLL  14  locks the VCO  18  to: 
     
       
           F   VCO   =NF   r ,  Eq. 11 
       
     
     and the change in frequency with DN is proportional to the fixed reference frequency F r : 
     
       
         Δ F =( F   2   −F   1 )= NF   r −( N−DN ) F   r   =DN.F   r .  Eq. 12 
       
     
     Thus, the change in frequency is independent of the actual desired lock frequency. Similarly, by measuring the difference in tuning control voltages, V CON , the result is independent of the actual tuning voltage at the lock frequency. In this way the tuning gain calibration system  30  determines the tuning gain at the lock frequency with accuracy independent of the specifics of the VCO voltage or lock frequency. 
     The calibration will increase the complete settle time of the PLL  14  if it is to be performed each time the PLL  14  is enabled or switched to a new frequency. Use of a high reference frequency F r , such as in WLAN systems or with Fractional-N PLLs can allow wide loop bandwidths and fast settle times. For example, in a GSM/GPRS system a 26 MHz loop reference frequency can be used with a fractional-N PLL with a 120 kHz loop bandwidth. This loop settles to under 100 Hz error in about 50 μs. The loop settles to within the required voltage accuracy for calibration within about 20 μs, which is used to set TLOCK. Hence the complete system settles in about 70 μs, which is more than fast enough for GSM/GPRS applications, which require complete PLL settle times under 150 μs. Note that the PLL  14  is settling during the second tuning voltage measurement interval. 
     The controller  32  may be a simple state machine and TLOCK counter, which consists of a handful of flip-flops and logic gates, representing a very small overhead to the area and cost of the complete PLL frequency synthesizer when implemented in CMOS. 
     Those skilled in the art will recognize improvements and modifications to the preferred embodiments of the present invention. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow.