Abstract:
An apparatus having a charge coupled device which is used as a solid state type image pickup apparatus and prior to inversion of the level of drive pulses supplied to two electrode groups from among a plurality of electrode groups of a CCD, each electrode group is disconnected once electrically from each drive pulse generating circuit, in which period two electrode groups whose level of drive pulse are inverted are electrically short-circuited, whereby all the charges in capacitors formed between the electrodes and a substrate are not discharged but about half of the charges can be reused for charging another capacitor which is formed between the electrodes and the substrate and is to be charged next, thus enabling a saving of power consumption, a reduction of heat dissipation losses, and enabling the miniaturization of the image pickup apparatus using a charge coupled device.

Description:
BACKGROUND OF THE INVENTION 
     (1) Field of the Invention 
     This invention relates to an apparatus having a charge coupled device, and more particularly to an apparatus having a charge coupled device which is so constructed that a part of charge which is discharged from electrodes of the charge coupled device is reused to charge other electrodes, thereby reducing power consumption, and heat dissipation losses and enabling the miniaturization of the apparatus. 
     (2) Description of the Prior Art 
     The charge coupled device (CCD) has originally been developed as a shift register or a delay line, which at present is developed to be applied widely to an image pickup apparatus by the use of its photoelectric conversion function. 
     FIG. 1 is a sectional view exemplary of the conventional CCD of the two-phase type, in which reference numeral 1 designates a semiconductor substrate of silicon, and numeral 2 designates an insulating layer of silicon dioxide over the substrate 1, and numerals 31, 31&#39;, 32 and 32&#39; designate electrode groups disposed on the insulating layer 2, which comprise a large number of first electrode pairs 310 of upper and lower electrodes 31 and 31&#39; connected to each other and of second electrode pairs 320 of adjacent upper and lower electrodes 32 and 32&#39; connected to each other, the electrode pairs 310 and 320 being disposed alternately. 
     The conventional apparatus using the CCD constructed as the above, as shown in FIG. 2, applies a drive pulse φ from a first drive circuit 51 to a capacitor C 1  representing the gross capacity of a large number of first electrode pairs 310 of CCD 4, and simultaneously drive pulse φ from a second drive circuit 52 to a capacitor C 2  representing the gross capacity of a large number of second electrode pairs 320 of CCD4, so that a potential well V formed at the semiconductor substrate 1 moves as shown by the broken line in FIG. 1 whereby the charges, for example, electrons, which are trapped by the potential well V, are transferred. 
     The first and second drive circuits 51 and 52 amplify clock pulses CLK and CLK from clock oscillators to the predetermined voltage values respectively. Concretely, a drive circuit 5, as shown in FIG. 3, is used, in which between the constant voltage source E and ground, a series circuit is connected which consists of a resistance R 1 , a transistor T 1  whose base is supplied with clock pulse CLK, and a resistance R 2  ; a series circuit consists of a resistance R 3 , a transistor T 2  whose base is connected to the collector of transistor T 1 , a diode D and a transistor T 3  whose base is connected to the emitter of transistor T 1 , are connected in parallel to the first series circuit, and the transistor T 3  collector is connected to a capacitor C formed between the electrodes 31, 31 . . . , 31&#39;, 31&#39;. . . and 32, 32 . . . , 32&#39;, 32&#39;. . . and the substrate 1. In other words, when the clock pulse CLK changes from a &#34;H&#34; (high) level to a &#34;L&#34; (low) level, the transistor T 1  is off, T 2  is on, and T 3  is off, so that a charging current from the constant voltage source E flows into the capacitor C of the CCD 4 through the resistance R 3 , transistor T 2  and diode D. Conversely, when the clock pulse CLK changes from &#34;L&#34; level to &#34;H&#34; level, the transistor T 1  is on, T 2  is off, and T 3  is on, so that a discharge current ib flows to ground through the transistor T 3 . 
     FIG. 4 is a structural view exemplary of the conventional solid image pickup apparatus applying the aforesaid apparatus having a charge coupled device. 
     In the same figure, reference numeral 40 designates an image pickup device comprising the CCD shown in FIG. 1. The image pickup device 40 comprises an image pickup unit 4P receiving optical images and photoelectrically converting them to obtain charge images, a storage unit 4A into which the charge images from the image pickup unit 4P are transferred and received therein and then temporarily stored, and a horizontal transfer unit 4H which transfers and outputs the charge images of storage unit 4A each scanning line. Reference numerals 51P, 52P, 51A, 52A, 51H and 52H designate drive circuits as shown in FIG. 3 respectively, which supply drive pulses φP, φP, φA, φA, φH and φH to the image pickup unit 4P, storage unit 4A and horizontal transfer unit 4H at the image pickup element 40 on the basis of clock pulses CLK-P, CLK-P, CLK-A, CLK-A, CLK-H and CLK-H. 
     In such conventional image pickup apparatus, the first and second electrode pairs 310 and 320 which are supplied with drive pulses φ and φ are provided as shown in FIG. 1 throughout the overall surfaces of image pickup unit 4P, storage unit 4A and horizontal transfer unit 4H at the image pickup element 40, resulting in a capacitor of large capacity being formed between the electrode pairs 310 and 320 and the grounded semiconductor substrate 1, the capacity being in the range of between several hundreds of PF through several thousands of PF. 
     Hence, the charging and discharge currents from the drive circuits 51P, 52P, 51A, 52A . . . to the image pickup element 40 become larger, whereby the consumption current becomes larger and the heat dissipation losses increase, thus requiring a fairly large radiator for heat radiation. Hence, in a case where such a charge coupling apparatus is used in, for example, an image pickup apparatus, a problem occurs in that the image pickup apparatus is difficult to miniaturize. 
     OBJECT OF THE INVENTION 
     An object of the invention is to provide an apparatus having a charge coupled device which reuses a part of discharge current from the electrode at the CCD so as to charge other electrodes, thereby saving power consumption and reducing heat dissipation losses. 
     Another object of the invention is to provide an apparatus having a charge coupled device which needs no heat radiator of large capacity and is small-sized in comparison with conventional devices. 
     The above and further objects and features of the invention will more fully be apparent from the following detailed description with accompanying drawings. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 is a structural view in section exemplary of a conventional CCD. 
     FIG. 2 is an equivalent circuit diagram of a conventional apparatus having a charge coupled device. 
     FIG. 3 is a circuit diagram of a drive circuit for a conventional CCD. 
     FIG. 4 is a view exemplary of a conventional solid image pickup apparatus. 
     FIG. 5 is an equivalent circuit diagram of drive circuits for an apparatus in accordance with the invention. 
     FIG. 6 is a timing chart of an apparatus in accordance with the present invention. 
     FIG. 7 is an equivalent circuit diagram of a modified embodiment of an apparatus in accordance with the present invention. 
     FIG. 8 is a timing chart of the embodiment shown in FIG. 7. 
    
    
     DETAILED DESCRIPTION OF THE INVENTION 
     An equivalent circuit at the apparatus with charge coupled device of two-phase type of the invention is shown in FIG. 5, in which reference numerals 4, 51 and 52 designate the CCD, and first and second drive circuits which are the same as those used in the conventional apparatus of FIG. 2. An apparatus in accordance with the invention is different from a conventional one in having; a first switching transistor ST 1  for switching the pulse feed line for feeding first drive pulses from a first drive circuit 51 to a first capacitor C 1  (in other words, a large number of first electrode pairs 310 as shown in FIG. 1) of a CCD 4; a second switching transistor ST 2  for switching the pulse feed line for feeding second drive pulses from a second drive circuit 52 to a second capacitor C 2  (in other words, to a large number of second electrode pairs 320 as shown in FIG. 1) of the CCD4; and a third switching transistor ST 12  for switching a short-circuiting line provided between a first and second capacitors C 1  and C 2 , i.e., between both electrode pairs 310 and 320. Concretely, the transistors ST 1 , ST 2  and ST 12  each comprise a MOS FET (Metal-Oxide-Semiconductor Field Effect Transistor), the first and second transistors ST 1  and ST 2  having their gates supplied thereof with control pulse φ s , the third transistor ST 12  having its gate supplied with control pulse φ s  which is an inverted version of the control pulse φ s  and is generated by an inverter I. 
     Next, an explanation will be given on operation of the apparatus of the invention by reference to the timing chart in FIG. 6, in which a cycle period F represents two cycle periods of each control pulse φ s  or φ s , one cycle period of each drive pulse φ or φ, and one cycle period of each electrode potential V 1  or V 2  of the CCD4, and is divided into small serial sections f 1 , f 2 , f 3  and f 4 . 
     Firstly, since, in the cycle period f 1 , the control pulse φ s  is at an &#34;H&#34; level and φ s  at an &#34;L&#34; level, the first and second switching transistors ST 1  and ST 2  are on, the third switching transistor ST 12  is off, and the drive pulse φ at the &#34;H&#34; level is supplied from the first drive circuit 51 to the first capacitor C 1  (in other words, a large number of first electrode pairs 310, 310 . . . in FIG. 1) of the CCD4 through the first switching transistor ST 1 , whereby the electrode potential V 1  changes to an &#34;H&#34; level from the &#34;L&#34; level. On the other hand, the drive pulse φ at the &#34;L&#34; level is supplied from the second drive circuit 52 to the second capacitor C 2  (in other words, a large number of second electrode pairs 320, 320 . . . in FIG. 1) of the CCD4 through the second switching transistor ST 2 , whereby the electrode potential V 2  changes to the &#34;L&#34; level (ground potential). 
     Next, in the relatively short cycle period f 2  in continuation of cycle period f 1 , since the control pulse φ s  changes to &#34;L&#34; level and that φ s  changes to an &#34;H&#34; level, the first and second switching transistors ST 1  and ST 2  are off, the third switching transistor ST 12  is on, and the first and second drive circuits 51 and 52 are disconnected electrically from the first and second capacitors C 1  and C 2 , so that the capacitors C 1  and C 2  are short-circuited by the third switching transistor ST 12 . Accordingly, a discharge current by charge in the first capacitor C 1 , i.e., the first electrode pairs 310, 310 . . . , of the CCD4 does not flow to ground, but becomes a charging current flowing into the second capacitor C 2 , i.e., the second electrode pairs 320, 320 . . . , of the CCD4 through the third switching transistor ST 12 , whereby the electrode potentials V 1  and V 2  each changes to an intermediate level between &#34;H&#34; level and the &#34;L&#34; level. 
     In the cycle period f 3  in continuation of f 2 , the first and second switching transistors ST 1  and ST 2  are on, and ST 12  is off as the same as the period f 1 , so that the drive pulse φ at an &#34;L&#34; level is supplied from the first drive circuit 51 to the first capacitor C 1  of the CCD4, i.e., the first electrode pairs 310, whereby the electrode potential V 1  changes an to &#34;L&#34; level, at which time the electrode potential V 1  at the first electrode pairs 310 is firstly at an intermediate level between the &#34;H&#34; level and the &#34;L&#34; level, so that the discharge current flowing to ground from the electrode pairs 310 through the first drive circuit 51 becomes about half of that required in the conventional apparatus in FIG. 2. On the other hand, the drive pulse φ at a &#34;H&#34; level is supplied from the second drive circuit 52 to the second capacitor C 2  of the CCD4, i.e., the second electrode pairs 320, through the second switching transistor ST 2 , whereby the electrode potential V 2  changes to an &#34;H&#34; level, at which time the electrode potential V 2  on the second electrode pairs 320 is firstly at an intermediate level between the &#34;H&#34; level and the &#34;L&#34; level, whereby the charging current to be charged from the constant voltage source E to the electrode pairs 320 through the second drive circuit 52 becomes about half of that required in the conventional apparatus in FIG. 2. 
     Next, also in the relatively short cycle period f 4  in continuation of f 3 , the first and second switching transistors ST 1  and ST 2  are off and the third switching transistor ST 12  is on in the same fashion as in the cycle period f 2 , so that the first and second drive circuits 51 and 52 are disconnected electrically from the first and second capacitors C 1  and C 2  of the CCD4, both the capacitors C 1  and C 2  being short-circuited by the third switching transistor ST 12 . Accordingly, reversely to the cycle period f 2 , the discharge current by the charge in the second capacitor C 2  of the CCD4, i.e., the second electrode pairs 320, 320 . . . , becomes a charging current to flow into the first capacitor C 1  of the CCD4, i.e., the electrode pairs 310, 310 . . . , whereby each electrode potential V 1  and V 2  changes to an intermediate level between the &#34;H&#34; level and the &#34;L&#34; level. 
     FIG. 7 illustrates an equivalent circuit of a modified embodiment of the apparatus of the present invention, as applied to a multi-phase type apparatus. 
     This embodiment of the apparatus of the invention is provided with; the conventional drive circuits of the two-phase type shown in FIG. 2, in number corresponding to the phase number; switching transistors ST 1 , ST 2 , ST 3  . . . ST n  for switching the pulse feed lines for feeding the drive pulses φ 1 , φ 2  . . . φ n  to the capacitors C 1 , C 2  . . . C n  (in other words, a large number of electrode pairs 310, 320 . . . shown in FIG. 1) of the CCD4, and switching transistors ST 12 , ST 23 , ST 34  . . . ST n1  for switching the short-circuit lines provided between each pair of adjacent capacitors C 1  and C 2 , C 2  and C 3  . . . C n-1  and C n , and C n  and C 1 . 
     The switching transistors ST 1 , ST 2  . . . ST n  and ST 12 , ST 23  . . . ST n1  each comprise a MOS FET, those ST 1 , ST 2  . . . ST n  being supplied with the control pulse φ s  respectively, those ST 12 , ST 23  . . . ST n1  serving to switch each short-circuit line being supplied with the control pulses φ s1  φ s2  . . . φ s3  respectively. 
     Next, an explanation will be given on operation of the drive circuit at the apparatus of multi-phase type of the above construction by reference to the timing chart of FIG. 8, in which the cycle period F represents n cycle periods of control pulse φ s  for the switching transistor ST 1 , ST 2  . . . , or ST n , one cycle period of each control pulse φ s1 , φ s2  . . . , or φ sn  for each switching transistor ST 12 , ST 23  . . . , or ST n1 , each one cycle period of drive pulses φ 1 , φ 2  . . . φ n , and each one cycle period of electrode potentials V 1 , V 2  . . . V n  on the electrodes 310, 320, 330 . . . of the CCD4, and is divided into small serial cycle periods f 1 , f 1  &#39;, f 2 , f 2  &#39; . . . f n , f n  &#39;. 
     Firstly, in the cycle period f 1 , the control pulse φ s  is &#34;H&#34; level, and φ s1 , φ s2  . . . φ sn  each is &#34;L&#34; level, whereby the switching transistors ST 1 , ST 2  . . . ST n  are on and those ST 12 , ST 23  . . . ST n1  are off, but the drive pulse φ 1  from the first drive circuit 51 only is at a &#34;H&#34; level, whereby the first capacitor C 1  of the CCD4 only is charged by supplying the drive pulse φ 1 . 
     Next, in the cycle period f 1&#39;  relatively short and in continuation of cycle period f 1 , since the control pulse φ s  changes to the &#34;L&#34; level and the switching transistors ST 1 , ST 2  ... ST n  are off, the drive circuits 51, 52 . . . 5n are disconnected electrically from the capacitors C 1 , C 2  . . . C n  respectively. In the cycle period f 1&#39; , however, the control pulse φ s1  supplied to the switching transistor ST 12  serving for switching the short-circuit line between the capacitors C 1  and C 2 , only changes to the &#34;H&#34; level, whereby only the switching transistor ST 12  is on. Hence, the charge in the capacitor C 1  flows into the not-charged capacitor C 2  through the turned on switching transistor ST 12 , and charges the capacitor C 2 , whereby potentials V 1  and V 2  of both capacitors C 1  and C 2  change to intermediate levels between the &#34;H&#34; level and the &#34;L&#34; level. 
     In the cycle period f 2  in continuation of f 1&#39; , the switching transistors ST 1 , ST 2  . . . ST n  are on and ST 12 , ST 23  . . . ST n1  are off as the same as in the cycle period f 1 , so that the drive pulse φ 2  from the second drive circuit 52 only is at the &#34;H&#34; level, and is supplied to the second capacitor C 2  of the CCD4, whereby the second capacitor C 2  only is charged and the first capacitor C 1  is discharged. At this time, the potential V 1  of the first capacitor C 1  is at an intermediate level between the &#34;H&#34; level and the &#34;L&#34; level and is discharged to ground through the first drive circuit 51, the discharge current being about half of that the conventional apparatus and the same as that of the first embodiment. On the other hand, at the time of starting of the charging of the second capacitor C 2 , the potential V 2  of capacitor C 2  is at an intermediate level between the &#34;H&#34; level and the &#34;L&#34; level, so that a charging current to the capacitor C 2  through the drive circuit 52 becomes about half that of the conventional apparatus and the same as that of the first embodiment. 
     Thereafter, the same operation is repeated sequentially to carry out the charge and discharge of capacitors C 1 , C 2  . . . C n  in the order. 
     As seen from the above, in a case where the apparatus of the invention, constructed as the first and second embodiments, is used for the image pickup device 40 of large capacity, for example, as the capacitors C 1  and C 2 , it is considerably advantageous to reduce power consumption by half, which is largely meaningful for the image pickup apparatus, such as television cameras, using batteries as the power source. Also, this invention of course is not limited to the image pickup apparatus, but applicable to all the apparatus with charge coupled device, such as shift registers or delay lines. 
     As this invention may be embodied in several forms without departing from the spirit of essential characteristics thereof, the present embodiment is therefore illustrative and not restrictive, since the scope of the invention is defined by the appended claims rather than by the description preceding them, and all changes that fall within metes and bounds of the claims, or equivalence of such metes and bounds thereof are therefore intended to be embraced by the claims.