Abstract:
The invention creates a slicing level and sampling phase adaptation circuitry for data recovery systems. The invention explores the boundary of the eye opening to decide the optimal slicing level and sampling phase with a simple bit error rate estimation technique. Bit error rate estimation is achieved with several collaborating samplers.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     This invention relates to a slicing level and sampling phase adaptation circuitry, more particularly to a slicing level and sampling phase adaptation circuitry for data recovery systems. 
     2. Description of the Prior Art 
     Clock and data recovery circuit is an important component in digital communication systems. The applications include many point-to-point digital communication systems, such as Asynchronous Transfer Mode (ATM), Synchronous Optical Network (SONET), Synchronous Digital Hierarchy (SDH), Fiber Distributed Data Interface (FDDI), Ethernet, Wavelength Division Multiplexing (WDM), Dense Wavelength Division Multiplexing (DWDM), and interface of universal serial bus (USB) between personal computer and external devices. 
     With the rapid development of multimedia applications and the evolution of manufacturing technology continuing, the clock frequencies on the processing chip was over than 3 GHz. In recent years, the high-speed serial link also encroached on the board level as a standard interface of host computer to reduce the transmission line and power consumption, such as series-ATA and PCI-Express. In the need for more and more data processing, system performance is limited by the transmission problems. Furthermore, the Internet&#39;s wide variety of applications needs to transfer huge data rate nowadays. To deal with such throughput demand in this limited Channel has became an inevitable trend. 
     As the noise of the signal posed by the impact of the increased transfer rate during transmission is increased seriously. Channels interaction (Cross Talk), Electromagnetic Disturbance (EMI), or signal reflections caused by impedance mismatch, the channel itself will generate attenuation of the signals to certain degree. In addition, non-ideal signals transmitting brings shift of frequency and phase . . . and so on. How to achieve high-speed transmission, reduce the limited channel bandwidth and external noise, and then receive the correct data is becoming a formidable problem. Consequently, the issue in data recovery technology for high-speed link transfer is bound with an extremely important role. 
       FIG. 1  shows a PLL-based CDR (Phase Locked Loop-based Clock and Data Recovery) circuit according to the prior art. Conventional PLL-based CDR circuit including Phase Detector  11 , Charge Pump  12 , Low-Pass Filter (LPF)  13 , and voltage-controlled oscillator (VCO)  14  suffers from device speed limitations with increasing data rates, degradation of on-chip Q for inductors (if an LC-VCO is used),  50  percent duty-cycle problems, data feed through, increased VCO jitter (due to high-VCO gain resulting from supply voltage reduction) and poor performance in the presence of asymmetric jitter. In order to achieve high data rates while maintaining an acceptable performance, reduced-rate architectures are employed. A novel ⅛th-rate PD implementation is reported. A preferred data eye pattern is reasonably symmetric both vertically (in amplitude) and horizontally (in time) as shown in  FIG. 2A . In this case, despite that there is jitter and amplitude noise, the best sampling point is at 0.5 UI, and the slicing level is 0 (in the center of the eye.)  FIG. 2B  shows the case where data eyes have ASE noise. Since the +1 level has much more noise than the −1 level, moving the slicing threshold downward makes the distances from the slicing level to +1 and −1 equal. This will help the system bit error rate performance. 
       FIG. 3A  shows an eye opening with excessive amount of noise according to the prior art. The conventional art may use only two samplers; a fixed sampler in the “middle” of the eye and an adjustable sampler to explore the eye boundary. As long as the two samplers agree on the results; they stay in the eye opening. On the other hand, if the results mismatch, the adjustable sampler enters the clouded area of the eye. This scheme works if the eye opening is reasonably wide and the fixed sampler situated in the center is indeed obtaining the right result. However, if there is too much noise and the center sampler itself is getting the wrong result, the conventional scheme may break as illustrated in  FIG. 3B  and  FIG. 3B . 
     Conventional clock and data recovery systems assume that the optimal slicing level is in the middle of the vertical height of the eye and the optimal sampling point is halfway between the bit boundaries. However, many non-idealities, including noise, nonlinearities, dispersion, unbalanced rise and fall time, etc, shift the optimal slicing level up or down and sampling point advanced or retarded from the center point. 
     Due to various effects, including but not limited to amplified spontaneous emission noise, nonlinearity, waveform distortion, unbalanced rise and fall time, etc., in the optical and electrical systems, the optimal slicing level might not be in the center of the eye. The optimal sampling phase might also not be in the middle of the bit. Conventional data recovery systems assuming slicing level&#39;s locating in the middle and sampling point in the middle of the bit only reaches sub-optimal performance. 
     The conventional approach to find the slicing level is to sweep the slicing level and measure the bit error rate. Since it is very unlikely to have a training sequence before data transmission and the real-time bit error rate measurement can introduce humongous area/power penalty, Modern communication systems long for more elegant solutions. 
     SUMMARY OF THE INVENTION 
     The purpose of this invention is to provide a slicing level and sampling phase adaptation circuitry for data recovery systems, which combining data recovery system can easily find the optimal slicing level and the most favorable sampling phase such that the system bit error rate is minimized. Bit error rate estimation is achieved with several collaborating samplers. 
     Another purpose of this invention is to provide a slicing level and sampling phase adaptation circuitry for data recovery systems, which can find best slicing level and sampling phase without real-time BER measurement. 
     To achieve the above-mentioned objective, one embodiment of the present invention provides a slicing level and sampling phase adaptation circuitry for data recovery systems, including a slicing level adjustment element receiving processed data and frequency division signals, comparing the processed data and the frequency division signals for a phase difference, wherein the phase difference is fed back to the input of the slicing level adjustment element to rectify the processed data; a sampling period adjustment element receiving the processed data and time division signals and comparing the processed data and the time division signals for a timing margin, wherein the timing margin is fed back to the input of the sampling period adjustment element to adjust the frequency division signals, then becoming the time division signals; and a clock and data recovery loop receiving the processed data, and recovering system clock signals from the processed data, wherein the system clock signals are transferred to next stage circuitry; wherein the clock and data recovery loop receives the timing margin for the adjustment of system clock signals transferred to the slicing level adjustment element and the sampling period adjustment element. 
     To achieve the above-mentioned objective, one embodiment of the present invention provides a slicing level and sampling phase adaptation circuitry for data recovery systems, including a slicing level adjustment assembly receiving processed data and frequency division signals, outputting a plurality of slicing levels; a slicing level controller being coupled to the slicing level adjustment assembly, receiving the plurality of slicing levels, wherein the plurality of slicing levels are compared for a phase difference fed back to adjust the processed data; a sampling period adjustment assembly receiving the processed data and time division signals, outputting a plurality of sampling phases; a sampling period controller coupled to the sampling period adjustment assembly, receiving the plurality of sampling phases, wherein the plurality of sampling phase are compared for a timing margin fed back to adjust the time division signals; and a clock and data recovery loop receiving the processed data, and recovering system clock signals from the processed data, wherein the system clock signals are transferred to next stage circuitry; wherein the clock and data recovery loop receives the timing margin for the adjustment of system clock signals for the slicing level adjustment assembly and the sampling period adjustment assembly. 
     To achieve the above-mentioned objective, one embodiment of the present invention provides a slicing level and sampling phase adaptation circuitry for data recovery systems, including a sampling circuit receiving processed data and frequency division signals, outputting a plurality of slicing levels and a plurality of sampling phases; a control circuit being coupled to the sampling circuit, receiving the plurality of slicing levels, wherein the plurality of slicing levels are compared for a phase difference fed back to adjust the processed data; wherein the control circuit receiving the plurality of sampling phase, comparing the plurality of sampling phase for a timing margin fed back to adjust the time division signals; a clock and data recovery loop receiving the processed data, and recovering system clock signals from the processed data, wherein the system clock signals are transferred to next stage circuitry; wherein the clock and data recovery loop receives the timing margin to adjust the frequency division signals for the sampling circuit. 
     Other advantages of the present invention will become apparent from the following description taken in conjunction with the accompanying drawings, which are set forth by way of illustration and example, to certainly embody the present invention. 
    
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
       The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same becomes better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein: 
         FIG. 1  is a diagram showing a PLL-based CDR circuit according to the prior art; 
         FIGS. 2A and 2B  are diagrams showing eye patterns according to the prior art; 
         FIGS. 3A ,  3 B and  3 C are diagrams showing eye opening with excessive amount of noise according to the prior art; 
         FIG. 4  is a schematic diagram illustrating a slicing level and sampling phase adaptation circuitry for data recovery systems according to one embodiment of the present invention; 
         FIG. 5  is a schematic diagram illustrating a slicing level and sampling phase adaptation circuitry for data recovery systems according to one embodiment of the present invention; 
         FIG. 6A  is a schematic diagram illustrating slicing level adjusted to have equal spacing to +1 and −1 boundary according to one embodiment of the present invention; 
         FIG. 6B  is a schematic diagram illustrating slicing level adjusted to the point where timing margin is maximized according to one embodiment of the present invention; 
         FIG. 7  is another schematic diagram illustrating a slicing level and sampling phase adaptation circuitry for data recovery systems according to one embodiment of the present invention; 
         FIG. 8A  is a schematic diagram illustrating over sampling technique errors occur at both top and bottom according to one embodiment of the present invention; and 
         FIG. 8B  is a schematic diagram illustrating eye opening after adjusting the location of samplers according to one embodiment of the present invention. 
     
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENT 
     The detailed explanation of the present invention is described as following. The described preferred embodiments are presented for purposes of illustrations and description, and they are not intended to limit the scope of the present invention. 
     The invention discloses a slicing level and sampling phase adaptation circuitry for data recovery systems, which can help the data recovery system easily find the optimal slicing level and the most favorable sampling phase such that the system bit error rate is minimized. The system can be used in the circuit bus or the optical fiber communication system. 
       FIG. 4  is a schematic diagram illustrating a slicing level and sampling phase adaptation circuitry for data recovery systems according to one embodiment of the present invention. Amplifier  42  coupled to the slicing level adjustment element  43 , sampling period adjustment element  44 , and clock and data recovery loop  45 , receives and amplifies unprocessed data  421 , and then outputs processed data  422 . Amplifier  42  is a linear amplifier or a limited amplifier. 
     Still referring to  FIG. 4 , slicing level adjustment element  43  receives processed data  422  and frequency division signals  462 , and compares processed data  422  with frequency division signals  462  for a phase difference, which is fed back to the input of the slicing level adjustment element  43  to adjust unprocessed data  421 . Additionally, the input of amplifier  42  is electrically coupled to adder  41 , which receives phase difference  432  to adjust unprocessed data  421 . 
     As  FIG. 4 , sampling period adjustment element  44  receives processed data  422  and time division signals, and compares processed data  422  with the time division signals for timing margin  442 , which is fed back to the input of the sampling period adjustment element  44  to adjust frequency division signals  462 , then becomes the time division signals. And the slicing level adjustment element  43  communicates with the sampling period adjustment element  44  for adjustment there between. 
     Still as  FIG. 4 , clock and data recovery loop  45  receives processed data  422 , and recovers system clock signals from processed data  422 , wherein the system clock signals are transferred to next stage circuitry. Clock and data recovery loop  45  receives timing margin  442  for the adjustment of system clock signals to the slicing level adjustment element  43  and the sampling period adjustment element  44 . Furthermore, the system clock signals from clock and data recovery loop  45  are divided through divider  46 , which outputs frequency division signals  462  to the slicing level adjustment element  43  and the sampling period adjustment element  44 . 
     Accordingly,  FIG. 4  showing the slicing level adjustment element  43  coupled to the sampling period adjustment element  44  can work with existing clock recovery system seamlessly. Also, the algorithm is adaptive; no training sequence or interruption is required to perform bit error rate estimation. The invention also helps expanding the eye opening horizontally when there is a limiting amplifier. 
       FIG. 5  is a schematic diagram illustrating a slicing level and sampling phase adaptation circuitry for data recovery systems according to one embodiment of the present invention. The slicing level adjustment assembly has Sampler B, Sampler T and Sampler C, for each of the samplers receiving the data from amplifier  52  and clock signals from divider  551 , and then outputting slicing levels respectively. The slicing level controller  53  is coupled to the Sampler B, Sampler T and Sampler C for receiving corresponding phase differences, which are compared to produce a phase difference +Δv and −Δv fed back to adjust the data. 
     Accordingly,  FIG. 5  showing Sampler T, Sampler C, and Sampler B has the same sampling phase. The slicing level of Sampler T is Δv higher than that of Sampler C; the slicing level of Sampler B on the other hand is Δv lower than that of Sampler C. The comparator circuit  531  calculates three samplers to determine the slicing level. Every time the three outputs from Samplers do not reach a unanimous agreement, an error occurs and the sampler with minority opinion probably has touched the eye boundary. By manipulating Δv and the slicing level of Sampler C, the upper bound and lower bound of the eye opening at a particular sampling phase is determined. Logic unit  532  outputs +Δv to sampler T, −Δv to sampler B, and V o  to amplifier  52  to adjust the consecutive data. 
     As shown in  FIG. 5 , the sampling period adjustment assembly has sampler E, sampler L and Sampler C, each of samplers receiving the data and the time division signals, outputting sampling phases respectively. The sampling period controller  54  is coupled to Sampler E, Sampler L and Sampler C, receiving the corresponding sampling phases, which are compared to produce a timing margin fed back to adjust the time division signals. 
     Still as  FIG. 5 , Sampler E, Sampler C, and Sampler L have the same slicing level (threshold) but the Sampler E&#39;s sampling phase leads that of Sampler C by Δt, while the Sampler L&#39;s sampling phase lags of Sampler C by Δt. By tuning the sampling phase of Sampler C and Δt, timing margin of the eye can be explored at certain slicing level. 
     In  FIG. 5 , clock and data recovery loop  55  receives the data from amplifier  52 , and recovers system clock signals from the data, which are transferred to next stage circuitry. The system clock signals are divided by divider  551 , then being output the clock signals to the samplers in the slicing level adjustment assembly and the sampling period adjustment assembly. Wherein, clock and data recovery loop  55  receives the timing margin for the adjustment of system clock signals to the slicing level adjustment assembly  53  and the sampling period adjustment assembly  54 . 
     Referring to  FIG. 5 , the invention in the beginning mandates the slicing level and sampling phase of all samplers to be either the same or very close such that all of them have a unanimous vote. Control logic  531  moves the slicing level of Sampler T and Sampler B outwards until bit errors start to appear. Control logic  541  also changes the sampling phases of Sampler E, Sampler C, and Sampler L such that a time margin profile is established. Depending on the link characteristic, optimal sampling phase and slicing level of Sampler C can be determined. 
     Please referring to  FIG. 5  input data (Di) passes through either linear or limiting amplifiers. Five samplers are presented. Sampler T, Sampler C, and Sampler B form a group to determine the slicing level; Sampler E, Sampler C, and Sampler L collaborate with each other to explore timing margin. Outputs of the three samplers in a group case a majority vote. Error is observed comparing the vote with the individual result. Two groups communicate with each other if necessary. The clock from the clock and data recovery loop is divided down N times to save the power and area of the samplers and the following circuitry clock and data recovery loop can possibly merge with the samplers. 
     In one embodiment, as in  FIG. 6A , if ASE is the major hindering factor of the system performance, the slicing level (threshold) of Sampler C might simply be the average of that of Sampler T and Sampler B. On the other hand, if the waveform is severely distorted, it would set the slicing level of Sampler C such that Δt is maximal.  FIG. 6B  demonstrates the locations of the samplers on the eye. 
     Furthermore, in another embodiment it is possible for vertical threshold adjustment and horizontal sampling phase adjustment to work independently. Clock and data recovery loop  55  can solely determine the sampling phase while the proposed scheme only handles the slicing level. Sampler C can merge with the phase detector of the clock and data recovery loop to save area and power. 
       FIG. 7  is a schematic diagram illustrating a slicing level and sampling phase adaptation circuitry for data recovery systems according to one embodiment of the present invention. The sampling circuit has Sampler A, Sampler B and Sampler C receiving the data from amplifier and frequency division signals, outputting slicing levels and sampling phases respectively, for each of samplers receiving the processed data and the timing margin and outputting the plurality of slicing levels. The control circuit  73  is coupled to the Sampler A, Sampler B and Sampler C, receiving the phase differences, which are compared to produce a phase difference fed back to adjust the processed data; wherein the control circuit  73  receives the sampling phases, compares the sampling phases for a timing margin fed back to adjust the time division signals. 
     The clock and data recovery loop  75  receives the processed data, and recovering system clock signals from the processed data, wherein the system clock signals are transferred to next stage circuitry. The clock and data recovery loop  75  receives the timing margin for the adjustment of clock signals for the sampling circuit. 
     Accordingly, if all the samplers&#39; threshold and sampling phase are adjustable, the invention can use only three samplers. Sampler A and Sampler B can be treated as “Early” and “Late” samplers if they have the same threshold; they can also be treated as “Top” and “Bottom” samplers if their sampling phase are identical. In this case less loading is imposed onto the preceding amplifier. Also, power and area can potentially be saved. 
     The clock signals from clock and data recovery loop  75  are divided by divider  751 , then being output the frequency division signals to the sampling circuit. Since the bit error rate estimation is a relative long-term process, it is possible to lower the sampling clock frequency (sub-sampling) of the samplers to minimize power/area penalty. Operating the circuitry of the samplers and decision logic  73  at lower speed enables using simpler circuit topologies. Lowering the sampling clock frequency by N is equivalent to case a vote for every N bits. As long as enough observation is made, the sub-sampling approach does not compromise system performance. 
       FIG. 8A  is the case when the center sampler obtains the wrong data some time. The minority votes can appear both on Top and Bottom. The algorithm identifies that the setting is unreliable. The algorithm can move the sampler to another setting as that in  FIG. 8B . Now Sampler C and Sampler B always agree on one value while minority vote can only appear on Top. Algorithm can conclude that Sampler C and Sampler B are clean while Sampler T is dirty. The proposed over sampling scheme is superior. 
     In the invention the data recovery system can easily find the optimal slicing level and the most favorable sampling phase such that the system bit error rate is minimized, the majority vote can find the eye opening more reliably and have no convergence problem. The invention enables systems to find the optimal slicing level and sampling point based on bit error rate bit error rate estimation. Bit error rate estimation is achieved by oversampling the incoming data and using majority voting. 
     It is understood that various other modifications will be apparent to and can be readily made by those skilled in the art without departing from the scope and spirit of this invention. Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be construed as encompassing all the features of patentable novelty that reside in the present invention, including all features that would be treated as equivalents thereof by those skilled in the art to which this invention pertains.