fine-tuned-codegen-16B-Verilog / training_args.bin

Commit History

uploaded model
3bf4866

shailja-thakur commited on