Hugging Face
Models
Datasets
Spaces
Posts
Docs
Enterprise
Pricing
Log In
Sign Up
shailja
/
fine-tuned-codegen-16B-Verilog
like
10
Text Generation
Transformers
PyTorch
shailja/Verilog_GitHub
codegen
code
Eval Results
Inference Endpoints
arxiv:
2212.11140
License:
bigcode-openrail-m
Model card
Files
Files and versions
Community
3
Train
Deploy
Use this model
main
fine-tuned-codegen-16B-Verilog
Commit History
Update README.md
ea3cbb6
shailja
commited on
Aug 30, 2023
Update README.md
2196758
shailja
commited on
Aug 30, 2023
uploaded model
3bf4866
shailja-thakur
commited on
Dec 30, 2022
uploading 16B Verilog LLM
af0f1d3
shailja-thakur
commited on
Dec 30, 2022
initial commit
c3b0acc
shailja
commited on
Dec 30, 2022
