fixed reset logic to force rising edge of sample clock