Bugfixing C_F wiring, schematics/layout seems wrong
FPGA BlockRAM accessible over VME, with debug and no read/write to port b