File size: 14,958 Bytes
8b7c501 |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 |
# Copyright 2023 Google LLC
#
# This source code is licensed under the BSD-style license found in the
# LICENSE file in the root directory of this source tree.
# ARM NEON
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_lut8_p4h2ts_nr1recps1fma
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_lut8_p4h2ts_nr2fma
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_lut8_p4h2ts_nr2recps
- name: xnn_math_f32_tanh__neon_expm1minus_rr2_lut8_p4h2ts_nr2recps
- name: xnn_math_f32_tanh__aarch64_neonfma_expm1minus_rr1_lut8_p4h3ps_div
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_lut8_p4h3ps_nr1recps1fma
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_lut8_p4h3ps_nr1recps1fmaadj
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_lut8_p4h3ps_nr2fma
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_lut8_p4h3ps_nr2fmaadj
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_lut8_p4h3ps_nr2recps
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_lut8_p4h3ps_nr2recpsadj
- name: xnn_math_f32_tanh__neon_expm1minus_rr2_lut8_p4h3ps_nr2recps
- name: xnn_math_f32_tanh__aarch64_neonfma_expm1minus_rr1_p6h5ts_div
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_p6h5ts_nr1recps1fma
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_p6h5ts_nr1recps1fmaadj
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_p6h5ts_nr2fma
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_p6h5ts_nr2fmaadj
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_p6h5ts_nr2recps
- name: xnn_math_f32_tanh__neonfma_expm1minus_rr1_p6h5ts_nr2recpsadj
- name: xnn_math_f32_tanh__neon_expm1minus_rr1_p6h5ts_nr2recps
# x86 SSE2
- name: xnn_math_f32_tanh__sse2_expm1minus_rr2_lut8_p4h2ts_nr1
- name: xnn_math_f32_tanh__sse2_expm1minus_rr2_lut8_p4h2ts_nr2
- name: xnn_math_f32_tanh__sse2_expm1minus_rr1_lut8_p4h3ps_div
- name: xnn_math_f32_tanh__sse2_expm1minus_rr2_lut8_p4h3ps_nr1
- name: xnn_math_f32_tanh__sse2_expm1minus_rr2_lut8_p4h3ps_nr2
- name: xnn_math_f32_tanh__sse2_expm1minus_rr2_lut8_p4h3ts_nr1
- name: xnn_math_f32_tanh__sse2_expm1minus_rr2_lut8_p4h3ts_nr2
- name: xnn_math_f32_tanh__sse2_expm1minus_rr1_p6h5ts_div
- name: xnn_math_f32_tanh__sse2_expm1minus_rr1_p6h5ts_nr1
- name: xnn_math_f32_tanh__sse2_expm1minus_rr1_p6h5ts_nr2
# x86 AVX
- name: xnn_math_f32_tanh__avx_expm1minus_rr1_lut4_p4h2ts_perm_div
- name: xnn_math_f32_tanh__avx_expm1minus_rr2_lut8_p4h2ts_nr1
- name: xnn_math_f32_tanh__avx_expm1minus_rr2_lut8_p4h2ts_nr2
- name: xnn_math_f32_tanh__avx_expm1minus_rr1_lut8_p4h3ps_div
- name: xnn_math_f32_tanh__avx_expm1minus_rr2_lut8_p4h3ps_nr1
- name: xnn_math_f32_tanh__avx_expm1minus_rr2_lut8_p4h3ps_nr2
- name: xnn_math_f32_tanh__avx_expm1minus_rr2_lut8_p4h3ts_nr1
- name: xnn_math_f32_tanh__avx_expm1minus_rr2_lut8_p4h3ts_nr2
- name: xnn_math_f32_tanh__avx_expm1minus_rr1_p6h5ts_div
- name: xnn_math_f32_tanh__avx_expm1minus_rr1_p6h5ts_nr1
- name: xnn_math_f32_tanh__avx_expm1minus_rr1_p6h5ts_nr2
# x86 FMA3
- name: xnn_math_f32_tanh__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div
- name: xnn_math_f32_tanh__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj
- name: xnn_math_f32_tanh__fma3_expm1minus_rr1_lut8_p4h3ps_div
- name: xnn_math_f32_tanh__fma3_expm1minus_rr1_lut8_p4h3ps_nr1
- name: xnn_math_f32_tanh__fma3_expm1minus_rr1_lut8_p4h3ps_nr1adj
- name: xnn_math_f32_tanh__fma3_expm1minus_rr1_p6h5ts_div
- name: xnn_math_f32_tanh__fma3_expm1minus_rr1_p6h5ts_nr1
- name: xnn_math_f32_tanh__fma3_expm1minus_rr1_p6h5ts_nr1adj
# x86 AVX2
- name: xnn_math_f32_tanh__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div
- name: xnn_math_f32_tanh__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj
- name: xnn_math_f32_tanh__avx2_expm1minus_rr1_lut8_p4h3ps_perm_div
- name: xnn_math_f32_tanh__avx2_expm1minus_rr1_lut8_p4h3ps_perm_nr1
- name: xnn_math_f32_tanh__avx2_expm1minus_rr1_lut8_p4h3ps_perm_nr1adj
- name: xnn_math_f32_tanh__avx2_expm1minus_rr1_lut8_p4h3ps_gather_div
- name: xnn_math_f32_tanh__avx2_expm1minus_rr1_lut8_p4h3ps_gather_nr1
- name: xnn_math_f32_tanh__avx2_expm1minus_rr1_lut8_p4h3ps_gather_nr1adj
- name: xnn_math_f32_tanh__avx2_expm1minus_rr1_p6h5ts_div
- name: xnn_math_f32_tanh__avx2_expm1minus_rr1_p6h5ts_nr1
- name: xnn_math_f32_tanh__avx2_expm1minus_rr1_p6h5ts_nr1adj
# x86 AVX512
- name: xnn_math_f32_tanh__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div
- name: xnn_math_f32_tanh__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj
- name: xnn_math_f32_tanh__avx512skx_expm1minus_rr1_lut8_p4h3ps_perm_div
- name: xnn_math_f32_tanh__avx512skx_expm1minus_rr1_lut8_p4h3ps_perm_nr1
- name: xnn_math_f32_tanh__avx512skx_expm1minus_rr1_lut8_p4h3ps_perm_nr1adj
- name: xnn_math_f32_tanh__avx512skx_expm1minus_rr1_lut8_p4h3ps_gather_div
- name: xnn_math_f32_tanh__avx512skx_expm1minus_rr1_lut8_p4h3ps_gather_nr1
- name: xnn_math_f32_tanh__avx512skx_expm1minus_rr1_lut8_p4h3ps_gather_nr1adj
- name: xnn_math_f32_tanh__avx512skx_expm1minus_rr1_p6h5ts_div
- name: xnn_math_f32_tanh__avx512skx_expm1minus_rr1_p6h5ts_nr1
- name: xnn_math_f32_tanh__avx512skx_expm1minus_rr1_p6h5ts_nr1adj
# Wasm SIMD
- name: xnn_math_f32_tanh__wasmsimd_expm1minus_rr1_lut8_p4h3ps_div_abs_min
- name: xnn_math_f32_tanh__wasmsimd_expm1minus_rr1_lut8_p4h3ps_div_abs_pmin
- name: xnn_math_f32_tanh__wasmsimd_expm1minus_rr1_lut8_p4h3ps_div_nabs_max
- name: xnn_math_f32_tanh__wasmsimd_expm1minus_rr1_lut8_p4h3ps_div_nabs_pmax
- name: xnn_math_f32_tanh__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_min
- name: xnn_math_f32_tanh__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_pmin
- name: xnn_math_f32_tanh__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_max
- name: xnn_math_f32_tanh__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_pmax
# Wasm
- name: xnn_math_f32_tanh__wasm_expm1minus_rr1_lut8_p4h3ps_div
- name: xnn_math_f32_tanh__wasm_expm1minus_rr1_p6h5ts_div
# Scalar
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut4_p4h2ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut4_p4h2ts_rcp
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut4_p4h2ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut4_p4h3ps_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut4_p4h3ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut4_p4h3ps_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut4_p4h3ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut8_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut8_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut8_p4h2ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut8_p4h2ts_rcp
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut8_p4h2ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut8_p4h2ts_rcp
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut8_p4h3ps_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut8_p4h3ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut8_p4h3ps_rcp
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut8_p4h3ts_rcp
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut8_p4h3ps_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut8_p4h3ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut8_p4h3ps_rcp
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut8_p4h3ts_rcp
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut16_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut16_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut16_p4h2ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut16_p4h2ts_rcp
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut16_p4h2ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut16_p4h3ps_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut16_p4h3ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut16_p4h3ps_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut16_p4h3ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut32_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut32_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_lut64_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_lut64_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_p6h4ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_p6h4ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_p6h5ps_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_p6h5ts_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_p6h5ps_rcp
- name: xnn_math_f32_tanh__scalar_expm1minus_rr1_p6h5ts_rcp
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_p6h5ps_div
- name: xnn_math_f32_tanh__scalar_expm1minus_rr2_p6h5ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_lut4_p4h2ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_lut4_p4h2ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_lut4_p4h3ps_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_lut4_p4h3ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_lut4_p4h3ps_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_lut4_p4h3ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_lut8_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_lut8_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_lut8_p4h2ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_lut8_p4h2ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_lut8_p4h3ps_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_lut8_p4h3ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_lut8_p4h3ps_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_lut8_p4h3ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_lut16_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_lut16_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_lut16_p4h2ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_lut16_p4h2ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_lut16_p4h3ps_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_lut16_p4h3ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_lut16_p4h3ps_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_lut16_p4h3ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_lut32_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_lut32_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_lut64_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_lut64_p3h1ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_p6h4ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_p6h4ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_p6h5ps_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr1_p6h5ts_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_p6h5ps_div
- name: xnn_math_f32_tanh__scalar_expm1plus_rr2_p6h5ts_div
# Scalar+FMA
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut4_p4h2ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut4_p4h2ts_rcp
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut4_p4h2ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut4_p4h3ps_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut4_p4h3ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut4_p4h3ps_rcp
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut4_p4h3ts_rcp
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut4_p4h3ps_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut4_p4h3ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut8_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut8_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut8_p4h2ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut8_p4h2ts_rcp
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut8_p4h2ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut8_p4h2ts_rcp
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut8_p4h3ps_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut8_p4h3ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut8_p4h3ps_rcp
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut8_p4h3ts_rcp
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut8_p4h3ps_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut8_p4h3ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut16_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut16_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut16_p4h2ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut16_p4h2ts_rcp
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut16_p4h2ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut16_p4h3ps_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut16_p4h3ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut16_p4h3ps_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut16_p4h3ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut32_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut32_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_lut64_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_lut64_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_p6h4ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_p6h4ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_p6h5ps_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_p6h5ts_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_p6h5ps_rcp
- name: xnn_math_f32_tanh__fma_expm1minus_rr1_p6h5ts_rcp
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_p6h5ps_div
- name: xnn_math_f32_tanh__fma_expm1minus_rr2_p6h5ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_lut4_p4h2ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_lut4_p4h2ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_lut4_p4h3ps_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_lut4_p4h3ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_lut4_p4h3ps_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_lut4_p4h3ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_lut8_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_lut8_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_lut8_p4h2ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_lut8_p4h2ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_lut8_p4h3ps_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_lut8_p4h3ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_lut8_p4h3ps_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_lut8_p4h3ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_lut16_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_lut16_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_lut16_p4h2ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_lut16_p4h2ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_lut16_p4h3ps_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_lut16_p4h3ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_lut16_p4h3ps_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_lut16_p4h3ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_lut32_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_lut32_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_lut64_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_lut64_p3h1ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_p6h4ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_p6h4ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_p6h5ps_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr1_p6h5ts_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_p6h5ps_div
- name: xnn_math_f32_tanh__fma_expm1plus_rr2_p6h5ts_div
|