Question: vhdl why are latches bad?
Answer: Latches can lead to timing issues and race conditions. They may lead to combinatorial feedback - routing of the output back to the input - which can be unpredictable. To avoid creating inferred latches: Include all the branches of an if or case statement.