Question: vhdl how to initialize signals?
Answer: In VHDL, you can specify a variable or signal's initial value in its declaration. For example, the following VHDL fragment assigns an initial value of '1' to the signal enable: signal enable : std_logic := '1'; A VHDL variable or signal whose declaration includes an initial value has an explicit initial value.