Question: why fpga slower than asic?
Answer: An FPGA is a higher layer of abstraction on top of an ASIC. ... Hence your logic equations need to use these cells and unavoidable some of the gates or flops in an FPGA cell will be left unused. You get programmability in exchange for less efficient use of gates hence slower, more area and more power consumption.