Question: are delays synthesizable in verilog?
Answer: But delays have to be multiples of the clock of that element. Usually you find things such as "after 10 ns" theses are propagation delays. When doing an ideal simulation on a Verilog simulator, outputs happen exactly when the inputs change. This is not realistic and does not describe the way real hardware work.