Question: vhdl how to convert integer to std_logic_vector?
Answer: Convert from Integer to Std_Logic_Vector using Numeric_Std If your integer is only positive, you will need to use the to_unsigned() conversion. Both of these conversion functions require two input parameters. The first is the signal that you want to convert, the second is the length of the resulting vector.