Question: what is the difference between variable and signal in vhdl?
Answer: Signals vs. Variables: Variables can only be used inside processes, signals can be used inside or outside processes. Any variable that is created in one process cannot be used in another process, signals can be used in multiple processes though they can only be assigned in a single process.