Question: why cmos has high noise margin?
Answer: Noise margins for CMOS chips are usually much greater than those for TTL because the VOH min is closer to the power supply voltage and VOL max is closer to zero. Real digital inverters do not instantaneously switch from a logic high (1) to a logic low (0), there is some capacitance.