Question: what is the difference between initial and final block of systemverilog?
Answer: Final block is a new concept which was introduced in System Verilog. The basic difference between these two are evident from the nomenclature, i.e, Initial block starts getting executed during simulation time t=0 while the Final block gets executed when the simulation is completed.