Talk:Processor register

message: This article is talking about the same thing as the CPU cache. The names are pretty much meaning the same thing, as register synonymous to cache, and CPU to processor. Perhaps we should merge these together. --Bookinvestor 10:40, 1 December 2007 (UTC)
replies: text: No, registers are not the same as cache. Registers are either used to hold the values that are being used by the execution units or to configure the processor, while caches are used to hold instructions or data that are frequently used by the processor. They may be implemented with the same kind of memory (SRAM) but that is where the similarity ends. Rilak 06:05, 2 December 2007 (UTC)
thread_title:  CPU cache 

message: Hi there I was just looking around Wikipedia for some information about the registers in the x86 architecture and the x86 article itself conflicts with the first example on this page about the x86 this article states that.  
"For instance, the x86  instruction set defines a set of eight  32-bit registers"
however the x86 architecture began as a 16-bit architecture so 32-bit registers are not actually a requirement of the x86.  
"With the advent of the 32-bit 80386 processor, the 16-bit general-purpose registers, base registers, index registers, instruction pointer, and FLAGS register, but not the segment registers, were expanded to 32 bits. " - from Wikipedia/x86 - 32-bit registers section
I'm going to go ahead and change "For instance, the x86  instruction set defines a set of eight  32-bit registers" to something like "For instance, the x86  instruction set defines a set of 16-bit registers however most modern x86 processors have extended these to a length of 32-bits" the number of registers also seems to be a bit off as the origional 16-bit x86 had 14 16-bit registers the 32-bit must have 10.  
No I think I'll just substitute x86 for IA-32 and remove the number eight.  
I think that will do.  
This is a talk page. Please respect the talk page guidelines, and remember to sign your posts by typing four tildes (~~~~).
thanks for the reminder
BobMan801 10:04, 6 July 2010 (UTC)
thread_title:  Maybe I'm being picky but there's a problem with the first x86 example 

message: You wouldn't usually think of the stack pointer as a general (purpose) integer register (in 6502). But couldn't you use it as one? Maybe include or add as a note. I'm asking since W65C816S (a variant it seems), seems to include SP in the count (and ARM, where it really is general). Is there a reson it should be counted there and not be consistent? comp.arch (talk) 15:02, 4 June 2013 (UTC)
replies: text: The Dec PDP-11 nominally had 8 registers, but one was used as the stack pointer and one as the instruction counter.  You could indeed do arithmetic on either of these registers e.g. for removing parameters from the stack you just adjusted the stack pointer using an ADD or SUB instruction.  The DEC VAX was similar, but with 16 registers instead of 8. Murray Langton (talk) 16:15, 4 June 2013 (UTC)
thread_title:  Stack pointer as integer register (in 6502) 

message: Can't figure out IBM Cell in the table. Maybe it should me listed as 'SPEs (in IBM's Cell)', because the Cell includes Power arch (PPE) that obviously has more registers. I'm not sure what the integer and FP cells mean. I think they should be unified to one cell, since the SPEs seem to be unified (are there more registers?) See: http://en.wikipedia.org/wiki/IBM_Cell#Synergistic_Processing_Elements_.28SPE.29
Another (cleaner) unified integer and floating point, non-vector, though multi-core, Epiphany, could be added as an unified example. That one has 32 32-bit unified registers (per core, that are 16 or 64 or up to 4096 in the future). comp.arch (talk) 15:46, 4 June 2013 (UTC)
thread_title:  IBM Cell 

message: Does anyone have any information about how the word register came to be used for this part of a computer? Apart from pure speculation, that is. --User:Dolda2000 (talk) 05:23, 2 April 2014 (UTC)
thread_title:  Etymology 

message: Regarding GPR (in Template:Infobox CPU architecture) the general means "generally used in the same way" as opposed to the special purpose registers? I'm thinking of hardwired-to-zero "registers", they can be used as a source as any other. But they are not usable as a destination, so not as "general". Are they for sure to be counted with GPRs? I don't see a better alternative term for the real general registers. Integer registers are not the best substitute for GPR as eg. SP is (usually) a special purpose data integer register (and zero is an integer).. comp.arch (talk) 17:04, 23 May 2014 (UTC)
thread_title:  General purpose register 

message: I seem to have some doubts about the claim that the Xilinx Spartan happens to have 1 GPR and 3 FP registers. As an FPGA, any number of registers can be instantiated within the limits of the hardware as part of a design, and the design need not be a processor to begin with. Rarkenin (talk) 10:32, 20 April 2016 (UTC)
thread_title:  Xilinx Spartan 

message: This partly ties in with what was said previously about the 6502 stack pointer register but pertaining to ARM chips. On at least the older incarnations (ARM2/ARM3/etc) R13 was only the stack pointer by convention. As far as the CPU is concerned it was general-purpose as there are no special stack instructions (AFAIK this is also true of the newer 32-bit-address-space chips provided they are operating in ARM (not Thumb) mode (see http://www.davespace.co.uk/arm/introduction-to-arm/registers.html). R14 can also be used as a general purpose register except when the BL (branch with link) instruction is used (which set it to the return address), so arguably there's 15 GPRs with the caveat about R14. On another note, I'm pretty sure R14 is also swapped out during a bank-switch. These assertions agree with what's written in https://en.wikipedia.org/wiki/ARM_architecture. I will modify the entry accordingly unless there are any objections? Thanks! 95.149.246.82 (talk) 23:07, 4 June 2016 (UTC)
thread_title:  ARM32 description 

message: "Constant registers hold read-only values such as zero, one, or pi." is in my opinion unnecessary and misleading, since in the beginning it might raise an impression, that these registers hold only single bit value constant, or at least that it's somehow useful to make these trivial values a constant; and then makes radical turnover that they can hold transcendental number constants. :) (to comment this edit reversal) —Mykhal (talk) 00:37, 9 January 2018 (UTC)
replies: text: It would seem that the processor architects who defined and implemented always-zero registers (the most common examples) on several different CPUs don't agree with your opinion that they're not useful. I don't see any implication of "single bit-value constant" as such registers are generally the same width as any of the GPRs. (If your GPR is 64 bits wide, to set it to zero you do have to clear all 64 bits!) Re your objection about transcendental numbers, it would be reasonable to add "an approximation of" to the mention of pi. Jeh (talk) 01:10, 9 January 2018 (UTC)
thread_title:  Suboptimal constant register examples 

message: Under the section "Categories of registers", the Internal registers "Memory buffer register (MBR)" and "Memory data register (MDR)" are linked to the same article. However, the linked article doesn't clearly differentiate between the two registers mentioned. 
In the linked article (https://en.wikipedia.org/wiki/Memory_buffer_register), it seems to imply that both terms mean the same thing. The article states the following: "A memory buffer register (MBR) or memory data register (MDR) is the register in a computer's processor, or central processing unit, CPU, that stores the data being transferred to and from the immediate access storage."
Other source does seem to suggest that the two registered do mean the same thing.
Are you able to either just use one term if they are indeed the same thing? Or can you edit the document to clear up the differences?  — Preceding unsigned comment added by Supmethods (talk • contribs) 16:33, 30 June 2018 (UTC)
thread_title:  Categories of registers: Memory buffer register (MBR) vs. Memory data register (MDR) 

message: Whichever way you define and count registers, the CUDA table entries are complete nonsense. I'll have to come back from a desktop computer where I can make decent edits, but as it stands the CUDA row in the table is completely wrong.
85.255.235.215 (talk) 21:23, 8 January 2020 (UTC)
replies: text: Figured out how to edit from my phone and replaced the CUDA entry with something sensible. Still need to reference the CUDA C Programming Guide though. 85.255.235.215 (talk) 21:43, 8 January 2020 (UTC)
thread_title:  CUDA 

message: In this edit, the term "stack pointer" was replaced with "stack register", with the comment "his seems clearer to me, as this makes it harder to confuse it for a pointer pointing to a stack".
However, for better or worse, a Google Ngram for the two terms shows "stack pointer" used more than "stack register"; people used to the former term may be surprised by its absence.
"Stack pointer" could either mean "a pointer that points to a stack" or "a pointer that points *into* a stack" - in particular, to the top element of the stack; the latter is the correct interpretation.
I've reverted that change; discuss here. Guy Harris (talk) 22:36, 11 April 2024 (UTC)
thread_title:  "Stack pointer" vs. "stack register"