Patent ES-420331-A1 (ES)
Title: Frame synchronization system
IPC: H04J3/06
Filed: 1973-11-07
Abstract: There is disclosed herein a frame synchronization system for a binary data TDM signal including a multiframe having X superframes, each of the X superframes including M midframes, each of the M midframes including m subframes, and each of the m subframes including x ports or channel times. The data signal includes an overhead channel having overhead data including a first sync signal having a first predetermined pattern composed of Y bits disposed in adjacent ones of the M midframes and a second sync signal having a second predetermined pattern different than the first predetermined pattern composed of M bits, each of the M bits being disposed in a different one of the M midframes, where X, M, m, x and Y are all integers greater than one. The data bit rate clock is extracted from the data signal and applied to a cascade connection of a port counter, a subframe counter, a midframe counter and a superframe counter which together with decoding and gating logic associated with each of the above-mentioned counters produces local timing signals including a first reference signal for the first sync signal of the data signal and a second reference signal for the second sync signal of the data signal. In response to one of the local timing signals, such as the overhead channel port timing signal, the overhead data is demultiplexed from the data signal. A first comparator compares the first reference signal to the bits of the data signal to produce a first output signal indicating matches and mismatches between the first reference signal and the data bits. A second comparator circuit compares the overhead bits with the second reference signal and produces a second output signal indicative of the matches and mismatches therebetween. A decision circuit including a digital integrator in the form of an up-down counter and threshold detectors produce a first control signal when the output signal of the counter is equal to or less than a predetermined lower threshold level and a second control signal is produced when the output of the counter is equal to or greater than a predetermined upper threshold level. A mode control capable of producing signals indicative of three different modes of operation is coupled to the threshold detectors and responds to both of the control signals. Gates are coupled between the first and second comparators and the decision counter which under control of the mode control circuit output signal representing a first mode couples the first output signal to the decision counter and under control of the mode control circuit output signal representing a second mode couples the second output signal to the decision counter. The second reference signal is produced by the states of the stages of the superframe counter and in a third mode between the first and second modes mentioned hereinabove the overhead data, under control of the mode control circuit output signal representing the third mode, is coupled to the stages of the superframe counter to provide an assumed error free second reference signal. During the first mode of operation the first output signal is coupled to the decision counter and when the first control signal is below or equal to the lower threshold level and there is a mismatch indicated in the first output signal a gate disposed between the bit clock and the port counter is operated to block the application of the bit clock to the port counter to cause a shift in the phase of the local timing signals to establIsh and maintain synchronization to midframes of the received data signal. In the second mode of operation if the proper phase of the second sync signal is detected synchronization of the superframe and hence the multiframe is established and maintained. If the proper phase of the second sync signal is not detected, the mode control circuit will cause the framing circuit to revert to the first mode of operation and start the framing operation cycle again to properly establish and maintain the desired synchronization.