|
|
|
|
|
|
|
|
|
|
|
$assert DATATYPE in ["F32", "QC8", "QC4"] |
|
|
|
|
|
$DATATYPE_SPEC = {"F32": "f32", "QC8": "f32_qc8w", "QC4": "f32_qc4w"}[DATATYPE] |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
$if INC: |
|
|
|
|
|
$elif DATATYPE == "QC4": |
|
|
|
$else: |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
$if DATATYPE == "QC4": |
|
|
|
|
|
BEGIN_FUNCTION xnn_${DATATYPE_SPEC}_gemm${"inc" if INC else ""}_minmax_ukernel_1x8__asm_aarch64_neonfma_ld64_acc4${"_prfm" if PREFETCH else ""} |
|
|
|
$if INC: |
|
|
|
LDP x14, x15, [sp] |
|
|
|
LDR x8, [sp, 16] |
|
$else: |
|
|
|
LDP x14, x8, [sp] |
|
|
|
$if DATATYPE == "QC4": |
|
|
|
LD3R {v4.4s, v5.4s, v6.4s}, [x8] |
|
MOVI v7.8b, 15 |
|
$else: |
|
|
|
LD2R {v4.4s, v5.4s}, [x8] |
|
0: |
|
$if INC: |
|
|
|
LDP q16, q17, [x15], 32 |
|
$else: |
|
|
|
LDP q16, q17, [x5], 32 |
|
SUBS x0, x2, 16 |
|
MOVI v18.4s, 0 |
|
MOVI v19.4s, 0 |
|
|
|
B.LO 3f |
|
|
|
MOVI v26.4s, 0 |
|
$if PREFETCH: |
|
PRFM PLDL1KEEP, [x5] |
|
MOVI v27.4s, 0 |
|
$if PREFETCH: |
|
PRFM PLDL1KEEP, [x5, 64] |
|
MOVI v28.4s, 0 |
|
$if PREFETCH: |
|
PRFM PLDL1KEEP, [x5, 128] |
|
MOVI v29.4s, 0 |
|
|
|
|
|
1: |
|
LDR d0, [x3], 8 |
|
$if DATATYPE == "F32": |
|
LDP q20, q21, [x5], 32 |
|
LDP q22, q23, [x5], 32 |
|
$elif DATATYPE == "QC4": |
|
LDR d22, [x5], 8 |
|
AND v21.8b, v22.8b, v7.8b |
|
USHR v23.8b, v22.8b, 4 |
|
SADDW v21.8h, v6.8h, v21.8b |
|
SADDW v23.8h, v6.8h, v23.8b |
|
SXTL v20.4s, v21.4h |
|
SXTL v22.4s, v23.4h |
|
SXTL2 v21.4s, v21.8h |
|
SXTL2 v23.4s, v23.8h |
|
SCVTF v20.4s, v20.4s |
|
SCVTF v21.4s, v21.4s |
|
SCVTF v22.4s, v22.4s |
|
SCVTF v23.4s, v23.4s |
|
$else: |
|
LDR q22, [x5], 16 |
|
SXTL v21.8h, v22.8b |
|
SXTL2 v23.8h, v22.16b |
|
SXTL v20.4s, v21.4h |
|
SXTL v22.4s, v23.4h |
|
SXTL2 v21.4s, v21.8h |
|
SXTL2 v23.4s, v23.8h |
|
SCVTF v20.4s, v20.4s |
|
SCVTF v21.4s, v21.4s |
|
SCVTF v22.4s, v22.4s |
|
SCVTF v23.4s, v23.4s |
|
FMLA v16.4s, v20.4s, v0.s[0] |
|
FMLA v17.4s, v21.4s, v0.s[0] |
|
$if PREFETCH: |
|
PRFM PLDL1KEEP, [x5, 128] |
|
FMLA v18.4s, v22.4s, v0.s[1] |
|
FMLA v19.4s, v23.4s, v0.s[1] |
|
|
|
LDR d1, [x3], 8 |
|
$if DATATYPE == "F32": |
|
LDP q20, q21, [x5], 32 |
|
LDP q22, q23, [x5], 32 |
|
$elif DATATYPE == "QC4": |
|
LDR d22, [x5], 8 |
|
AND v21.8b, v22.8b, v7.8b |
|
USHR v23.8b, v22.8b, 4 |
|
SADDW v21.8h, v6.8h, v21.8b |
|
SADDW v23.8h, v6.8h, v23.8b |
|
SXTL v20.4s, v21.4h |
|
SXTL v22.4s, v23.4h |
|
SXTL2 v21.4s, v21.8h |
|
SXTL2 v23.4s, v23.8h |
|
SCVTF v20.4s, v20.4s |
|
SCVTF v21.4s, v21.4s |
|
SCVTF v22.4s, v22.4s |
|
SCVTF v23.4s, v23.4s |
|
$else: |
|
LDR q22, [x5], 16 |
|
SXTL v21.8h, v22.8b |
|
SXTL2 v23.8h, v22.16b |
|
SXTL v20.4s, v21.4h |
|
SXTL v22.4s, v23.4h |
|
SXTL2 v21.4s, v21.8h |
|
SXTL2 v23.4s, v23.8h |
|
SCVTF v20.4s, v20.4s |
|
SCVTF v21.4s, v21.4s |
|
SCVTF v22.4s, v22.4s |
|
SCVTF v23.4s, v23.4s |
|
SUBS x0, x0, 16 |
|
FMLA v26.4s, v20.4s, v1.s[0] |
|
FMLA v27.4s, v21.4s, v1.s[0] |
|
$if PREFETCH and (DATATYPE == "F32"): |
|
PRFM PLDL1KEEP, [x5, 128] |
|
FMLA v28.4s, v22.4s, v1.s[1] |
|
FMLA v29.4s, v23.4s, v1.s[1] |
|
B.HS 1b |
|
|
|
FADD v16.4s, v16.4s, v26.4s |
|
FADD v18.4s, v18.4s, v28.4s |
|
FADD v17.4s, v17.4s, v27.4s |
|
FADD v19.4s, v19.4s, v29.4s |
|
|
|
|
|
TBNZ x0, 3, 4f |
|
|
|
TBNZ x0, 2, 5f |
|
|
|
2: |
|
$if DATATYPE in ["QC8", "QC4"]: |
|
|
|
LDP q24, q25, [x5], 32 |
|
FADD v16.4s, v16.4s, v18.4s |
|
FADD v17.4s, v17.4s, v19.4s |
|
$if DATATYPE in ["QC8", "QC4"]: |
|
|
|
FMUL v16.4s, v16.4s, v24.4s |
|
FMUL v17.4s, v17.4s, v25.4s |
|
SUBS x1, x1, 8 |
|
|
|
|
|
FMAX v16.4s, v16.4s, v4.4s |
|
FMAX v17.4s, v17.4s, v4.4s |
|
FMIN v16.4s, v16.4s, v5.4s |
|
FMIN v17.4s, v17.4s, v5.4s |
|
|
|
|
|
B.LO 6f |
|
|
|
STP q16, q17, [x6] |
|
ADD x6, x6, x14 |
|
|
|
SUB x3, x3, x2 |
|
B.HI 0b |
|
RET |
|
|
|
3: |
|
TBZ x0, 3, 5f |
|
|
|
|
|
4: |
|
LDR d0, [x3], 8 |
|
$if DATATYPE == "F32": |
|
LDP q20, q21, [x5], 32 |
|
LDP q22, q23, [x5], 32 |
|
$elif DATATYPE == "QC4": |
|
LDR d22, [x5], 8 |
|
AND v21.8b, v22.8b, v7.8b |
|
USHR v23.8b, v22.8b, 4 |
|
SADDW v21.8h, v6.8h, v21.8b |
|
SADDW v23.8h, v6.8h, v23.8b |
|
SXTL v20.4s, v21.4h |
|
SXTL v22.4s, v23.4h |
|
SXTL2 v21.4s, v21.8h |
|
SXTL2 v23.4s, v23.8h |
|
SCVTF v20.4s, v20.4s |
|
SCVTF v21.4s, v21.4s |
|
SCVTF v22.4s, v22.4s |
|
SCVTF v23.4s, v23.4s |
|
$else: |
|
LDR q22, [x5], 16 |
|
SXTL v21.8h, v22.8b |
|
SXTL2 v23.8h, v22.16b |
|
SXTL v20.4s, v21.4h |
|
SXTL v22.4s, v23.4h |
|
SXTL2 v21.4s, v21.8h |
|
SXTL2 v23.4s, v23.8h |
|
SCVTF v20.4s, v20.4s |
|
SCVTF v21.4s, v21.4s |
|
SCVTF v22.4s, v22.4s |
|
SCVTF v23.4s, v23.4s |
|
FMLA v16.4s, v20.4s, v0.s[0] |
|
FMLA v17.4s, v21.4s, v0.s[0] |
|
FMLA v18.4s, v22.4s, v0.s[1] |
|
FMLA v19.4s, v23.4s, v0.s[1] |
|
TBZ x0, 2, 2b |
|
|
|
5: |
|
|
|
LDR s0, [x3], 4 |
|
$if DATATYPE == "F32": |
|
LDP q20, q21, [x5], 32 |
|
$elif DATATYPE == "QC4": |
|
LDR d21, [x5], 8 |
|
SADDW v21.8h, v6.8h, v21.8b |
|
SXTL v20.4s, v21.4h |
|
SXTL2 v21.4s, v21.8h |
|
SCVTF v20.4s, v20.4s |
|
SCVTF v21.4s, v21.4s |
|
$else: |
|
LDR d21, [x5], 8 |
|
SXTL v21.8h, v21.8b |
|
SXTL v20.4s, v21.4h |
|
SXTL2 v21.4s, v21.8h |
|
SCVTF v20.4s, v20.4s |
|
SCVTF v21.4s, v21.4s |
|
FMLA v16.4s, v20.4s, v0.s[0] |
|
FMLA v17.4s, v21.4s, v0.s[0] |
|
B 2b |
|
|
|
|
|
6: |
|
TBZ x1, 2, 7f |
|
STR q16, [x6], 16 |
|
MOV v16.16b, v17.16b |
|
|
|
7: |
|
TBZ x1, 1, 8f |
|
STR d16, [x6], 8 |
|
DUP d16, v16.d[1] |
|
|
|
8: |
|
TBZ x1, 0, 9f |
|
STR s16, [x6] |
|
9: |
|
RET |
|
|
|
END_FUNCTION xnn_${DATATYPE_SPEC}_gemm${"inc" if INC else ""}_minmax_ukernel_1x8__asm_aarch64_neonfma_ld64_acc4${"_prfm" if PREFETCH else ""} |
|
|
|
|
|
.section ".note.GNU-stack","",%progbits |
|
|
|
|