|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#include <assert.h> |
|
|
|
#include <arm_neon.h> |
|
|
|
#include <xnnpack/common.h> |
|
#include <xnnpack/vcvt.h> |
|
|
|
|
|
void xnn_f16_f32_vcvt_ukernel__neon_int16_x16( |
|
size_t batch, |
|
const void* input, |
|
float* output, |
|
const union xnn_f16_f32_cvt_params params[restrict XNN_MIN_ELEMENTS(1)]) XNN_OOB_READS |
|
{ |
|
assert(batch != 0); |
|
assert(batch % sizeof(uint16_t) == 0); |
|
assert(input != NULL); |
|
assert(output != NULL); |
|
|
|
const uint16x8_t vsign_mask = vmovq_n_u16(0x8000); |
|
const uint16x8_t vexp_offset = vmovq_n_u16(0x7000); |
|
const float32x4_t vexp_scale = vld1q_dup_f32(¶ms->neon.exp_scale); |
|
const uint32x4_t vmagic_bias = vmovq_n_u32(0x3F000000); |
|
const uint16x8_t vdenorm_cutoff = vmovq_n_u16(0x0400); |
|
|
|
const uint16_t* i = (const uint16_t*) input; |
|
for (; batch >= 16 * sizeof(uint16_t); batch -= 16 * sizeof(uint16_t)) { |
|
const uint16x8_t vh0 = vld1q_u16(i); i += 8; |
|
const uint16x8_t vh1 = vld1q_u16(i); i += 8; |
|
|
|
const uint16x8_t vsign0 = vandq_u16(vh0, vsign_mask); |
|
const uint16x8_t vsign1 = vandq_u16(vh1, vsign_mask); |
|
|
|
const uint16x8_t vnonsign0 = veorq_u16(vh0, vsign0); |
|
const uint16x8_t vnonsign1 = veorq_u16(vh1, vsign1); |
|
|
|
const uint16x8x2_t vprenorm0 = vzipq_u16(vshlq_n_u16(vnonsign0, 13), vsraq_n_u16(vexp_offset, vnonsign0, 3)); |
|
const uint16x8x2_t vprenorm1 = vzipq_u16(vshlq_n_u16(vnonsign1, 13), vsraq_n_u16(vexp_offset, vnonsign1, 3)); |
|
|
|
const float32x4_t vnorm0 = vmulq_f32(vreinterpretq_f32_u16(vprenorm0.val[0]), vexp_scale); |
|
const float32x4_t vnorm1 = vmulq_f32(vreinterpretq_f32_u16(vprenorm0.val[1]), vexp_scale); |
|
const float32x4_t vnorm2 = vmulq_f32(vreinterpretq_f32_u16(vprenorm1.val[0]), vexp_scale); |
|
const float32x4_t vnorm3 = vmulq_f32(vreinterpretq_f32_u16(vprenorm1.val[1]), vexp_scale); |
|
|
|
const float32x4_t vdenorm0 = vsubq_f32(vreinterpretq_f32_u32(vaddw_u16(vmagic_bias, vget_low_u16(vnonsign0))), vreinterpretq_f32_u32(vmagic_bias)); |
|
const float32x4_t vdenorm1 = vsubq_f32(vreinterpretq_f32_u32(vaddw_u16(vmagic_bias, vget_high_u16(vnonsign0))), vreinterpretq_f32_u32(vmagic_bias)); |
|
const float32x4_t vdenorm2 = vsubq_f32(vreinterpretq_f32_u32(vaddw_u16(vmagic_bias, vget_low_u16(vnonsign1))), vreinterpretq_f32_u32(vmagic_bias)); |
|
const float32x4_t vdenorm3 = vsubq_f32(vreinterpretq_f32_u32(vaddw_u16(vmagic_bias, vget_high_u16(vnonsign1))), vreinterpretq_f32_u32(vmagic_bias)); |
|
|
|
const uint16x8_t vmask0 = vcgtq_u16(vnonsign0, vdenorm_cutoff); |
|
const uint16x8_t vmask1 = vcgtq_u16(vnonsign1, vdenorm_cutoff); |
|
|
|
const uint32x4_t vxmask0 = vreinterpretq_u32_s32(vmovl_s16(vreinterpret_s16_u16(vget_low_u16(vmask0)))); |
|
const uint32x4_t vf0 = vorrq_u32(vshll_n_u16(vget_low_u16(vsign0), 16), |
|
vreinterpretq_u32_f32(vbslq_f32(vxmask0, vnorm0, vdenorm0))); |
|
const uint32x4_t vxmask2 = vreinterpretq_u32_s32(vmovl_s16(vreinterpret_s16_u16(vget_low_u16(vmask1)))); |
|
const uint32x4_t vf2 = vorrq_u32(vshll_n_u16(vget_low_u16(vsign1), 16), |
|
vreinterpretq_u32_f32(vbslq_f32(vxmask2, vnorm2, vdenorm2))); |
|
|
|
const uint32x4_t vxmask1 = vreinterpretq_u32_s32(vmovl_s16(vreinterpret_s16_u16(vget_high_u16(vmask0)))); |
|
const uint32x4_t vf1 = vorrq_u32(vshll_n_u16(vget_high_u16(vsign0), 16), |
|
vreinterpretq_u32_f32(vbslq_f32(vxmask1, vnorm1, vdenorm1))); |
|
const uint32x4_t vxmask3 = vreinterpretq_u32_s32(vmovl_s16(vreinterpret_s16_u16(vget_high_u16(vmask1)))); |
|
const uint32x4_t vf3 = vorrq_u32(vshll_n_u16(vget_high_u16(vsign1), 16), |
|
vreinterpretq_u32_f32(vbslq_f32(vxmask3, vnorm3, vdenorm3))); |
|
|
|
vst1q_f32(output, vreinterpretq_f32_u32(vf0)); output += 4; |
|
vst1q_f32(output, vreinterpretq_f32_u32(vf1)); output += 4; |
|
vst1q_f32(output, vreinterpretq_f32_u32(vf2)); output += 4; |
|
vst1q_f32(output, vreinterpretq_f32_u32(vf3)); output += 4; |
|
} |
|
for (; batch >= 8 * sizeof(uint16_t); batch -= 8 * sizeof(uint16_t)) { |
|
const uint16x8_t vh = vld1q_u16(i); i += 8; |
|
|
|
const uint16x8_t vsign = vandq_u16(vh, vsign_mask); |
|
|
|
const uint16x8_t vnonsign = veorq_u16(vh, vsign); |
|
|
|
const uint16x8x2_t vprenorm = vzipq_u16(vshlq_n_u16(vnonsign, 13), vsraq_n_u16(vexp_offset, vnonsign, 3)); |
|
const float32x4_t vnorm_lo = vmulq_f32(vreinterpretq_f32_u16(vprenorm.val[0]), vexp_scale); |
|
const float32x4_t vnorm_hi = vmulq_f32(vreinterpretq_f32_u16(vprenorm.val[1]), vexp_scale); |
|
|
|
const float32x4_t vdenorm_lo = vsubq_f32(vreinterpretq_f32_u32(vaddw_u16(vmagic_bias, vget_low_u16(vnonsign))), vreinterpretq_f32_u32(vmagic_bias)); |
|
const float32x4_t vdenorm_hi = vsubq_f32(vreinterpretq_f32_u32(vaddw_u16(vmagic_bias, vget_high_u16(vnonsign))), vreinterpretq_f32_u32(vmagic_bias)); |
|
|
|
const uint16x8_t vmask = vcgtq_u16(vnonsign, vdenorm_cutoff); |
|
|
|
const uint32x4_t vxmask_lo = vreinterpretq_u32_s32(vmovl_s16(vreinterpret_s16_u16(vget_low_u16(vmask)))); |
|
const uint32x4_t vf_lo = vorrq_u32(vshll_n_u16(vget_low_u16(vsign), 16), |
|
vreinterpretq_u32_f32(vbslq_f32(vxmask_lo, vnorm_lo, vdenorm_lo))); |
|
|
|
const uint32x4_t vxmask_hi = vreinterpretq_u32_s32(vmovl_s16(vreinterpret_s16_u16(vget_high_u16(vmask)))); |
|
const uint32x4_t vf_hi = vorrq_u32(vshll_n_u16(vget_high_u16(vsign), 16), |
|
vreinterpretq_u32_f32(vbslq_f32(vxmask_hi, vnorm_hi, vdenorm_hi))); |
|
|
|
vst1q_f32(output, vreinterpretq_f32_u32(vf_lo)); output += 4; |
|
vst1q_f32(output, vreinterpretq_f32_u32(vf_hi)); output += 4; |
|
} |
|
if XNN_UNPREDICTABLE(batch != 0) { |
|
const uint16x8_t vh = vld1q_u16(i); i += 8; |
|
|
|
const uint16x8_t vsign = vandq_u16(vh, vsign_mask); |
|
|
|
const uint16x8_t vnonsign = veorq_u16(vh, vsign); |
|
|
|
const uint16x8x2_t vprenorm = vzipq_u16(vshlq_n_u16(vnonsign, 13), vsraq_n_u16(vexp_offset, vnonsign, 3)); |
|
const float32x4_t vnorm_lo = vmulq_f32(vreinterpretq_f32_u16(vprenorm.val[0]), vexp_scale); |
|
const float32x4_t vnorm_hi = vmulq_f32(vreinterpretq_f32_u16(vprenorm.val[1]), vexp_scale); |
|
|
|
const float32x4_t vdenorm_lo = vsubq_f32(vreinterpretq_f32_u32(vaddw_u16(vmagic_bias, vget_low_u16(vnonsign))), vreinterpretq_f32_u32(vmagic_bias)); |
|
const float32x4_t vdenorm_hi = vsubq_f32(vreinterpretq_f32_u32(vaddw_u16(vmagic_bias, vget_high_u16(vnonsign))), vreinterpretq_f32_u32(vmagic_bias)); |
|
|
|
const uint16x8_t vmask = vcgtq_u16(vnonsign, vdenorm_cutoff); |
|
|
|
const uint32x4_t vxmask_lo = vreinterpretq_u32_s32(vmovl_s16(vreinterpret_s16_u16(vget_low_u16(vmask)))); |
|
uint32x4_t vf = vorrq_u32(vshll_n_u16(vget_low_u16(vsign), 16), |
|
vreinterpretq_u32_f32(vbslq_f32(vxmask_lo, vnorm_lo, vdenorm_lo))); |
|
|
|
if (batch & (4 * sizeof(uint16_t))) { |
|
vst1q_f32(output, vreinterpretq_f32_u32(vf)); output += 4; |
|
|
|
const uint32x4_t vxmask_hi = vreinterpretq_u32_s32(vmovl_s16(vreinterpret_s16_u16(vget_high_u16(vmask)))); |
|
vf = vorrq_u32(vshll_n_u16(vget_high_u16(vsign), 16), |
|
vreinterpretq_u32_f32(vbslq_f32(vxmask_hi, vnorm_hi, vdenorm_hi))); |
|
} |
|
uint32x2_t vf_lo = vget_low_u32(vf); |
|
if (batch & (2 * sizeof(uint16_t))) { |
|
vst1_f32(output, vreinterpret_f32_u32(vf_lo)); output += 2; |
|
vf_lo = vget_high_u32(vf); |
|
} |
|
if (batch & (1 * sizeof(uint16_t))) { |
|
vst1_lane_f32(output, vreinterpret_f32_u32(vf_lo), 0); |
|
} |
|
} |
|
} |
|
|
