|
|
|
|
|
|
|
|
|
|
|
#include <cassert> |
|
#include <cstddef> |
|
#include <limits> |
|
|
|
#include <xnnpack.h> |
|
#include <xnnpack/aarch64-assembler.h> |
|
#include <xnnpack/igemm.h> |
|
#include <xnnpack/memory.h> |
|
#include <xnnpack/microparams.h> |
|
#include <xnnpack/post-operation.h> |
|
|
|
namespace xnnpack { |
|
namespace aarch64 { |
|
namespace { |
|
class Generator : public MacroAssembler { |
|
using MacroAssembler::MacroAssembler; |
|
|
|
public: |
|
void generate(size_t max_mr, size_t nc_mod_nr, size_t kc, size_t ks, const jit_gemm_params* jit_gemm_params); |
|
}; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void Generator::generate(size_t max_mr, size_t nc_mod_nr, size_t kc, size_t ks, const jit_gemm_params* jit_gemm_params) |
|
{ |
|
assert(max_mr <= 1); |
|
assert(nc_mod_nr < 16); |
|
assert(kc != 0); |
|
assert(kc % sizeof(uint16_t) == 0); |
|
assert(ks != 0); |
|
|
|
Label l0, l1, l2, l3, l4, l5, l6, l7, l8, l9, l10; |
|
const size_t num_post_operations = jit_gemm_params->num_post_operations; |
|
(void) num_post_operations; |
|
const uint16_t min = jit_gemm_params->f16_minmax.min; |
|
const uint16_t max = jit_gemm_params->f16_minmax.max; |
|
const bool clamp_min = min != UINT16_C(0xFC00); |
|
const bool clamp_max = max != UINT16_C(0x7C00); |
|
assert(num_post_operations == 0 || (!clamp_min && !clamp_max)); |
|
|
|
ldp(x10, x11, mem[sp]); |
|
|
|
|
|
ldp(x12, x8, mem[sp, 16]); |
|
|
|
|
|
if (clamp_min || clamp_max) { |
|
ld2r({v4.v8h(), v5.v8h()}, mem[x8]); |
|
} |
|
|
|
bind(l0); |
|
|
|
ldr(q16, mem[x5], 16); |
|
ldr(q17, mem[x5], 16); |
|
movi(v18.v8h(), 0); |
|
movi(v19.v8h(), 0); |
|
movi(v20.v8h(), 0); |
|
movi(v21.v8h(), 0); |
|
movi(v22.v8h(), 0); |
|
movi(v23.v8h(), 0); |
|
|
|
mov(x9, x3); |
|
|
|
bind(l1); |
|
|
|
ldr(x8, mem[x4], 8); |
|
|
|
cmp(x8, x12); |
|
add(x8, x8, x11); |
|
csel(x8, x12, x8, kEQ); |
|
|
|
|
|
subs(x0, x2, 8); |
|
b_lo(l4); |
|
|
|
align(8); |
|
|
|
bind(l2); |
|
ldr(d0, mem[x8], 8); |
|
ldr(q24, mem[x5, 0]); |
|
ldr(q25, mem[x5, 16]); |
|
ldr(q26, mem[x5, 32]); |
|
ldr(q27, mem[x5, 48]); |
|
ldr(q28, mem[x5, 64]); |
|
ldr(q29, mem[x5, 80]); |
|
ldr(q30, mem[x5, 96]); |
|
ldr(q31, mem[x5, 112]); |
|
subs(x0, x0, 8); |
|
fmla(v16.v8h(), v24.v8h(), v0.h()[0]); |
|
fmla(v17.v8h(), v25.v8h(), v0.h()[0]); |
|
fmla(v18.v8h(), v26.v8h(), v0.h()[1]); |
|
fmla(v19.v8h(), v27.v8h(), v0.h()[1]); |
|
fmla(v20.v8h(), v28.v8h(), v0.h()[2]); |
|
fmla(v21.v8h(), v29.v8h(), v0.h()[2]); |
|
fmla(v22.v8h(), v30.v8h(), v0.h()[3]); |
|
fmla(v23.v8h(), v31.v8h(), v0.h()[3]); |
|
add(x5, x5, 128); |
|
b_hs(l2); |
|
|
|
|
|
ands(x0, x0, 7); |
|
b_ne(l4); |
|
|
|
bind(l3); |
|
|
|
subs(x9, x9, max_mr * sizeof(void*)); |
|
b_hi(l1); |
|
|
|
fadd(v16.v8h(), v16.v8h(), v18.v8h()); |
|
fadd(v17.v8h(), v17.v8h(), v19.v8h()); |
|
fadd(v20.v8h(), v20.v8h(), v22.v8h()); |
|
fadd(v21.v8h(), v21.v8h(), v23.v8h()); |
|
fadd(v16.v8h(), v16.v8h(), v20.v8h()); |
|
fadd(v17.v8h(), v17.v8h(), v21.v8h()); |
|
|
|
|
|
if (clamp_min) { |
|
fmax(v16.v8h(), v16.v8h(), v4.v8h()); |
|
fmax(v17.v8h(), v17.v8h(), v4.v8h()); |
|
} |
|
if (clamp_max) { |
|
fmin(v16.v8h(), v16.v8h(), v5.v8h()); |
|
fmin(v17.v8h(), v17.v8h(), v5.v8h()); |
|
} |
|
|
|
|
|
subs(x1, x1, 16); |
|
b_lo(l6); |
|
|
|
stp(q16, q17, mem[x6]); |
|
add(x6, x6, x10); |
|
|
|
sub(x4, x4, x3); |
|
|
|
|
|
b_hi(l0); |
|
ret(); |
|
|
|
|
|
|
|
bind(l4); |
|
tbz(x0, 2, l5); |
|
ldr(s0, mem[x8], 4); |
|
ldr(q24, mem[x5, 0]); |
|
ldr(q25, mem[x5, 16]); |
|
ldr(q26, mem[x5, 32]); |
|
ldr(q27, mem[x5, 48]); |
|
fmla(v16.v8h(), v24.v8h(), v0.h()[0]); |
|
fmla(v17.v8h(), v25.v8h(), v0.h()[0]); |
|
fmla(v18.v8h(), v26.v8h(), v0.h()[1]); |
|
fmla(v19.v8h(), v27.v8h(), v0.h()[1]); |
|
add(x5, x5, 64); |
|
tbz(x0, 1, l3); |
|
bind(l5); |
|
ldr(h0, mem[x8], 2); |
|
ldr(q24, mem[x5, 0]); |
|
ldr(q25, mem[x5, 16]); |
|
fmla(v16.v8h(), v24.v8h(), v0.h()[0]); |
|
fmla(v17.v8h(), v25.v8h(), v0.h()[0]); |
|
add(x5, x5, 32); |
|
b(l3); |
|
|
|
|
|
bind(l6); |
|
tbz(x1, 3, l7); |
|
str(q16, mem[x6], 16); |
|
mov(v16.v16b(), v17.v16b()); |
|
bind(l7); |
|
tbz(x1, 2, l8); |
|
str(d16, mem[x6], 8); |
|
dup(d16, v16.d()[1]); |
|
bind(l8); |
|
tbz(x1, 1, l9); |
|
str(s16, mem[x6], 4); |
|
dup(s16, v16.s()[1]); |
|
bind(l9); |
|
tbz(x1, 0, l10); |
|
str(h16, mem[x6]); |
|
bind(l10); |
|
ret(); |
|
|
|
align(16, AlignInstruction::kHlt); |
|
} |
|
} |
|
} |
|
} |
|
|
|
xnn_status_t xnn_generate_f16_igemm_ukernel_1x16__aarch64_neonfp16arith_ld64(xnn_code_buffer* code, size_t max_mr, size_t nc_mod_nr, size_t kc, size_t ks, const void* params) { |
|
using namespace xnnpack::aarch64; |
|
Generator g(code); |
|
assert(params != nullptr); |
|
g.generate(max_mr, nc_mod_nr, kc, ks, static_cast<const jit_gemm_params*>(params)); |
|
g.finalize(); |
|
if (g.error() != xnnpack::Error::kNoError) { |
|
return xnn_status_invalid_state; |
|
} |
|
return xnn_status_success; |
|
} |
|
|