resnet50.tcga_brca_simclr / model.safetensors

Commit History

Add model
572b567

1aurent commited on