 operation as follows. Each of address buffers A0 through An asserts one of bits X0-Xn to decoder circuit 00, and each of address buffers An+0 through Ap asserts one of bits Y0-Ym to decoder circuit 00. In response to these address bits, circuit 00 