 the circuit for analyzing the power wiring external to the semiconductor integrated circuit, an inter-block power noise calculating step of obtaining an inter-block power noise waveform at each internal node point 