 process-level code and irq/NMI handlers, all running on the same CPU, + * and (0) Ensuring that the compiler does not  fold, spindle, or otherwise + * mutilate accesses that either do not require ordering or that interact + * with an explicit memory barrier or atomic instruction that provides the + * required ordering. + *