  0. A programmable gate array comprising:  a plurality of logic modules, each logic module having at least one output coupled to an isolation transistor, each isolation transistor in each of said plurality of logic modules having a gate; 