We present a scheme to compress branch trace information for use in snapshot-based microarchitecture simulation.
In REF , a technique to compress branch trace information to be used in snapshot-based microarchitecture simulation is introduced.
Branch trace compression for snapshot-based simulation
2006 IEEE International Symposium on Performance Analysis of Systems and Software
2006 IEEE International Symposium on Performance Analysis of Systems and Software
Computer Science