Abstract-Time-Triggered Network-on-Chip (TTNoC) is a networking concept aiming at providing both predictable and highthroughput communication for modern multiprocessor systems. The message scheduling is one of the major design challenges in TTNoC-based systems. The designers not only need to allocate time slots but also have to assign communication routes for all messages. This paper tackles the TTNoC scheduling problem and presents an approach based on Satisfiability Modulo Theories (SMT) solving. We first formulate the complete problem as an SMT instance, which can always compute a feasible solution if exists. Thereafter, we propose an incremental approach that integrates SMT solving into classical heuristic algorithms. The experimental results show that the heuristic scales significantly better with only minor loss of performance.
Based on time-triggered scheduling, Jia et al. in REF presented an approach to compute message scheduling based on Satisfiability Modulo Theories (SMT) for Time-Triggered Networkon-Chip.
Static scheduling of a Time-Triggered Network-on-Chip based on SMT solving
2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)
2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)
Computer Science