Abstract-A novel cost-effective and low-latency wormhole router for packet-switched NoC designs, tailored for FPGA, is presented. This has been designed to be scalable at system level to fully exploit the characteristics and constraints of FPGA based systems, rather than custom ASIC technology. A key feature is that it achieves a low packet propagation latency of only two cycles per hop including both router pipeline delay and link traversal delay -a significant enhancement over existing FPGA designs -whilst being very competitive in terms of performance and hardware complexity. It can also be configured in various network topologies including 1-D, 2-D, and 3-D. Detailed designspace exploration has been carried for a range of scaling parameters, with the results of various design trade-offs being presented and discussed. By taking advantage of abundant buildin reconfigurable logic and routing resources, we have been able to create a new scalable on-chip FPGA based router that exhibits high dimensionality and connectivity. The architecture proposed can be easily migrated across many FPGA families to provide flexible, robust and cost-effective NoC solutions suitable for the implementation of high-performance FPGA computing systems.
A low-latency wormhole router for packet-switched NoC designs, for Field Programmable Gate Array (FPGA), is presented in REF .
Generic Low-Latency NoC Router Architecture for FPGA Computing Systems
2011 21st International Conference on Field Programmable Logic and Applications
2011 21st International Conference on Field Programmable Logic and Applications
Computer Science