Abstract-The recent development of non-volatile memory (NVM), such as spin-torque transfer magnetoresistive RAM (STT-RAM) and phase-change RAM (PRAM), with the advantage of low leakage and high density, provides an energy-efficient alternative to traditional SRAM in cache systems. We propose a novel reconfigurable hybrid cache architecture (RHC), in which NVM is incorporated in the last-level cache together with SRAM. RHC can be reconfigured by powering on/off SRAM/NVM arrays in a way-based manner. In this work, we discuss both the architecture and circuit design issues for RHC. Furthermore, we provide hardware-based mechanisms to dynamically reconfigure RHC on-the-fly based on the cache demand. Experimental results on a wide range of benchmarks show that the proposed RHC achieves an average 63%, 48% and 25% energy saving over non-reconfigurable SRAMbased cache, non-reconfigurable hybrid cache, and reconfigurable SRAMbased cache, while maintaining the system performance (at most 4% performance overhead).
Chen et al. REF proposed a reconfigurable hybrid cache architecture by powering on/off SRAM/NVM arrays in a way-based manner.
Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design
2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)
2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)
Computer Science