This paper proposes a number of encoding techniques for decreasing power dissipation on global buses. The best target for these techniques is a wide and highly capacitive memory bus. Switching activity of the bus is reduced by means of encoding the values that are conveyed over them. More precisely, three irredundant busencoding techniques are presented in this paper. These techniques decrease the bus activity by as much as 86% for instruction addresses without the need to add redundant bus lines. Having no redundancy means that exercising these techniques on any existing system does not require redesign and remanufacturing of the printed circuit board of the system. The power dissipation of the encoder and decoder blocks is insignificant in comparison with the power saved on the memory address bus. This makes these techniques capable of reducing the total power consumption.
A number of irredundant encoding techniques are presented in REF that do not require any extra lines for encoding and decoding.
A Class Of Irredundant Encoding Techniques For Reducing Bus Power
Journal of Circuits, Systems, and Computers
Journal of Circuits, Systems, and Computers
Computer Science