[Fire General] martix90:
Hi,

something went wrong with my tablet when updating android from a rooted state and it hangs on the boot logo.

I was pretty sure the tablet is lost after reading all the information here.

But today I thought, I could read the log from the serial debugging ports - so I soldered in some wires and got a dump from one boot.

After reading it the first time, I thought i actually should be fine. There is no indication that it would be locked.

E.g.

mmc_rpmb_send_command -> req_type=0x1, type=0x4, blks=0x1
mmc_rpmb_send_command -> req_type=0x2, type=0x4, blks=0x1
[ANTI-ROLLBACK] PL: 4 TEE: 3002 LK: 4
[ANTI-ROLLBACK] Checksum validated
[ANTI-ROLLBACK] All checks passed
Battery exist

Here is the complete log:

ÿ€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€
[USBD] USB PRB0 LineState: 0

[USBD] USB cable/ No Cable inserted!

[PLFM] Keep stay in USB Mode
Platform initialization is ok
wait for frequency meter finish, CLK26CALI = 0x81
mt_pll_post_init: mt_get_cpu_freq = 1040000Khz
wait for frequency meter finish, CLK26CALI = 0x90
mt_pll_post_init: mt_get_bus_freq = 273000Khz
wait for frequency meter finish, CLK26CALI = 0x81
mt_pll_post_init: mt_get_mem_freq = 333251Khz
[PWRAP] pwrap_init_preloader
[PWRAP] pwrap_init
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=0,rdata=2D52
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=1,rdata=800
[PWRAP] _pwrap_init_sistrobe [Read Test] pass,index=2 rdata=5AA5
[PWRAP] _pwrap_init_sistrobe [Read Test] pass,index=3 rdata=5AA5
[PWRAP] _pwrap_init_sistrobe [Read Test] pass,index=4 rdata=5AA5
[PWRAP] _pwrap_init_sistrobe [Read Test] pass,index=5 rdata=5AA5
[PWRAP] _pwrap_init_sistrobe [Read Test] pass,index=6 rdata=5AA5
[PWRAP] _pwrap_init_sistrobe [Read Test] pass,index=7 rdata=5AA5
[PWRAP] _pwrap_init_sistrobe [Read Test] pass,index=8 rdata=5AA5
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=9,rdata=1001
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=10,rdata=B54B
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=11,rdata=B54B
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=12,rdata=B54B
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=13,rdata=B54B
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=14,rdata=B54B
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=15,rdata=B54B
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=16,rdata=B54B
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=17,rdata=2003
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=18,rdata=6A97
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=19,rdata=6A97
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=20,rdata=6A97
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=21,rdata=6A97
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=22,rdata=6A97
[PWRAP] _pwrap_init_sistrobe [Read Test] fail,index=23,rdata=6A97
[PWRAP] _pwrap_init_reg_clock
[PMIC_WRAP]wrap_init pass,the return value=0.
[pmic6323_init] Preloader Start..................
[pmic6323_init] PMIC CHIP Code = 0x2023
INT_MISC_CON: 1 TOP_RST_MISC: 1
pl pmic powerkey Press
[pmic6323_init] powerKey = 1
[pmic6323_init] is USB in = 0xB004
[pmic6323_init] Reg[0x11A]=0x1B
[pmic6323_init] Done...................
[PLFM] Init I2C: OK(0)
[PLFM] Init PWRAP: OK(0)
[PLFM] Init PMIC: OK(0)
[PLFM] chip[CA00]

[BLDR] Build Time: 20160603-023745
€€€€€€€€€€€==== Dump RGU Reg ========
RGU MODE: 4D
RGU LENGTH: FFE0
RGU STA: 0
RGU INTERVAL: FFF
RGU SWSYSRST: 0
==== Dump RGU Reg End ====
RGU: g_rgu_satus:0
mtk_wdt_mode_config mode value=10, tmp:22000010
PL P ON
WDT does not trigger reboot
mtk_wdt_mode_config mode value=5D, tmp:2200005D
RGU mtk_wdt_init:MTK_WDT_DEBUG_CTL(590200F3)
kpd read addr: 0x0040: data:0x4005
Enter mtk_kpd_gpio_set!
kpd debug column : -2147483612, -2147483611, 0, 0, 0, 0, 0, 0
kpd debug row : 0, 0, 0, 0, 0, 0, 0, 0
after set KP enable: KP_SEL = 0x0 !
MTK_PMIC_RST_KEY is used for this project!
[RTC] get_frequency_meter: input=0x0, ouput=5
[RTC] get_frequency_meter: input=0x0, ouput=3967
[RTC] get_frequency_meter: input=0x0, ouput=5
[RTC] get_frequency_meter: input=0x0, ouput=0
[RTC] get_frequency_meter: input=0x0, ouput=0
[RTC] bbpu = 0x1, con = 0x427
[RTC] powerkey1 = 0xA357, powerkey2 = 0x67D2
Writeif_unlock
[RTC] RTC_SPAR0=0x40
rtc_2sec_reboot_check cali=512
[RTC] irqsta = 0x0, pdn1 = 0x0, pdn2 = 0x201, spar0 = 0x40, spar1 = 0x800
[RTC] new_spare0 = 0x0, new_spare1 = 0x1, new_spare2 = 0x1, new_spare3 = 0x1
[RTC] bbpu = 0x1, con = 0x426, cali = 0x200
pl pmic powerkey Press
power key is pressed
Battery exist
[0xE]=0x5
[PLFM] Power key boot!
[RTC] Check SW Long Press RST = 0x40
[RTC] rtc_bbpu_power_on done
[SD0] Bus Width: 1
[SD0] SET_CLK(260kHz): SCLK(259kHz) MODE(0) DDR(0) DIV(193) DS(0) RS(0)
[SD0] Switch to High-Speed mode!
[SD0] SET_CLK(260kHz): SCLK(259kHz) MODE(2) DDR(1) DIV(96) DS(0) RS(0)
[SD0] Bus Width: 8
[SD0] Size: 7456 MB, Max.Speed: 52000 kHz, blklen(512), nblks(15269888), ro(0)
[SD0] Initialized
[SD0] SET_CLK(52000kHz): SCLK(50000kHz) MODE(2) DDR(1) DIV(0) DS(0) RS(0)
msdc_ett_offline_to_pl: size<2> m_id<0x15>
msdc <0> <HYNIX > <8GME4R>
msdc <1> <xxxxxx> <8GME4R>
msdc failed to find
[EMI] mcp_dram_num:0,discrete_dram_num:1,enable_combo_dis:0
mt_get_dram_type() 0x3
[EMI] LPDDR3
[Check]mt_get_mdl_number 0x0
[EMI] eMMC/NAND ID = 15,1,0,38,47,4D,45,34,52,4,AB,56,B4,DC,C3,7F
[EMI] MDL number = 0
[EMI] emi_set eMMC/NAND ID = 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[EMI][Vcore]0x21E=0x48,0x220=0x48
[EMI][Vmem]0x554=0xF
[EMI] LPDDR3 DRAM Clock = 1333 MHz, MEMPLL MODE = 2
[EMI] PCDDR3 RXTDN Calibration:
Start REXTDN SW calibration...
PD 0x1e4[13]:0h
1.INTREF_SEL:0x100[17:16]:0h
2.enable P drive (initial settings),DRAMC_DLLSEL:500F0h
2.1.DRAMC_DLLSEL, CMPDRVP 0x0c0[15:12]:500F0h
2.2.CMPOT:0x3dc[31]:0h
2.1.DRAMC_DLLSEL, CMPDRVP 0x0c0[15:12]:510F0h
2.2.CMPOT:0x3dc[31]:0h
2.1.DRAMC_DLLSEL, CMPDRVP 0x0c0[15:12]:520F0h
2.2.CMPOT:0x3dc[31]:0h
2.1.DRAMC_DLLSEL, CMPDRVP 0x0c0[15:12]:530F0h
2.2.CMPOT:0x3dc[31]:0h
2.1.DRAMC_DLLSEL, CMPDRVP 0x0c0[15:12]:540F0h
2.2.CMPOT:0x3dc[31]:0h
2.1.DRAMC_DLLSEL, CMPDRVP 0x0c0[15:12]:550F0h
2.2.CMPOT:0x3dc[31]:0h
2.1.DRAMC_DLLSEL, CMPDRVP 0x0c0[15:12]:560F0h
2.2.CMPOT:0x3dc[31]:0h
2.1.DRAMC_DLLSEL, CMPDRVP 0x0c0[15:12]:570F0h
2.2.CMPOT:0x3dc[31]:0h
2.1.DRAMC_DLLSEL, CMPDRVP 0x0c0[15:12]:580F0h
2.2.CMPOT:0x3dc[31]:0h
2.1.DRAMC_DLLSEL, CMPDRVP 0x0c0[15:12]:590F0h
2.2.CMPOT:0x3dc[31]:0h
2.1.DRAMC_DLLSEL, CMPDRVP 0x0c0[15:12]:5A0F0h
2.2.CMPOT:0x3dc[31]:0h
2.1.DRAMC_DLLSEL, CMPDRVP 0x0c0[15:12]:5B0F0h
2.2.CMPOT:0x3dc[31]:0h
2.1.DRAMC_DLLSEL, CMPDRVP 0x0c0[15:12]:5C0F0h
2.2.CMPOT:0x3dc[31]:80000000h
P drive:12
3.INTREF_SEL:0x100[17:16]:0h
4.enable N drive (initial settings),DRAMC_DLLSEL:3C0FFh
4.1.DRAMC_DLLSEL, CMPDRVN 0x0c0[11:8]:3C0FFh
4.2.CMPOT:0x3dc[31]:80000000h
4.1.DRAMC_DLLSEL, CMPDRVN 0x0c0[11:8]:3C1FFh
4.2.CMPOT:0x3dc[31]:80000000h
4.1.DRAMC_DLLSEL, CMPDRVN 0x0c0[11:8]:3C2FFh
4.2.CMPOT:0x3dc[31]:80000000h
4.1.DRAMC_DLLSEL, CMPDRVN 0x0c0[11:8]:3C3FFh
4.2.CMPOT:0x3dc[31]:80000000h
4.1.DRAMC_DLLSEL, CMPDRVN 0x0c0[11:8]:3C4FFh
4.2.CMPOT:0x3dc[31]:80000000h
4.1.DRAMC_DLLSEL, CMPDRVN 0x0c0[11:8]:3C5FFh
4.2.CMPOT:0x3dc[31]:80000000h
4.1.DRAMC_DLLSEL, CMPDRVN 0x0c0[11:8]:3C6FFh
4.2.CMPOT:0x3dc[31]:80000000h
4.1.DRAMC_DLLSEL, CMPDRVN 0x0c0[11:8]:3C7FFh
4.2.CMPOT:0x3dc[31]:80000000h
4.1.DRAMC_DLLSEL, CMPDRVN 0x0c0[11:8]:3C8FFh
4.2.CMPOT:0x3dc[31]:80000000h
4.1.DRAMC_DLLSEL, CMPDRVN 0x0c0[11:8]:3C9FFh
4.2.CMPOT:0x3dc[31]:80000000h
4.1.DRAMC_DLLSEL, CMPDRVN 0x0c0[11:8]:3CAFFh
4.2.CMPOT:0x3dc[31]:0h
N drive:9
drvp=0xC,drvn=0x9
=============================================
X-axis: DQS Gating Window Delay (Fine Scale)
Y-axis: DQS Gating Window Delay (Coarse Scale)
=============================================
0 8 16 24 32 40 48 56 64 72 80 88 96 104 112 120
--------------------------------------------------------------------------------
0006:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0007:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0008:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0009:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
000A:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
000B:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
000C:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
000D:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
000E:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
000F:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0010:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0011:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0012:| 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1
0013:| 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1
0014:| 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0
0015:| 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
0016:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Rank 13 coarse tune value selection : 32,
20
48
rank 0 coarse = 20
rank 0 fine = 48
00:| 0 0 0 0 1 1 1 0
opt_dle value:9
[EMI]warning:rank auto detect:==single rank==
Change CMD/ADDR output delay = 15
Change CLK output delay = 15
20
64
Change CMD/ADDR output delay = 14
Change CLK output delay = 14
20
64
Change CMD/ADDR output delay = 13
Change CLK output delay = 13
20
64
Change CMD/ADDR output delay = 0
Change CLK output delay = 0
20
48
byte:0, (DQS,DQ)=(8,8)
byte:1, (DQS,DQ)=(8,9)
byte:2, (DQS,DQ)=(8,6)
byte:3, (DQS,DQ)=(8,8)
[EMI] DRAMC calibration passed

[MEM] complex R/W mem test pass
0:dram_rank_size:40000000
[Dram_Buffer] dram size:1073741824
[Dram_Buffer] structure size: 1557632
[Dram_Buffer] MAX_TEE_DRAM_SIZE: 268435456
l°4Ö›AÕPÊü‚NJ¿àíOç¹ ™“LýÈVMv8¥yÌîüW‘ó†ÀÝÿV¢É7—X`á§
hø•aO#Ö´ng((ÚéÂ¥Ê§à„¤§›j|*®êºV êßii
‡yFYózB”_`©£€A-> sram(0x234B06C) sig mismatch
RAM_CONSOLE start: 0x83F00000, size: 0x4000
RAM_CONSOLE wdt status (0x0)=0x0
[PLFM] Init Boot Device: OK(0)

[PART] GPT dump
[PART] 1: 00000800 00000800 'KB'
[PART] 2: 00000800 00001000 'DKB'
[PART] 3: 00008B00 00001800 'EXPDB'
[PART] 4: 00000800 0000A300 'UBOOT'
[PART] 5: 00008000 0000AB00 'boot'
[PART] 6: 00008000 00012B00 'recovery'
[PART] 7: 00000400 0001AB00 'MISC'
[PART] 8: 00001C00 0001AF00 'LOGO'
[PART] 9: 00002800 0001CB00 'TEE1'
[PART] 10: 00002800 0001F300 'TEE2'
[PART] 11: 00258000 00021B00 'system'
[PART] 12: 0007D000 00279B00 'cache'
[PART] 13: 00B994DF 002F6B00 'userdata'
[LIB] HW ENC
[platform_vusb_on] PASS
[TOOL] PMIC not dectect usb cable!
[TOOL] <UART> listen ended, receive size:0!

[TOOL] <UART> wait sync time 150ms->5ms
[TOOL] <UART> receieved data: ()

Device APC domain init setup:

mmc_rpmb_get_wc, mmc_set_part_config done!!
mmc_rpmb_send_command -> req_type=0x1, type=0x2, blks=0x1
mmc_rpmb_send_command -> req_type=0x2, type=0x2, blks=0x1
mmc_rpmb_get_wc, rpmb_req.result=0
[RPMB] RPMB Provisioned
mmc_rpmb_send_command -> req_type=0x1, type=0x4, blks=0x1
mmc_rpmb_send_command -> req_type=0x2, type=0x4, blks=0x1
[RPMB] Valid anti-rollback block exists
[PART] Image with part header
[PART] name : LK
[PART] addr : FFFFFFFFh mode : -1
[PART] size : 408760
[PART] magic: 58881688h
0:dram_rank_size:40000000
DRAM size is 0x40000000
[SECURITY]: Production device
[PART] This is a production device.
[PART] Verifying LK...
[VERIFY_LK] Succeed to pass the LK verification, version of LK is 0x4.

[PART] load "3" from 0x0000000001460200 (dev) to 0x81E00000 (mem) [SUCCESS]
[PART] load speed: 2934KB/s, 408760 bytes, 136ms
0:dram_rank_size:40000000
DRAM size is 0x40000000
[PART] Image with part header
[PART] name : TEE
[PART] addr : FFFFFFFFh mode : -1
[PART] size : 1148048
[PART] magic: 58881688h
0:dram_rank_size:40000000
DRAM size is 0x40000000

[PART] load "8" from 0x0000000003960200 (dev) to 0xBFF00000 (mem) [SUCCESS]
[PART] load speed: 2000KB/s, 2048 bytes, 1ms
[PART] Image with part header
[PART] name : TEE
[PART] addr : FFFFFFFFh mode : -1
[PART] size : 1148048
[PART] magic: 58881688h
0:dram_rank_size:40000000
DRAM size is 0x40000000

[PART] load "8" from 0x0000000003960200 (dev) to 0xB8A00000 (mem) [SUCCESS]
[PART] load speed: 70071KB/s, 1148048 bytes, 16ms
[BLMTEE] sha256 takes 7 (ms) for 1147472 bytes
[BLMTEE] rsa2048 takes 117 (ms)
[BLMTEE] verify pkcs#1 pss: 1 (ms)
[BLMTEE] aes128cbc 9 (ms) for 1147472
[ANTI-ROLLBACK] Processing anti-rollback data

mmc_rpmb_send_command -> req_type=0x1, type=0x4, blks=0x1
mmc_rpmb_send_command -> req_type=0x2, type=0x4, blks=0x1
[ANTI-ROLLBACK] PL: 4 TEE: 3002 LK: 4
[ANTI-ROLLBACK] Checksum validated
[ANTI-ROLLBACK] All checks passed
Battery exist
[0xE]=0x5
[BT_SD_PG] device info 0x8127 0x8A00 0xCA04 0x0
0:dram_rank_size:40000000
[PLFM] Succedd to adjust dram size in boot args
[PLFM] md_type[0] = 0
[PLFM] md_type[1] = 0

[PLFM] boot reason: 0
[PLFM] boot mode: 0
[PLFM] META COM0: 0
[PLFM] <0x82053C10>: 0x0
[PLFM] boot time: 748ms
[PLFM] DDR reserve mode: enable = 0, success = 0

[BLDR] jump to 0xB8A00000
[BLDR] <0xB8A00000>=0xE24F4008
[BLDR] <0xB8A00004>=0xE59F5420
[TZ_SEC]Start world switch from secure to non-secure world.
[GPIO] mt_gpio_set_default_chip: mt_gpio_set_default() done
mtk_wdt_mode LK config mode value=5d
mtk_wdt_mode_config LK mode value=10, tmp:22000010
UB wdt init
mtk_wdt_mode LK config mode value=10
mtk_wdt_mode_config LK mode value=5d, tmp:2200005d
[LCM Auto Detect], we have 4 lcm drivers built in
[LCM Auto Detect], try to find driver for [unknown]
[LCM Auto Detect] [0] - [hx8282_a01_lvds_dpi_vdo] 0xfffffcf0
[IND][LK] lcm_init
[IND][LK] lcd_reset : off
[IND][LK] lcd_reset : on
[IND][LK] lcd_power_en : on
[lcm_adc], lcm-voltage=1185000
[IND][LK] lcm_suspend_power
[IND][LK] lcd_power_en : off
[fail]
[LCM Auto Detect] [1] - [hx8282_a01_lvds_dpi_vdo_txd] [IND][LK] lcm_init
[IND][LK] lcd_reset : off
[IND][LK] lcd_reset : on
[IND][LK] lcd_power_en : on
[lcm_adc], lcm-voltage=1194000
[IND][LK] lcm_suspend_power
[IND][LK] lcd_power_en : off
[fail]
[LCM Auto Detect] [2] - [hx8282_a01_lvds_dpi_vdo_tpv3] [IND][LK] lcm_init
[IND][LK] lcd_reset : off
[IND][LK] lcd_reset : on
[IND][LK] lcd_power_en : on
[lcm_adc], lcm-voltage=1194000
[IND][LK] lcm_suspend_power
[IND][LK] lcd_power_en : off
[fail]
[LCM Auto Detect] [3] - [hx8282_a01_lvds_dpi_vdo_kd] [IND][LK] lcm_init
[IND][LK] lcm_init_power
[IND][LK] lcd_reset : off
[IND][LK] lcd_reset : on
[IND][LK] lcd_power_en : on
[lcm_adc], lcm-voltage=1196000uv
[IND][LK] lcm_suspend_power
[IND][LK] lcd_power_en : off
[success]
[mtkfb] LCM TYPE: DPI
[mtkfb] LCM INTERFACE: SERIAL
[mtkfb] LCM resolution: 1024 x 600
[LEDS]LK: leds_init: mt65xx_backlight_off
[LEDS]LK: mt65xx_backlight_off
[LEDS]LK: lcd-backlight level is 0
[DDP] disp_bls_set_backlight: 0, CG = 0xfff80000, BLS_EN = 0x0, PWM_DUTY = 1023
[DDP] PWM_DUTY: 0
[LEDS]LK: isink_init: turn on PMIC6320 isink
DISP/disp common log enabled
DISP/lcd log enabled
[LK_ENV]get_env DFO
LCM Resolution will be changed, original: 1024x600, now: 0x0
Invalid resolution: 0x0
DISP_Init, 458
DISP/DISP_Init, 465
[DSS]disp_path_ddp_clock_on
DISP/DISP_Init, 471
DISP/DISP_Init, 475
[DSS]DISI_MODULE_DPI0
[DSS]dispsys_bypass_color, width=1024, height=600
[DSS]dispsys_bypass_color, 0x2000203c, 0x1, 0x400, 0x258
disp_bls_config : CLK_CFG_1 0x10100 => 0x10100
disp_bls_config : PWM config data (0,1)
[DDP] disp_bls_config : CG = 0xfff00000, BLS_EN = 0x0, PWM_DUTY = 0
DISP/DPI_Set_DrivingCurrent not implement for 6575[IND][LK] lcm_init_power
[IND][LK] lcd_reset : off
[IND][LK] lcd_reset : on
[IND][LK] lcd_power_en : on
enter DPI_ConfigLVDS!
LVDS Setting....................!
[IND][LK] lcm_init

[DISP] - DSI_PowerOn. 0xffffcc30
[DISP] - DSI_PowerOff. 0xffffcc33
DISP/DISP_Init, 487
[LK_PMIC_INIT_SETTING_V1] PMIC Chip = 0x2023
chr detection : 0
[PROFILE] ------- pmic_init takes 1 ms --------
[PROFILE] ------- platform_early_init takes 968 ms --------
[mmc_legacy_init]: start
[mmc_legacy_init]: start mmc_init_host
[msdc_init]: start
[SD0] Bus Width: 1
[SD0] SET_CLK(260kHz): SCLK(259kHz) MODE(0) DDR(0) DIV(193) DS(0) RS(0)
[msdc_init]: finish succesfully
[mmc_legacy_init]: start mmc_init_card
[mmc_init_card]: start
[SD0] Switch to High-Speed mode!
[SD0] SET_CLK(260kHz): SCLK(259kHz) MODE(2) DDR(1) DIV(96) DS(0) RS(0)
[SD0] Bus Width: 8
[SD0] Size: 7456 MB, Max.Speed: 52000 kHz, blklen(512), nblks(15269888), ro(0)
[SD0] Initialized
[SD0] SET_CLK(52000kHz): SCLK(50000kHz) MODE(2) DDR(1) DIV(0) DS(0) RS(0)
[mmc_init_card]: finish successfully
addr_trans_init
addr_trans_init done
[mt_part_register_device]
[mt_part_register_device]malloc 1024 : 81e86acc
[SD0] boot device found
[110] idme_initialize
[110] life_cycle_platform_init: Support MTK platform
[PROFILE] ------- NAND/EMMC init takes 105 ms --------
[LK_ENV]ENV initialize sucess
[LK_ENV]env:
off-mode-charge=1
[110]
=========================================
[110] [LK_BOOT] LOGO magic number : 0x58881688
[110] [LK_BOOT] LOGO name : LOGO
[110] [LK_BOOT] LOGO size : 1248450
[110] =========================================
[110] read the data of LOGO
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0x20
find BQ24296 device and register charger control.
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0x1b
[I2C-LK] i2c_write
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0x1b
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0x1b
[I2C-LK] i2c_write
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0xb
[AUXADC] u4channel[6]=15203.
[AUXADC] u4channel[6]=15203.
[AUXADC] u4channel[6]=15203.
[AUXADC] u4channel[6]=15203.
[AUXADC] u4channel[6]=15203.
[AUXADC] adc_result_temp=15203, adc_result=3340, r_val_temp=4.
[AUXADC] u4channel[5]=10359.
[AUXADC] u4channel[5]=10359.
[AUXADC] u4channel[5]=10359.
[AUXADC] u4channel[5]=10359.
[AUXADC] u4channel[5]=10359.
[AUXADC] adc_result_temp=10359, adc_result=569, r_val_temp=1.
[290] BattVoltToTemp() : RBAT_PULL_UP_VOLT = 1800
[290] BattVoltToTemp() : dwVolt = 569
[290] BattVoltToTemp() : TRes = 10560
[290] BattVoltToTemp() : sBaTTMP = 23
[290] check VBAT=3340 mV with 3465 mV
[290] is_low_battery, TRUE
[PROFILE] ------- load_logo takes 186 ms --------
kpd read addr: 0x0502: data:0x4004
[PROFILE] ------- backlight takes 0 ms --------

[RECOVERY] Check recovery boot
[RECOVERY] Wait 50ms for special keys
mtk detect key function key = 0
mtk detect key function key = 0
mtk detect key function key = 0
mtk detect key function key = 0
mtk detect key function key = 0
mtk detect key function key = 0
mtk detect key function key = 0
mtk detect key function key = 0
mtk detect key function key = 0
mtk detect key function key = 0
[350] [mboot_recovery_load_misc]: size is 6144
[350] [mboot_recovery_load_misc]: misc_addr is 0x81e8aee4
[350] [LK_BOOT] Load 'MISC' partition to 0x81E8AEE4 (6144 bytes in 1 ms)
[350] [mboot_recovery_load_misc]: size is 6144
[350] [mboot_recovery_load_misc]: misc_addr is 0x81e8aee4
[350] [LK_BOOT] Load 'MISC' partition to 0x81E8AEE4 (6144 bytes in 0 ms)
[is_force_boot] Bypass Kernel Power off charging mode and enter Alarm Boot
[kernel_power_off_charging_detection] Turn off HW Led
< Kernel Enter Normal Boot >
[PROFILE] ------- boot mode select takes 61 ms --------
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0x34
[bq24296_dump_register] Reg[0x0]=0x34
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0xb
[bq24296_dump_register] Reg[0x1]=0xB
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0x60
[bq24296_dump_register] Reg[0x2]=0x60
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0x11
[bq24296_dump_register] Reg[0x3]=0x11
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0xb2
[bq24296_dump_register] Reg[0x4]=0xB2
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0x9c
[bq24296_dump_register] Reg[0x5]=0x9C
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0x73
[bq24296_dump_register] Reg[0x6]=0x73
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0x4b
[bq24296_dump_register] Reg[0x7]=0x4B
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0x0
[bq24296_dump_register] Reg[0x8]=0x0
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0x80
[bq24296_dump_register] Reg[0x9]=0x80
[I2C-LK] i2c_write
[I2C-LK] i2c_read
[I2C-LK] addr 6b read byte = 0x20
[bq24296_dump_register] Reg[0xA]=0x20
[380] NOT use standard charger, power path is forbidden!
[380] [BATTERY] battery voltage(3340mV) <= CLV ! Can not Boot Linux Kernel !!
[380] display_low_battery
[wwy] hardware address = b8120000, fb_offset_logo = 3
DISP/[Func]LCD_ConfigOVL
[wwy] enter DSI_RegUpdate
[disp_mutex] disp_wait_reg_update wait_time = 0
[disp_mutex] disp_wait_reg_update wait_time = 1
[disp_mutex] disp_wait_reg_update wait_time = 2
[disp_mutex] disp_wait_reg_update wait_time = 3
[disp_mutex] disp_wait_reg_update wait_time = 4
[disp_mutex] disp_wait_reg_update wait_time = 5
[disp_mutex] disp_wait_reg_update wait_time = 6
[disp_mutex] disp_wait_reg_update wait_time = 7
[disp_mutex] disp_wait_reg_update wait_time = 8
[disp_mutex] disp_wait_reg_update wait_time = 9
[disp_mutex] disp_wait_reg_update wait_time = 10
[disp_mutex] disp_wait_reg_update wait_time = 11
[disp_mutex] disp_wait_reg_update wait_time = 12
[disp_mutex] disp_wait_reg_update wait_time = 13
[disp_mutex] disp_wait_reg_update wait_time = 14
[disp_mutex] disp_wait_reg_update wait_time = 15
[disp_mutex] disp_wait_reg_update wait_time = 16
[disp_mutex] disp_wait_reg_update wait_time = 17
[disp_mutex] disp_wait_reg_update wait_time = 18
[disp_mutex] disp_wait_reg_update wait_time = 19
[disp_mutex] disp_wait_reg_update wait_time = 20
[disp_mutex] disp_wait_reg_update wait_time = 21
[disp_mutex] disp_wait_reg_update wait_time = 22
[disp_mutex] disp_wait_reg_update wait_time = 23
[disp_mutex] disp_wait_reg_update wait_time = 24
[disp_mutex] disp_wait_reg_update wait_time = 25
[disp_mutex] disp_wait_reg_update wait_time = 26
[disp_mutex] disp_wait_reg_update wait_time = 27
[disp_mutex] disp_wait_reg_update wait_time = 28
[wwy] end DSI_RegUpdate
[LEDS]LK: lcd-backlight level is 20
[DDP] disp_bls_set_backlight: 20, CG = 0xfff00000, BLS_EN = 0x10000, PWM_DUTY = 0
[DDP] PWM_DUTY: 50
[LEDS]LK: mt65xx_backlight_off
[LEDS]LK: lcd-backlight level is 0
[DDP] disp_bls_set_backlight: 0, CG = 0xfff00000, BLS_EN = 0x10000, PWM_DUTY = 80
[DDP] PWM_DUTY: 0
[wwy] hardware address = b7a00000, fb_offset_logo = 0
DISP/[Func]LCD_ConfigOVL
[wwy] enter DSI_RegUpdate
[disp_mutex] disp_wait_reg_update wait_time = 0
[disp_mutex] disp_wait_reg_update wait_time = 1
[disp_mutex] disp_wait_reg_update wait_time = 2
[disp_mutex] disp_wait_reg_update wait_time = 3
[disp_mutex] disp_wait_reg_update wait_time = 4
[disp_mutex] disp_wait_reg_update wait_time = 5
[disp_mutex] disp_wait_reg_update wait_time = 6
[disp_mutex] disp_wait_reg_update wait_time = 7
[disp_mutex] disp_wait_reg_update wait_time = 8
[disp_mutex] disp_wait_reg_update wait_time = 9
[disp_mutex] disp_wait_reg_update wait_time = 10
[disp_mutex] disp_wait_reg_update wait_time = 11
[disp_mutex] disp_wait_reg_update wait_time = 12
[disp_mutex] disp_wait_reg_update wait_time = 13
[disp_mutex] disp_wait_reg_update wait_time = 14
[wwy] end DSI_RegUpdate

Edit:

Ok, now I also got this. So I guess I'm out of luck, right?

============================================================
[44450] [LK_BOOT] Android Partition Name : boot
[44450] [LK_BOOT] Android Boot IMG Hdr - Magic : ANDROID
[44450] [LK_BOOT] Android Boot IMG Hdr - Kernel Size : 0x003B0AF8
[44450] [LK_BOOT] Android Boot IMG Hdr - Kernel Address : 0x80008000
[44460] [LK_BOOT] Android Boot IMG Hdr - Rootfs Size : 0x000AFEDA
[44460] [LK_BOOT] Android Boot IMG Hdr - Rootfs Address : 0x84000000
[44460] [LK_BOOT] Android Boot IMG Hdr - Tags Address : 0x80000100
[44460] [LK_BOOT] Android Boot IMG Hdr - Page Size : 0x00000800
[44460] [LK_BOOT] Android Boot IMG Hdr - Command Line :
[44460] ============================================================
[44460] > page count of kernel image = 1890
[44460] > kernel mem offset = 0x80008000
[44460] > rootfs mem offset = 0x803b9000
[44460] > boot image size = 0x462000
check mkimg header
[44460] [LK_BOOT] KERNEL partition magic not match
no mkimg header in kernel image
[44460]
read the data of boot (size = 0x462000)
[44460] > from - 0x0000000001560800 (skip boot img hdr)
[44460] > to - 0x80008000 (starts with kernel img hdr)
[44520] amzn_verify_unlock: Invalid unlock code
[44650] ERROR: Unable to parse certificate from image
[44650] Image FAILED AUTHENTICATION on PRODUCTION deviceFailed to verify image
[44650] [MBOOT] Load 'Android Boot Image' partition Error
[44650]
*******************************************************
[44660] ERROR.ERROR.ERROR.ERROR.ERROR.ERROR.ERROR.ERROR.ERROR
[44660] *******************************************************
[44660] > Please check kernel and rootfs in Android Boot Image are both correct.
[44660] *******************************************************
[44660] ERROR.ERROR.ERROR.ERROR.ERROR.ERROR.ERROR.ERROR.ERROR
[44660] *******************************************************