Original: One barrier to achieving higher performance through instruction-level parallelism stems from pipeline stalls and flushes due to branches.
Simplified: Pipeline stalls and flushes due to branches are the two main things preventing achieving higher performance through instruction level parallelism.