Input (grade 13): Designers of digital ASICs use a hardware description language (HDL), such as Verilog or VHDL, to describe the functionality of ASICs.
Output (grade 11): Designers of ASIC use a hardware description language (HDL) such as Verilog or VHDL to describe the functionality of ASIC.