All-Digital Background Calibration of a Successive Approximation ADC Using the “Split ADC” Architecture
A 12 b 75 MS/s pipelined ADC using open-loop residue amplification