Design of power efficient hybrid flash-successive approximation register analog to digital converter
A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS