Analysis and optimization of Active Power and Delay of 10T Full Adder using Power Gating Technique at 45 nm Technology
Multi-threshold CMOS design for low power digital circuits