Optimisation of the SHA-2 family of hash functions on FPGAs
A 1 Gbit/s Partially Unrolled Architecture of Hash Functions SHA-1 and SHA-512