Digital Noise-Coupling Technique for Delta–Sigma Modulators With Segmented Quantization
A 3.1mW 8b 1.2GS/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32nm digital SOI CMOS