A network on chip architecture and design methodology
Lowering power consumption in clock by using globally asynchronous locally synchronous design style