A Semi-Parallel Successive-Cancellation Decoder for Polar Codes
An FPGA implementation architecture for decoding of polar codes