Optimizing MLC-based STT-RAM caches by dynamic block size reconfiguration
NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory