Common mode implications of a dynamic latched comparator
A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator