Device and System Level Design Considerations for Analog-Non-Volatile-Memory Based Neuromorphic Architectures
Scaling-up resistive synaptic arrays for neuro-inspired architecture: Challenges and prospect