The load slice core microarchitecture
Hitting the memory wall: implications of the obvious