Modeling and Significance of Fringe Capacitance in Nonclassical CMOS Devices With Gate&#8211;Source/Drain Underlap
Sub 50-nm FinFET: PMOS