Optimisation of the SHA-2 family of hash functions on FPGAs
An ASIC design for a high speed implementation of the hash function SHA-256 (384, 512)