Design of area and power efficient full adder in 180nm
Low-power logic styles: CMOS versus pass-transistor logic