Energy-efficient cache memories using a dual-Vt 4T SRAM cell with read-assist techniques
FinCACTI: Architectural Analysis and Modeling of Caches with Deeply-Scaled FinFET Devices