the design space of register renaming techniques in superscalar processors .
Value locality and load value prediction