A 6.4Gb/s CMOS SerDes core with feedforward and decision-feedback equalization
Equalization and clock recovery for a 2.5-10Gb/s 2-PAM/4-PAM backplane transceiver cell