Pre-Charged Local Bit-Line Sharing SRAM Architecture for Near-Threshold Operation
A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors