Simulation of micro-bump interconnections failure analysis for 2.5D IC packaging
Wafer-level bonding/stacking technology for 3D integration