A fully connected layer elimination for a binarizec convolutional neural network on an FPGA
Memory-centric accelerator design for Convolutional Neural Networks