Modeling and Design of Multilevel Bang–Bang CDRs in the Presence of ISI and Noise
a 0 . 3 - μ m cmos 8gb / s 4 - pam serial link transceiver .