Learning to be efficient: algorithms for training low-latency, low-compute deep spiking neural networks
A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity