FPGA implementation of a binary32 floating point cube root
Decimal floating-point: algorism for computers