Low-capacitance ESD protection design for high-speed I/O interfaces in a 130-nm CMOS process
Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits