Sneak-Path Testing of Crossbar-Based Nonvolatile Random Access Memories
Design Considerations for Multilevel CMOS/Nano Memristive Memory