Layout styles to improve CDM ESD robustness of integrated circuits in 65-nm CMOS process
CDM ESD protection design with initial-on concept in nanoscale CMOS process