Energy-efficient cache memories using a dual-Vt 4T SRAM cell with read-assist techniques
A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size