Digital clock and data recovery circuit design: Challenges and tradeoffs
A 3.2Gb/s Oversampling CDR with Improved Jitter Tolerance