Hardware design of an NTT-based polynomial multiplier
low - cost and area - efficient fpga implementations of lattice - based cryptography .