Fibonacci sequence weighted SAR ADC algorithm and its DAC topology
A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13pm CMOS