SALAD: Achieving Symmetric Access Latency with Asymmetric DRAM Architecture
Reducing memory access latency with asymmetric DRAM bank organizations