Implementation of Low Area and High Data Throughput CRC Design on FPGA
A Novel Programmable Parallel CRC Circuit