Performances of the AES design in 0.18μm CMOS technology
Practical Implementation of Rijndael S-Box Using Combinational Logic