Deterministic crash recovery for NAND flash based storage systems
Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs