Addressing End-to-End Memory Access Latency in NoC-Based Multicores
A delay model and speculative architecture for pipelined routers