Towards a Uniform Template-based Architecture for Accelerating 2D and 3D CNNs on FPGA
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks