A 32-Gb/s backplane transceiver with on-chip AC-coupling and low latency CDR in 32-nm SOI CMOS technology
Analysis and modeling of bang-bang clock and data recovery circuits