A predictable and command-level priority-based DRAM controller for mixed-criticality systems
Chisel: constructing hardware in a Scala embedded language