a new low power dynamic full adder cell based on majority function .
A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits