A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm CMOS
A design-oriented study of the nonlinear dynamics of digital bang-bang PLLs