Design of a novel high speed dynamic comparator with low power dissipation for high speed ADCs
A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator