VLSI Architecture Design of FM0/Manchester Codec With 100% Hardware Utilization Rate for DSRC-Based Sensor Nodes in ITS Applications
High-Speed CMOS Chip Design for Manchester and Miller Encoder