A 65nm CMOS Ramp Generator Design and its Application Towards a BIST Implementation of the Reduced-Code Static Linearity Test Technique for Pipeline ADCs
Low-voltage low-power fast-settling CMOS operational transconductance amplifiers for switched-capacitor applications