Rigel: an architecture and scalable programming interface for a 1000-core accelerator
Design tradeoffs for tiled CMP on-chip networks