A 12b 22.5/45MS/s 3.0mW 0.059mm2 CMOS SAR ADC achieving over 90dB SFDR
Background calibration techniques for multistage pipelined ADCs with digital redundancy