A Hardware Design Language for Timing-Sensitive Information-Flow Security
Covert and Side Channels Due to Processor Architecture