A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification
Large-scale wire-speed packet classification on FPGAs