A Design Methodology for Efficient Implementation of Deconvolutional Neural Networks on an FPGA
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks