Design space exploration of FPGA-based Deep Convolutional Neural Networks
Minimizing Computation in Convolutional Neural Networks