Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware Implementations
Route packets, not wires: on-chip interconnection networks