The VTR project: architecture and CAD for FPGAs from verilog to routing
Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density