Approximate 32-bit floating-point unit design with 53% power-area product reduction
Automatic generation of inexact digital circuits by gate-level pruning