Architectural design features of a programmable high throughput reconfigurable SHA-2 Processor
Optimisation of the SHA-2 family of hash functions on FPGAs