The load slice core microarchitecture
Microarchitecture optimizations for exploiting memory-level parallelism