Design and Evaluation of an Ultra-Low Power Successive Approximation ADC Master thesis performed in Electronic Devices
A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS