Digital clock and data recovery circuit design: Challenges and tradeoffs
Analysis and modeling of bang-bang clock and data recovery circuits