A 5 GHz Digital Fractional-N PLL Using a 1-bit Delta – Sigma Frequency-to-Digital Converter in 65 nm CMOS
A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution