Breaking the Address Translation Wall by Accelerating Memory Replays
Shared last-level TLBs for chip multiprocessors