Performances of the AES design in 0.18μm CMOS technology
High-speed VLSI architectures for the AES algorithm