Process and environmental variation impacts on ASIC timing
Statistical timing for parametric yield prediction of digital integrated circuits