Implementation of Low Power Digital Multipliers Using 10 Transistor Adder Blocks
Low-power parallel multiplier with column bypassing