A 4-GHz All Digital PLL With Low-Power TDC and Phase-Error Compensation
A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution