A Dual-Criticality Memory Controller (DCmc): Proposal and Evaluation of a Space Case Study
Bounding memory interference delay in COTS-based multi-core systems