Using Graph-Based Characterization for Predictive Modeling of Vectorizable Loop Nests
A stencil compiler for short-vector SIMD architectures