Placement for Binary-Weighted Capacitive Array in SAR ADC Using Multiple Weighting Methods
A 0.5 V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS