Design of Resistive Synaptic Array for Implementing On-Chip Sparse Learning
Scaling-up resistive synaptic arrays for neuro-inspired architecture: Challenges and prospect