A 10-bit 2 MS/s SAR ADC using reverse VCM-based switching scheme
500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC