A compatible SHA series design based on FPGA
A 1 Gbit/s Partially Unrolled Architecture of Hash Functions SHA-1 and SHA-512