Performance evaluation and design trade-offs for network-on-chip interconnect architectures
A network on chip architecture and design methodology