Investigation on the layout strategy of ggNMOS ESD protection devices for uniform conduction behavior and optimal width scaling
Analysis of nonuniform ESD current distribution in deep submicron NMOS transistors