Evaluation of the Masked Logic Style MDPL on a Prototype Chip
A digital design flow for secure integrated circuits