FPGA implementation of a binary32 floating point cube root
Algorithm and architecture for logarithm, exponential, and powering computation