Design tradeoffs in a 0.5V 65nm CMOS folded cascode OTA
Tradeoffs and Optimization in Analog CMOS Design