A low-power 10-bit 50-MS/s SAR ADC using a parasitic-compensated split-capacitor DAC
Split capacitor DAC mismatch calibration in successive approximation ADC