Hybrid crossbar architecture for a memristor based memory
Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs