Circuit and system design guidelines for ultra-low power sensor nodes
A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS