Parasitic-Aware Common-Centroid Binary-Weighted Capacitor Layout Generation Integrating Placement, Routing, and Unit Capacitor Sizing
Automatic common-centroid layout generation for binary-weighted capacitors in charge-scaling DAC