A high speed power efficient dynamic comparator designed in 90nm CMOS technology
A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator