ASLR on the Line: Practical Cache Attacks on the MMU
Eliminating Cache-Based Timing Attacks with Instruction-Based Scheduling