Asymmetry of MTJ switching and its implication to STT-RAM designs
A novel architecture of the 3D stacked MRAM L2 cache for CMPs