A Methodology For Optimized Design Of Secure Differential Logic Gates For DPA Resistant Circuits
A Side-Channel Analysis Resistant Description of the AES S-Box