A practical method for estimating performance degradation on multicore processors, and its application to HPC workloads
Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs