Analysis of Drain-Induced Barrier Rising in Short-Channel Negative-Capacitance FETs and Its Applications
a new schmitt trigger circuit in a 0 . 13 µm 1 / 2 . 5 v cmos process to receive 3 . 3 v input signals .