Resolver-to-digital converter with synchronous demodulation for FPGA based low-latency control loops
Speed Error Mitigation for a DSP-Based Resolver-to-Digital Converter Using Autotuning Filters