Abstraction-Based Livelock/Deadlock Checking for Hardware Verification
Computing strongly connected components in a linear number of symbolic steps