Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit
Performance analysis of low-power 1-bit CMOS full adder cells