Memory-centric system interconnect design with Hybrid Memory Cubes
Hitting the memory wall: implications of the obvious