Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style
A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits