An FPGA-based accelerator implementation for deep convolutional neural networks
Memory-centric accelerator design for Convolutional Neural Networks