Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks
A programmable parallel accelerator for learning and classification