An equalizer-adaptation logic for a 25-Gb/s wireline receiver in 28-nm CMOS
A 4-Channel 1.25–10.3 Gb/s Backplane Transceiver Macro With 35 dB Equalizer and Sign-Based Zero-Forcing Adaptive Control