The VTR project: architecture and CAD for FPGAs from verilog to routing
Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research