A 5-Gb/s Digital Clock and Data Recovery Circuit With Reduced DCO Supply Noise Sensitivity Utilizing Coupling Network
Analysis and Design Techniques for Supply-Noise Mitigation in Phase-Locked Loops