Analysis of different architectures of counter based Wallace multipliers
A Reduced Complexity Wallace Multiplier Reduction