Toward Predictable Performance in Software Packet-Processing Platforms
Predicting inter-thread cache contention on a chip multi-processor architecture