Characterization and modeling of PIDX parallel I/O for performance optimization
Predicting inter-thread cache contention on a chip multi-processor architecture