A Graph Rewriting Approach for Converting Asynchronous ROMs into Synchronous Ones
An asynchronous dataflow FPGA architecture