Redundancy-Reduced MobileNet Acceleration on Reconfigurable Logic for ImageNet Classification
Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA