An efficient VLSI architecture for a serial divider
a novel implementation of radix - 4 floating - point division / square - root using comparison multiples .