Evaluation of RISC-V RTL with FPGA-Accelerated Simulation
Bluespec System Verilog: efficient, correct RTL from high level specifications