A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise
Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures