A Verilog piecewise-linear analog behavior model for mixed-signal validation
Event-Driven Modeling of CDR Jitter Induced by Power-Supply Noise, Finite Decision-Circuit Bandwidth, and Channel ISI