A very high energy-efficiency switching technique for SAR ADCs
500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC