Flexible On-chip Memory Architecture for DCNN Accelerators
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks