An architecture-level cache simulation framework supporting advanced PMA STT-MRAM
DFSTT-MRAM: Dual Functional STT-MRAM Cell Structure for Reliability Enhancement and 3-D MLC Functionality