Single ended 6T SRAM with isolated read-port for low-power embedded systems
Circuit and microarchitectural techniques for reducing cache leakage power