Flattened Butterfly Topology for On-Chip Networks
Design tradeoffs for tiled CMP on-chip networks