A 5-Gb/s 2.67-mW/Gb/s Digital Clock and Data Recovery With Hybrid Dithering Using a Time-Dithered Delta–Sigma Modulator
Markov Chains-Based Derivation of the Phase Detector Gain in Bang-Bang PLLs