A 10-bit 400-MS/s 160-mW 0.13-/spl mu/m CMOS dual-channel pipeline ADC without channel mismatch calibration
An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance