Suppression of Row Hammer Effect by Doping Profile Modification in Saddle-Fin Array Devices for Sub-30-nm DRAM Technology
Architectural Support for Mitigating Row Hammering in DRAM Memories