Fine-grained DVFS using on-chip regulators
Microarchitecture optimizations for exploiting memory-level parallelism