A digital design flow for secure integrated circuits
Tamper resistance mechanisms for secure embedded systems