Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA
Optimizing Loop Operation and Dataflow in FPGA Acceleration of Deep Convolutional Neural Networks