Compact Implementations of FPGA-based PUFs with Enhanced Performance
FPGA PUF using programmable delay lines