Standard Cell Layout Regularity and Pin Access Optimization Considering Middle-of-Line
Design for Manufacturing With Emerging Nanolithography