An FPGA implementation architecture for decoding of polar codes
Polar codes for channel and source coding