Correctly rounded floating-point division for DSP-enabled FPGAs
high - speed double - precision computation of reciprocal , division , square root and inverse square root .