Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization
Memory access scheduling