A 32-Gb/s backplane transceiver with on-chip AC-coupling and low latency CDR in 32-nm SOI CMOS technology
An equalizer-adaptation logic for a 25-Gb/s wireline receiver in 28-nm CMOS