A 32-Gb/s backplane transceiver with on-chip AC-coupling and low latency CDR in 32-nm SOI CMOS technology
Digital clock and data recovery circuit design: Challenges and tradeoffs