Performances of the AES design in 0.18μm CMOS technology
A Compact Rijndael Hardware Architecture with S-Box Optimization