A 0.5 V 1.28-MS/s 4.68-fJ/Conversion-Step SAR ADC With Energy-Efficient DAC and Trilevel Switching Scheme
500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC