A customized design of DRAM controller for on-chip 3D DRAM stacking
An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth