design of power - rail esd clamp circuit with ultra - low standby leakage current in nanoscale .
ESD Protection Design With On-Chip ESD Bus and High-Voltage-Tolerant ESD Clamp Circuit for Mixed-Voltage I/O Buffers