High-speed VLSI architectures for the AES algorithm
A Compact Rijndael Hardware Architecture with S-Box Optimization