A 13-bit 160MS/s pipelined subranging-SAR ADC with low-offset dynamic comparator
Design Techniques for High-Speed, High-Resolution Comparators