Building energy-efficient multi-level cell STT-MRAM based cache through dynamic data-resistance encoding
A novel architecture of the 3D stacked MRAM L2 cache for CMPs