UVM Based Reusable Verification IP for Wishbone Compliant SPI Master Core
Development of verification envioronment for SPI master interface using SystemVerilog