Analysis of various full-adder circuits in cadence
Analysis and optimization of Active Power and Delay of 10T Full Adder using Power Gating Technique at 45 nm Technology