Building a Low Latency, Highly Associative DRAM Cache with the Buffered Way Predictor
Die Stacking (3D) Microarchitecture