Compact architecture for high-throughput regular expression matching on FPGA
Algorithms to accelerate multiple regular expressions matching for deep packet inspection