Latency-driven design for FPGA-based convolutional neural networks
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks