Sequential hardware Trojan: Side-channel aware design and placement
Using Hard Macros to Reduce FPGA Compilation Time