FPGA implementation of polar code based encoder architecture
Low-Latency Successive-Cancellation Polar Decoder Architectures using 2-Bit Decoding