Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit
Design of new full adder cell using hybrid-CMOS logic style