Design of a Switch-Level Analog Model for Verilog
Equalization and clock recovery for a 2.5-10Gb/s 2-PAM/4-PAM backplane transceiver cell