Area-efficient high-speed hybrid 1-bit full adder circuit using modified XNOR gate
Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style