A Read–Write Circuit for STT-MRAM With Stochastic Switchings
Asymmetry of MTJ switching and its implication to STT-RAM designs