Reliability compact modeling approach for layout dependent effects in advanced CMOS nodes
Layout Dependent Effect: Impact on device performance and reliability in recent CMOS nodes