A 3D SoC design for H.264 application with on-chip DRAM stacking
an 80 - tile 1 . 28tflops network - on - chip in 65nm cmos .