An energy-efficient dual sampling SAR ADC with reduced capacitive DAC
500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC