Hardware acceleration of feature detection and description algorithms on low-power embedded platforms
An Energy Efficient Full-Frame Feature Extraction Accelerator With Shift-Latch FIFO in 28 nm CMOS