Parasitic-Aware Common-Centroid Binary-Weighted Capacitor Layout Generation Integrating Placement, Routing, and Unit Capacitor Sizing
Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits