A low-power 10-Gb/s receiver with merged CTLE and DFE summer
Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers