Reliability compact modeling approach for layout dependent effects in advanced CMOS nodes
Layout-Dependent Effects-Aware Analytical Analog Placement