A Design Methodology for Efficient Implementation of Deconvolutional Neural Networks on an FPGA
Memory-centric accelerator design for Convolutional Neural Networks