A +25-dBm IIP3 1.7–2.1-GHz FDD Receiver Front End With Integrated Hybrid Transformer in 28-nm CMOS
A Noise Reduction and Linearity Improvement Technique for a Differential Cascode LNA