A Heuristic Logical Effort Approach for Gate Sizing for CNFET-Based Circuits
Carbon nanotube computer