Analysis of the PLL jitter due to power/ground and substrate noise
Noise analysis of phase-locked loops