Acceleration of financial Monte-Carlo simulations using FPGAs
FPGA-Optimised Uniform Random Number Generators Using LUTs and Shift Registers