On the development of high-throughput and area-efficient multi-mode cryptographic hash designs in FPGAs
Implementation of the SHA-2 Hash Family Standard Using FPGAs