Low power VLSI architecture for combined FMO/Manchester encoder for reusability and FMO/Manchester codecs
VLSI Architecture Design of FM0/Manchester Codec With 100% Hardware Utilization Rate for DSRC-Based Sensor Nodes in ITS Applications