Implementation of Low Area and High Data Throughput CRC Design on FPGA
Computation of cyclic redundancy checks via table look-up