Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation
An I terat ive Image Registrat ion Technique w i th an Appl icat ion to Stereo Vision