High-speed and low-power VLSI-architecture for inexact speculative adder
An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems