Standard Cell Layout Regularity and Pin Access Optimization Considering Middle-of-Line
Co-Optimization of Circuits, Layout and Lithography for Predictive Technology Scaling Beyond Gratings