A low-power dynamic comparator with time-domain bulk-driven offset cancellation
A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC