Ternary cache: Three-valued MLC STT-RAM caches
NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory