A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator
Kickback noise reduction techniques for CMOS latched comparators