A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead
Single ended 6T SRAM with isolated read-port for low-power embedded systems