Scaling Binarized Neural Networks on Reconfigurable Logic
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks