Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA
Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA