Optimizing MLC-based STT-RAM caches by dynamic block size reconfiguration
Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors