FPGA Based Implementation of AES Encryption and Decryption with Verilog HDL
Very compact FPGA implementation of the AES algorithm