A NOVEL ARCHITECTURE FOR HIGH SPEED 1-BIT FULL ADDER AT 45nm TECHNOLOGY
Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style