A fractional-N sub-sampling PLL using a pipelined phase-interpolator with a FoM of −246dB
Phase Noise and Jitter in CMOS Ring Oscillators