High-speed and low-power VLSI-architecture for inexact speculative adder
Enhanced low-power high-speed adder for error-tolerant application