Routing track duplication with fine-grained power-gating for FPGA interconnect power reduction
Architecture evaluation for power-efficient FPGAs