CMOS based design and simulation of ternary full adder and Ternary coded Decimal (TCD) adder circuit
Design and Evaluation of Multiple Valued Logic Gates Using Pseudo N-Type Carbon Nanotube FETs