A design of HTM spatial pooler for face recognition using memristor-CMOS hybrid circuits
Design and Analysis of a Reconfi gurable Hierarchical Temporal Memory Architecture