An FPGA-based accelerator implementation for deep convolutional neural networks
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks