Comparative Analysis and Simulation of Different CMOS Full Adders Using Cadence in 90 nm Technology
Analysis and optimization of Active Power and Delay of 10T Full Adder using Power Gating Technique at 45 nm Technology