Automatic common-centroid layout generation for binary-weighted capacitors in charge-scaling DAC
Optimal two-dimension common centroid layout generation for MOS transistors unit-circuit