Design of AES S-box using combinational logic optimization
A Compact Rijndael Hardware Architecture with S-Box Optimization