A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead
A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy