Design of AES S-box using combinational logic optimization
High-speed VLSI architectures for the AES algorithm