DC-DC converter power stage with cascoded transistors and automatic dead time generation
Tradeoffs and Optimization in Analog CMOS Design