Low-capacitance ESD protection design for high-speed I/O interfaces in a 130-nm CMOS process
Layout guidelines for optimized ESD protection diodes