Analysis and optimization of Active Power and Delay of 10T Full Adder using Power Gating Technique at 45 nm Technology
Performance analysis of low-power 1-bit CMOS full adder cells