Reducing latency in an SRAM/DRAM cache hierarchy via a novel Tag-Cache architecture
Interconnect characteristics of 2.5-D system integration scheme