A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems
A log buffer-based flash translation layer using fully-associative sector translation