Low power data-aware STT-RAM based hybrid cache architecture
Resistive configurable associative memory for approximate computing