A Reconfigurable and Scalable FPGA Architecture for Bilateral Filtering
An FPGA-Based Fully Synchronized Design of a Bilateral Filter for Real-Time Image Denoising