A CMOS hysteresis undervoltage lockout with current source inverter structure
An undervoltage lockout of hysteretic threshold of zero temperature coefficients