Resolver-to-digital converter with synchronous demodulation for FPGA based low-latency control loops
A Novel Design Method for Resolver-to-Digital Conversion