Field-split parallel architecture for high performance multi-match packet classification using FPGAs
Compact architecture for high-throughput regular expression matching on FPGA