Architecture design with STT-RAM: Opportunities and challenges
A novel architecture of the 3D stacked MRAM L2 cache for CMPs