Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS
Half-Select Free and Bit-Line Sharing 9T SRAM for Reliable Supply Voltage Scaling