A 10-bit 50-MS/s SAR ADC with techniques for relaxing the requirement on driving capability of reference voltage buffers
A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS