Analysis and Performance Evaluation of 1-bit Full Adder Using Different Topologies
Design of new full adder cell using hybrid-CMOS logic style