CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques
A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache