Parasitic-Aware Common-Centroid Binary-Weighted Capacitor Layout Generation Integrating Placement, Routing, and Unit Capacitor Sizing
Placement Optimization for Yield Improvement of Switched-Capacitor Analog Integrated Circuits