Analysis and equalization of data-dependent jitter
Analysis of PLL clock jitter in high-speed serial links