CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques
SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction