Security for volatile FPGAs
Very compact FPGA implementation of the AES algorithm