Analysis of the PLL jitter due to power/ground and substrate noise
Design of ultrahigh-speed low-voltage CMOS CML buffers and latches