Fibonacci sequence weighted SAR ADC algorithm and its DAC topology
A 12b 22.5/45MS/s 3.0mW 0.059mm2 CMOS SAR ADC achieving over 90dB SFDR