Design of power efficient hybrid flash-successive approximation register analog to digital converter
Segmented Architecture for Successive Approximation Analog-to-Digital Converters