On How to Design Dataflow FPGA-Based Accelerators for Convolutional Neural Networks
A Massively Parallel Coprocessor for Convolutional Neural Networks