Security for volatile FPGAs
Trusted design in FPGAs