Novel BCD adders and their reversible logic implementation for IEEE 754r format
Decimal floating-point: algorism for computers