3D-Stacked Memory Architectures for Multi-core Processors
Memory access scheduling