A Side-Channel Analysis Resistant Description of the AES S-Box
A Compact Rijndael Hardware Architecture with S-Box Optimization