Harnessing human computation cycles for the fpga placement problem
Optimization by simulated annealing