Layout-dependent aging mitigation for critical path timing
Layout-induced stress effects in 14nm & 10nm FinFETs and their impact on performance