Bounding and reducing memory interference in COTS-based multi-core systems
Bounding memory interference delay in COTS-based multi-core systems