Process and environmental variation impacts on ASIC timing
chapter 6 : models of process variations in device and interconnect .