Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs
Delivering on the promise of universal memory for spin-transfer torque RAM (STT-RAM)