FPGA-based parallel hardware architecture for SIFT algorithm
A performance evaluation of local descriptors