Design of power efficient hybrid flash-successive approximation register analog to digital converter
Dual Time-Interleaved Successive Approximation Register ADCs for an Ultra-Wideband Receiver