Efficient implementation of parallel BCD multiplication in LUT-6 FPGAs
Improved Design of High-Performance Parallel Decimal Multipliers