Exploiting Memory Access Patterns to Improve Memory Performance in Data-Parallel Architectures
A memory model for scientific algorithms on graphics processors