A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing
Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design