Energy-performance design exploration of a low-power microprogrammed deep-learning accelerator
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks