HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping
New parallelization and convergence results for NC: a negotiation-based FPGA router