Analysing emerging memory technologies for big data and signal processing applications
A 100 MHz Ladder FeRAM Design With Capacitance-Coupled-Bitline (CCB) Cell