Optimization of power and energy in FinFET based SRAM cell using adiabatic logic
A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20nm FinFET technologies