A Customizable Matrix Multiplication Framework for the Intel HARPv2 Xeon+FPGA Platform: A Deep Learning Case Study
Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs