ESD protection circuit schemes for DDR3 DQ drivers
ESD protection circuit design for ultra-sensitive IO applications in advanced sub-90nm CMOS technologies