Energy reduction for STT-RAM using early write termination
A novel architecture of the 3D stacked MRAM L2 cache for CMPs