Reducing latency in an SRAM/DRAM cache hierarchy via a novel Tag-Cache architecture
Simultaneously optimizing DRAM cache hit latency and miss rate via novel set mapping policies