Joint sizing and adaptive independent gate control for FinFET circuits operating in multiple voltage regimes using the logical effort method
Power optimization for FinFET-based circuits using genetic algorithms