a framework for architecture level power estimation .
Capacitance and Power Modeling at Logic-Level