An architecture-level cache simulation framework supporting advanced PMA STT-MRAM
Phase-change random access memory: A scalable technology