Architectural design features of a programmable high throughput reconfigurable SHA-2 Processor
Implementation of the SHA-2 Hash Family Standard Using FPGAs