hierarchical temporal memory on the automata processor .
Design and Analysis of a Reconfi gurable Hierarchical Temporal Memory Architecture