the design space of register renaming techniques in superscalar processors .
Branch Prediction Strategies and Branch Target Buffer Design