A Dual-V DD Low Power FPGA Architecture
Architecture evaluation for power-efficient FPGAs