A Software-Managed Approach to Die-Stacked DRAM
Shared last-level TLBs for chip multiprocessors