Yield-aware Performance-Cost Characterization for Multi-Core SIMT
Rescue: A Microarchitecture for Testability and Defect Tolerance