Pre-Charged Local Bit-Line Sharing SRAM Architecture for Near-Threshold Operation
A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS