Field-split parallel architecture for high performance multi-match packet classification using FPGAs
Large-scale wire-speed packet classification on FPGAs