Evaluation of the Masked Logic Style MDPL on a Prototype Chip
Side-channel leakage of masked CMOS gates