Building a Low Latency, Highly Associative DRAM Cache with the Buffered Way Predictor
25.2 A 1.2V 8Gb 8-channel 128GB/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I/O test methods using 29nm process and TSV