A compact FPGA-based processor for the Secure Hash Algorithm SHA-256
Implementation of the SHA-2 Hash Family Standard Using FPGAs