Improved Design of High-Performance Parallel Decimal Multipliers
Compressor trees for decimal partial product reduction