Exploring many-core architecture design space for parallel discrete event simulation
Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling