Approximation-aware Multi-Level Cells STT-RAM cache architecture
NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory