Design of a Switch-Level Analog Model for Verilog
Electronic circuit simulation with ideal switches