A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy
Analysis and modeling of bang-bang clock and data recovery circuits