Design of Resistive Synaptic Array for Implementing On-Chip Sparse Learning
Robustness of spiking Deep Belief Networks to noise and reduced bit precision of neuro-inspired hardware platforms