A compatible SHA series design based on FPGA
An ASIC design for a high speed implementation of the hash function SHA-256 (384, 512)