System-Level Behavioral Model of a 12-Bit 1.5-Bit Per Stage Pipelined ADC Based on Verilog®=-AMS
Realization of a 1.5 bits/stage pipeline ADC using switched capacitor technique