Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies
A Sub-2 W 39.8–44.6 Gb/s Transmitter and Receiver Chipset With SFI-5.2 Interface in 40 nm CMOS