A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm CMOS
Phase Noise and Jitter in CMOS Ring Oscillators