Area-efficient high-speed hybrid 1-bit full adder circuit using modified XNOR gate
A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits