A 3D SoC design for H.264 application with on-chip DRAM stacking
An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth