A Differential Subthreshold SRAM Cell for Ultra-Low Voltage Embedded Computing Applications
A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS