Automatic common-centroid layout generation for binary-weighted capacitors in charge-scaling DAC
Analog Layout Generator for CMOS Circuits