Adaptive placement and migration policy for an STT-RAM-based hybrid cache
NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory