Analysis of back-end flash in a 1.5b/stage pipelined ADC
Background calibration techniques for multistage pipelined ADCs with digital redundancy