Implementation of Advanced Encryption Standard (AES) Algorithm Based on FPGA
Design of AES S-box using combinational logic optimization