Layout styles to improve CDM ESD robustness of integrated circuits in 65-nm CMOS process
Active ESD protection circuit design against charged-device-model ESD event in CMOS integrated circuits