Exploring many-core architecture design space for parallel discrete event simulation
Design tradeoffs for tiled CMP on-chip networks