Analysis and equalization of data-dependent jitter
Equalization and clock recovery for a 2.5-10Gb/s 2-PAM/4-PAM backplane transceiver cell