Routing track duplication with fine-grained power-gating for FPGA interconnect power reduction
Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics