A compatible SHA series design based on FPGA
Optimisation of the SHA-2 family of hash functions on FPGAs