a high speed 8 transistor full adder design using novel 3 transistor xor gates .
Performance analysis of low-power 1-bit CMOS full adder cells