A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits
Performance analysis of low-power 1-bit CMOS full adder cells