Latency-driven design for FPGA-based convolutional neural networks
Optimizing Loop Operation and Dataflow in FPGA Acceleration of Deep Convolutional Neural Networks