On How to Design Dataflow FPGA-Based Accelerators for Convolutional Neural Networks
A programmable parallel accelerator for learning and classification