An 8.5-ps Two-Stage Vernier Delay-Line Loop Shrinking Time-to-Digital Converter in 130-nm Flash FPGA
The 10-ps Multitime Measurements Averaging TDC Implemented in an FPGA