Bit-width reduction and customized register for low cost convolutional neural network accelerator
4.6 A1.93TOPS/W scalable deep learning/inference processor with tetra-parallel MIMD architecture for big-data applications