FPGA implementation of a FEC decoding subsystem for a DVB-S2 receiver
Design and FPGA Prototyping of a DVB-S 2 Receiver : Towards a VLSI Implementation in CMOS