Design of area and power efficient full adder in 180nm
A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits