VHDL synthesizable hardware architecture design of back propagation neural networks
An Optimization Methodology for Neural Network Weights and Architectures