High speed stress tolerant 1.6 V – 3.6 V low to high voltage CMOS level shift architecture in 40 nm
design on mixed - voltage - tolerant i / o interface with novel tracking circuits in a 0 . 13 - µm cmos technology .