Achieving page-mapping FTL performance at block-mapping FTL cost by hiding address translation
A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems