Optimization and performance modeling of stencil computations on modern microprocessors
New tiling techniques to improve cache temporal locality