a high speed architecture for galois / counter mode of operation ( gcm ) .
High-speed VLSI architectures for the AES algorithm