Common-Centroid FinFET Placement Considering the Impact of Gate Misalignment
Optimal two-dimension common centroid layout generation for MOS transistors unit-circuit