Design of Low-Power CMOS Cell Structures Using Subthreshold Conduction Region
Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits