A 0.3 pJ/access 8T data-aware SRAM utilizing column-based data encoding for ultra-low power applications
A 180-mV subthreshold FFT processor using a minimum energy design methodology