Low power CMOS NAND gate using DVS and mutithreshold CMOS technique
Power minimization in IC design: principles and applications