ON THE USE OF REDUNDANCY IN SUCCESSIVE APPROXIMATION A / D CONVERTERS
An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS