STT-RAM Cache Hierarchy With Multiretention MTJ Designs
A novel architecture of the 3D stacked MRAM L2 cache for CMPs