Flexible On-chip Memory Architecture for DCNN Accelerators
Memory-centric accelerator design for Convolutional Neural Networks