SIFT Hardware Implementation for Real-Time Image Feature Extraction
An architecture of optimised SIFT feature detection for an FPGA implementation of an image matcher