Power-Rail ESD Clamp Circuit With Diode-String ESD Detection to Overcome the Gate Leakage Current in a 40-nm CMOS Process
Overview on electrostatic discharge protection designs for mixed-voltage I/O interfaces: design concept and circuit implementations