Design and Evaluation of an Ultra-Low Power Successive Approximation ADC Master thesis performed in Electronic Devices
Dual Time-Interleaved Successive Approximation Register ADCs for an Ultra-Wideband Receiver