A 10Gb/s 4.1mW 2-IIR + 1-discrete-tap DFE in 28nm-LP CMOS
Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers