Low-Power Multiport SRAM With Cross-Point Write Word-Lines, Shared Write Bit-Lines, and Shared Write Row-Access Transistors
A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead