A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead
A 180-mV subthreshold FFT processor using a minimum energy design methodology