A regulated transitive reduction (RTR) for longer memory race recording
Piranha: a scalable architecture based on single-chip multiprocessing