Supporting compressed-sparse activations and weights on SIMD-like accelerator for sparse convolutional neural networks
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks