Current-mode capacitance multiplier with reduced parasitic elements
cmos : circuit design , layout , and simulation .