Optimizing MLC-based STT-RAM caches by dynamic block size reconfiguration
MARSS: a full system simulator for multicore x86 CPUs