A 0.55V 100MHz ADPLL with ΔΣ LDO and Relaxation DCO in 65nm CMOS
0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS