A 6.4Gb/s CMOS SerDes core with feedforward and decision-feedback equalization
design issues in cmos differential lc oscillators .