A 22-gb/s PAM-4 receiver in 90-nm CMOS SOI technology
A Semidigital Dual Delay-Locked Loop