Cost-Efficient SHA Hardware Accelerators
Implementation of the SHA-2 Hash Family Standard Using FPGAs