A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS
A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy