Parasitic-Aware Common-Centroid FinFET Placement and Routing for Current-Ratio Matching
Optimal two-dimension common centroid layout generation for MOS transistors unit-circuit