Implementation of power efficient 8-bit reversible linear feedback shift register for BIST
DESIGN OF 8 BIT , 16 BIT AND 32 BIT LFSR FOR PN SEQUENCE GENERATION USING VHDL