Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs
Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM)