A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm CMOS
A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size