Design of an low power miller compensated two stage OP-AMP using 45 nm technology for high data rate communication
Design procedure for two-stage CMOS operational amplifiers employing current buffer