Design of a sampling switch for a 0.4-V SAR ADC using a multi-stage charge pump
A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction