A 40 Gb/s 74.9 mW PAM4 receiver with novel clock and data recovery
3.2 A 320mW 32Gb/s 8b ADC-based PAM-4 analog front-end with programmable gain control and analog peaking in 28nm CMOS