Resolver-to-digital converter with synchronous demodulation for FPGA based low-latency control loops
Modified ATO algorithm based high accuracy RDC using pulse excitation