A Machine Learning Framework for Register Placement Optimization in Digital Circuit Design
A unified architecture for natural language processing: deep neural networks with multitask learning