23.2 A 5Gb/s/pin 8Gb LPDDR4X SDRAM with power-isolated LVSTL and split-die architecture with 2-die ZQ calibration scheme
A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS