Evaluation of the Masked Logic Style MDPL on a Prototype Chip
Correlation Power analysis with a leakage model