Bounding memory interference delay in COTS-based multi-core systems
Memory access scheduling