A Design Space Exploration Framework for Convolutional Neural Networks Implemented on Edge Devices
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks