Joint sizing and adaptive independent gate control for FinFET circuits operating in multiple voltage regimes using the logical effort method
CMOS logic design with independent-gate FinFETs