Asynchronous Asymmetrical Write Termination (AAWT) for a low power STT-MRAM
A novel architecture of the 3D stacked MRAM L2 cache for CMPs