Reducing memory access latency with asymmetric DRAM bank organizations
Memory access scheduling