Design of an algorithmic Wallace multiplier using high speed counters
A high speed and area efficient Booth recoded Wallace tree multiplier for fast arithmetic circuits