Modeling and Design of Multilevel Bang–Bang CDRs in the Presence of ISI and Noise
Equalization and clock recovery for a 2.5-10Gb/s 2-PAM/4-PAM backplane transceiver cell