To Lock, Swap, or Elide: On the Interplay of Hardware Transactional Memory and Lock-Free Indexing
PALM: Parallel Architecture-Friendly Latch-Free Modifications to B+ Trees on Many-Core Processors