On How to Design Dataflow FPGA-Based Accelerators for Convolutional Neural Networks
On How to Accelerate Iterative Stencil Loops: A Scalable Streaming-Based Approach