Fast Combinational Architecture for a Vedic Divider
vhdl procedure for combinational divider .