Memory-centric system interconnect design with Hybrid Memory Cubes
A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS