Flexible On-chip Memory Architecture for DCNN Accelerators
A dynamically configurable coprocessor for convolutional neural networks