Accelerator Design with Effective Resource Utilization for Binary Convolutional Neural Networks on an FPGA
Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs