On the development of high-throughput and area-efficient multi-mode cryptographic hash designs in FPGAs
A flexible hardware implementation of SHA-1 and SHA-2 Hash Functions