A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS
A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM