Device Exploration of NanoSheet Transistors for Sub-7-nm Technology Node
Lateral NWFET optimization for beyond 7nm nodes