a high throughput / gate aes hardware architecture by compressing encryption and decryption datapaths - toward efficient cbc - mode implementation .
Pushing the limits: a very compact and a threshold implementation of AES