Energy efficiency of 2-step charging power-clock for adiabatic logic
Adiabatic SRAM with a large margin of VT variation by controlling the cell-power-line and word-line voltage