Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks
Minimizing Computation in Convolutional Neural Networks