All-Digital Circuit-Level Dynamic Variation Monitor for Silicon Debug and Adaptive Clock Control
A 45nmLogicTechnology withHigh-k+Metal GateTransistors, Strained Silicon, 9CuInterconnect Layers, 193nmDryPatterning, and100%Pb-free Packaging