Ultra low-power 7T SRAM cell design based on CMOS
A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS