Hot Row Identification of DRAM Memory in a Multicore System
Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache