A low-power 10-bit 50-MS/s SAR ADC using a parasitic-compensated split-capacitor DAC
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation