Assertion: transistor's drain | /r/HasProperty | held at constant voltage
Facets:
value: nearly
type: DEGREE
value: during operation
type: TEMPORAL
Source sentences:
text: Because at operating frequencies the upper FET's gate is effectively grounded, the upper FET's source voltage (and therefore the input transistor's drain) is held at nearly constant voltage during operation.