Assertion: transistor's gate | /r/HasProperty | applied
Facets:
Source sentences:
text: Initially consider the Tr with V GS =0, i.e. with no gate to source voltage is applied.
text: " RESISTANCE r DS(on) is the DC resistance between the Drain and Source terminals when a specified gate to source voltage is applied to bias the FET to the on-state.