Assertion: ram's data | /r/HasProperty | written to the dram
Facets:
Source sentences:
text: This is because data written to the DRAM must be presented in the same cycle as the write command, but reads produce output 2 or 3 cycles after the read command.