Assertion: link register | /r/HasProperty | lr
Facets:
Source sentences:
text: an ARM subroutine pushes registers 4-7 along with the link register, LR, by the single instruction STMDB SP!, {R4-R7, LR} pipelining all memory writes required.