Assertion: parameter | /r/CapableOf | register data types
Facets:
Source sentences:
text: In Verilog HDL, parameters are constants and do not belong to any other data type such as net or register data types.