Assertion: ram's data | /r/HasProperty | controlled by address transition
Facets:
Source sentences:
text: Asynchronous – independent of clock frequency; data in and data out are controlled by address transition.
text: Asynchronous – independent of clock frequency; data in and data out are controlled by address transition.