Assertion: resistor's voltage | /r/HasProperty | reduced in step
Facets:
Source sentences:
text: In the simulation (below), a constant input voltage is applied (the VDC supply is set to 4 volts), and the gate-to-source voltage is reduced in steps, which increases the JFET drain-to-source resistance.