Assertion: register's input | /r/CapableOf | change the output
Facets:
Source sentences:
text: Even though a control line is now required, the SR latch is not synchronous, because the inputs can change the output even in the middle of an enable pulse.