Assertion: instruction | /r/HasProperty | scheduled in parallel
Facets:
value: with a longer instruction word
type: OTHER
Source sentences:
text: Because VLIWs typically represent instructions scheduled in parallel with a longer instruction word that incorporates the individual instructions, this results in a much longer opcode (termed very long) to specify what executes on a given cycle.