Assertion: interrupt | /r/CapableOf | occur the cpu
Facets:
Source sentences:
text: The slave PIC's output signal is connected to the master PIC's third input (input #2); so when the slave PIC wants to tell the CPU an interrupt occurred it actually tells the master PIC, and the master PIC tells the CPU.