Assertion: dynamic logic | /r/Desires | minimum clock rate
Facets:
Source sentences:
text: Dynamic logic requires a minimum clock rate fast enough that the output state of each dynamic gate is used or refreshed before the charge in the output capacitance leaks out enough to cause the digital state of the output to change, during the part of the clock cycle that the output is not being actively driven.