Assertion: microprocessor's memory | /r/HasProperty | transferred in block
Facets:
Source sentences:
text: Since memory is transferred in blocks, and since cache misses are an urgent "show stopper" type of event with the potential to halt the processor in its tracks (or at least severely hamper its progress), the speed of those block transfers from memory is critical.