Assertion: latch's state | /r/HasProperty | trapped
Facets:
Source sentences:
text: When the input of the D latch falls, the last state of the D latch input is trapped and held in the latch.
text: When the CLK input falls to logic 0, the last state of the D input is trapped and held in the latch, for use by whatever other circuits may need this signal.