Assertion: interrupt's address | /r/HasProperty | involved in dma
Facets:
Source sentences:
text: If the processor detects a cached address on the bus, it can take one of the two actions: Processor invalidates the internal cache entry for the address involved in DMA write operation