Assertion: multiplexer's output | /r/HasProperty | written
Facets:
value: after
type: TEMPORAL
Source sentences:
text: This is because the built-in logic gates are designed such that the output is written first, followed by the other input variables or signals.
text: Y is the output and D0 , D1 and S being input are written after.