Assertion: corresponding interrupt | /r/HasProperty | triggered without external source
Facets:
Source sentences:
text: When a bit is set with 1 in the VICSoftInt register, the corresponding interrupt is triggered even without any external source.
text: When a bit is set with 1 in the VICSoftInt register, the corresponding interrupt is triggered even without any external source.