Assertion: transparent latch | /r/HasProperty | synthesized
Facets:
value: from if
type: OTHER
Source sentences:
text: In this article we will look at how transparent latches are synthesized from if statements and how to avoid the inadvertent creation of latches when you meant to create combinational logic circuits from VHDL code containing if statements.