Assertion: risc instruction | /r/HasProperty | 16 or 24 bits wide
Facets:
Source sentences:
text: The Xtensa C/C++ compiler can freely intermix 32- or 64-bit FLIX instructions with the Xtensa processor's one-operation RISC instructions, which are 16 or 24 bits wide.