Assertion: cache memory | /r/HasProperty | addressed in total set of memory banks
Facets:
value: consecutively
type: TEMPORAL
Source sentences:
text: A memory bank is a part of cache memory that is addressed consecutively in the total set of memory banks, i.e., when data item a(n) is stored in bank b, data item a(n