Assertion: interrupt | /r/HasProperty | recognized in a memory system
Facets:
value: with explicit wait-states
type: OTHER
Source sentences:
text: In a memory system with explicit wait-states (meaning that the interconnect or slaves can add stall cycles to the data phase of a transfer), an interrupt may be recognized during the wait-states in the data phase of a memory access.