Assertion: kernel's line | /r/HasSubevent | cache coherency problems
Facets:
Source sentences:
text: The problem is that some CPUs select lines based on the virtual address meaning that one physical address can exist on multiple lines leading to cache coherency problems.