Assertion: microprocessor's memory | /r/HasProperty | optimized for low latency
Facets:
Source sentences:
text: Because of the SIMD nature of the stream processor's execution units (ALUs clusters), read/write operations are expected to happen in bulk, so memories are optimized for high bandwidth rather than low latency (this is a difference from Rambus and DDR SDRAM, for example).