Assertion: interrupt | /r/HasProperty | allowed active
Facets:
Source sentences:
text: When BASEPRI register is zero, all interrupts are allowed and the BASEPRI register is not active.