Assertion: latch's input | /r/HasProperty | ignored
Facets:
Source sentences:
text: If the enable (or clock or gate) signal is not asserted, the inputs are ignored and the outputs are latched to the previous values.
text: Notice that some inputs can be ignored if at the wrong time, and there can be a delay between a change in input, and a change in output.