Assertion: interrupt | /r/HasProperty | generated in microcontroller
Facets:
Source sentences:
text: In microcontroller Timer 1 and Timer 0 interrupts are generated by time register bits