Assertion: microprocessor's memory | /r/CapableOf | write data
Facets:
Source sentences:
text: If you design a processor with a Princeton architecture -- your processor normally pulls instructions from the same single-ported memory used to read and write data -- then you are forced to have at least LOAD and STORE take more than one clock cycle to execute.