Assertion: latch | /r/HasProperty | generated in verilog
Facets:
Source sentences:
text: Another place where a latch could be generated in Verilog is in a case statement that does not include the default assignment.