Assertion: latch's input | /r/HasProperty | master
Facets:
Source sentences:
text: If we start with the CLK input at logic 0 as initially depicted above, the S and R inputs are disconnected from the input (master) latch.