Assertion: dram's data | /r/HasProperty | transferred in 8-word bursts
Facets:
Source sentences:
text: Data was transferred in 4- or 8-word bursts across an 18-bit (per chip) data bus, using one of two differential data clocks (DCLK0/DCLK0# and DCLK1/DCLK1#).