Assertion: flop's output | /r/CapableOf | retain previous logic state
Facets:
Source sentences:
text: This is because the two extra NAND gates are disabled while the CK input is low, therefore the outputs are completely isolated from the inputs and so retain any previous logic state, but when the CK input is high (during a clock pulse) the input NAND gates act as inverters.