Assertion: dram | /r/HasAspect | high potential bandwidth
Facets:
value: very
type: DEGREE
Source sentences:
text: While the access latency of DRAM is fundamentally limited by the DRAM array, DRAM has very high potential bandwidth because each internal read is actually a row of many thousands of bits.