Assertion: dram's data | /r/HasProperty | transferred
Facets:
Source sentences:
text: DDR memory controllers are significantly more complicated when compared to single data rate controllers[citation needed], but they allow for twice the data to be transferred without increasing the memory cell's clock rate or bus width.