Assertion: flop's input | /r/HasProperty | external clock pulse
Facets:
Source sentences:
text: Here it is seen that the NAND gate 1 (N 1 ) has three inputs viz., external clock pulse (Clock), input J and output Q̅; while the NAND gate 2 (N 2 ) has external clock pulse (Clock), input K and output Q as its inputs.