Assertion: flop's input | /r/HasProperty | connected to a clock timing signal
Facets:
Source sentences:
text: This additional enable input can also be connected to a clock timing signal (CLK) adding clock synchronisation to the flip-flop creating what is sometimes called a “Clocked SR Flip-flop“.