Assertion: flop's state | /r/CapableOf | ignore the d and clock inputs
Facets:
Source sentences:
text: Most D-type flip-flops in ICs have the capability to be forced to the set or reset state (which ignores the D and clock inputs), much like an SR flip-flop.