Assertion: dram's data | /r/CapableOf | last 2 clock cycles
Facets:
Source sentences:
text: Data is always transferred in 16-transfer bursts, lasting 2 clock cycles.