Assertion: gate's input | /r/HasProperty | connected to either v
Facets:
value: solidly
type: MANNER
Source sentences:
text: This may cause a problem if the input to a CMOS logic gate is driven by a single-throw switch, where one state has the input solidly connected to either V dd or ground and the other state has the input floating (not connected to anything):