Assertion: fet's pn junction | /r/AtLocation | reverse biased condition
Facets:
Source sentences:
text: The gate voltage is kept such in a JFET that the PN junction between the gate region and the channel is in reverse biased condition.