Assertion: dram's data | /r/HasProperty | ready
Facets:
value: for processing
type: PURPOSE
Source sentences:
text: The memory controller determines the exact time that the data will be ready for processing, so there is no delay due to the CPU waiting between memory accesses.