Assertion: flop's input | /r/CapableOf | allow ringing
Facets:
Source sentences:
text: Therefore there must be some time allowed from when the D input first becomes valid to allow time for any slow rising pulse, any overshoot or ringing to occur before the clock pulse samples the logic level.