Assertion: t dram | /r/HasProperty | inherent
Facets:
value: to silicon on insulator
type: LOCATION
Source sentences:
text: 1T DRAM is a "capacitorless" bit cell design that stores data using the parasitic body capacitance that is inherent to silicon on insulator (SOI) transistors.