Assertion: cpu | /r/HasAspect | instruction and data caches
Facets:
Source sentences:
text: Most CPUs have different independent caches, including instruction and data caches, where the data cache is usually organized as a hierarchy of more cache levels (L1, L2, L3, L4, etc.).