Assertion: cpu's bus | /r/HasProperty | shared with other cpus
Facets:
Source sentences:
text: When the memory, bus or cache is shared with other CPUs, the control logic must communicate with them to assure that no computer ever gets out-of-date old data.