Assertion: catapult | /r/CapableOf | generate vhdl
Facets:
value: from these high-level descriptions
type: OTHER
Source sentences:
text: From these high-level descriptions, Catapult generates optimized Verilog or VHDL, ready for production RTL synthesis and verification flows.