Assertion: cpu | /r/HasAspect | several independent data paths
Facets:
value: internally
type: LOCATION
Source sentences:
text: So, it is not unusual that a CPU internally has several independent data paths (particularly L1 cache) and cache hierarchy levels, in order to achieve as many parallel data paths possible with a higher performance.