Assertion: clock | /r/CapableOf | vary at single component
Facets:
Source sentences:
text: In addition to clock skew due to static differences in the clock latency from the clock source to each clocked register, no clock signal is perfectly periodic, so that the clock period or clock cycle time varies even at a single component, and this variation is known as clock jitter.