Assertion: chisel's end | /r/CapableOf | compile chisel
Facets:
value: to a circuit intermediate representation
type: OTHER
Source sentences:
text: The "Chisel stage/front-end" compiles Chisel to a circuit intermediate representation called FIRRTL (Flexible Intermediate Representation for RTL).