Assertion: chisel | /r/CapableOf | generate low-level verilog
Facets:
Source sentences:
text: Which Chisel can generate a high-speed C++-based cycle-accurate software simulator, or low-level Verilog designed to pass on to standard ASIC or FPGA tools for synthesis and place and route.