Assertion: circuit's input | /r/HasProperty | connected to output
Facets:
Source sentences:
text: Additional delay can be caused when many inputs are connected to an output, due to the distributed capacitance of all the inputs and wiring and the finite amount of current that each output can provide.