Assertion: cpu's component | /r/MadeOf | front side bus interface
Facets:
Source sentences:
text: These components might consist of a front side bus interface, a memory controller to interface with DRAM, a cache coherent connected to other processors, and a non-coherent connected to the southbridge and I/O devices.