Assertion: phase clock | /r/HasSubevent | design
Facets:
value: with a smaller overall gate count
type: OTHER
Source sentences:
text: Since a gated latch uses only four gates versus six gates for an edge-triggered flip-flop, a two phase clock can lead to a design with a smaller overall gate count but usually at some penalty in design difficulty and performance.