Assertion: chisel's end | /r/CapableOf | exist through yosys
Facets:
Source sentences:
text: A Verilog front-end exists through Yosys and other languages can directly target FIRRTL