Assertion: chisel | /r/CapableOf | provide similar base primitives
Facets:
value: as synthesizable verilog
type: MANNER
Source sentences:
text: While Chisel provides similar base primitives as synthesizable Verilog, and could be used as such:
text: While Chisel provides similar base primitives as synthesizable Verilog, and could be used as such: