Assertion: amber | /r/HasAspect | data cache
Facets:
Source sentences:
text: The Amber 23 has a 3-stage pipeline, a unified instruction and data cache, a Wishbone interface, and is capable of 0.75 DMIPS (Dhrystone) per MHz.