Assertion: abstraction | /r/HasProperty | shown - algorithm
Facets:
Source sentences:
text: When considering the application of VHDL to FPGA/ASIC design, it is helpful to identify and understand the three levels of abstraction shown below - algorithm, register transfer level (RTL), and gate level.