Assertion: memory barrier | /r/Causes | central processing unit
Facets:
Source sentences:
text: A memory barrier, also known as a membar, memory fence or fence instruction, is a type of barrier instruction that causes a central processing unit (CPU) or compiler to enforce an ordering constraint on memory operations issued before and after the barrier instruction.