Assertion: amber | /r/HasAspect | a 5-stage pipeline
Facets:
Source sentences:
text: The Amber 25 has a 5-stage pipeline, separate data and instruction caches, a Wishbone interface, and is capable of 1.0 DMIPS per MHz.