Question: what is the difference between code-compiled simulation and normal simulator?
Answer: Compiled Simulator : This kind of simulator converts the whole Verilog code into machine dependent code and then runs the simulation. ... Compiled simulators are very fast. Interpreted Simulator : This kind of simulator executes line by line, thus is very slow compared to a compiled simulator.