Question: what is the difference between declaration and description of a design entity in vhdl?
Answer: A design is described in VHDL using the concept of a design entity. A design entity is split into two parts, each of which is called a design unit in VHDL jargon. The entity declaration represents the external interface to the design entity.