Question: what are conditional operator in verilog?
Answer: If the first expression is non-zero (true), the second expression is evaluated and given as the result of the ternary expression. Otherwise, the third expression is evaluated and given as the result of the ternary expression. In Verilog HDL, ternary operators are called "conditional operators."