Question: are tasks synthesizable in verilog?
Answer: Write synthesizable and automatic tasks in Verilog. Tasks are sections of Verilog code that allow the Digital Designer to write more reusable, easier to read code. ... Tasks should be utilized when the same operation is done over and over throughout Verilog code. Rather than rewriting code, one can just call the task.