Question: what is the difference between datatype logic and wire?
Answer: 1 Answer. There is absolutely no difference between reg and logic in SystemVerilog except for the way they are spelled - they are keyword synonyms. ... Also note that logic is a data type for a signal, whereas wire is a signal type. Another signal type is a variable.