Question: what is the difference between wire and reg in verilog?
Answer: Wire is used as combinational logic. You can assign it, e.g. assign a = 1'b1. In this case, the one which holds the value is 1'b1. Reg can be used as either combinational or sequential logic.