Question: what are test benches in vhdl?
Answer: VHDL test bench (TB) is a piece of VHDL code, which purpose is to verify the functional correctness of HDL model. Test bench is a part of the circuits specification. Its a good idea to design the test bench before the DUT, why? Response is produced in the test bench.