Question: what is the difference between initial and always in verilog?
Answer: Initial and always statements describe independent processes, meaning that the statements in one process execute autonomously. ... The difference between the two is that initial processes execute once, whereas always process execute repeatedly forever.