Question: can input be reg in verilog?
Answer: input wire and output wire are the same as input and output : it's just more explicit. The Verilog code compiler you use will dictate what you have to do. ... There is no need to declare an input as a wire or reg .