Question: why are tlb misses rare?
Answer: A TLB miss occurs when the mapping of virtual memory address => physical memory address for a CPU requested virtual address is not in TLB. Then that entry must be fetched from page table into the TLB. A cache miss occurs when the CPU requires something that is not in the cache.