Question: what is ifdef in verilog?
Answer: Conditional compilation can be achieved with Verilog `ifdef and `ifndef keywords. ... The keyword `ifdef simply tells the compiler to include the piece of code until the next `else or `endif if the given macro called FLAG is defined using a `define directive.