Scan Chain Ordering to Reduce Test Data for BIST-Aided Scan Test Using Compatible Scan Flip-Flops
In this paper, the scan chain ordering method for BIST-aided scan test for reducing test data and test application time is proposed. In this work. we utilize the simple LFSR without a phase shifter as PRPG and configure scan chains using the compatible set of flip-flops with considering, the correlations among flip-flops in an LFSR. The method can reduce the number of inverter codes required for inverting, the bits in PRPG partterns that conflict with ATPG patterns. The experimental results for some benchmark circuits are shown to present the feasibility of our test method.
scan chain ordering bist-aided scan test test data reduction compatible flip-flops test pattern generation