a practical approach of memory access parallelization to exploit multiple off-chip ddr memories
3D stacked memory enables more off-chip DDR memories. Redesigning existing IPs to exploit the increased memory parallelism will be prohibitively costly. In our work, we propose a practical approach to exploit the increased bandwidth and reduced latency of multiple off-chip DDR memories while reusing existing IPs without modification. The proposed approach is based on two new concepts: transaction id renaming and distributed soft arbitration. We present two on-chip network components, request parallelizer and read data serializer, to realize the concepts. Experiments with synthetic test cases and an industrial strength DTV SoC design show that the proposed approach gives significant improvements in total execution cycle (21.6\%) and average memory access latency (31.6\%) in the DTV case with a small area overhead (30.1\% in the on-chip network, and less than 1.4\% in the entire chip).
practical memory access parallelization exploit stack design bandwidth latency concept transaction distributed arbitration network component read data experience test case industrial