A system for efficiently self-reconstructing 11/2-track switch torus arrays
A mesh-connected processor array consists of many similar processing elements (PEs), which can be executed in both parallel and pipeline processing. For the implementation of an array of large numbers of processors, it is necessary to consider some fault tolerant issues to enhance the (fabrication-time) yield and the (run-time) reliability. In this paper, we introduce the 1(1)/(2) track switch torus array by changing the connections in 1(1)/(2)-track switch mesh array, and we apply our approximate re2 configuration algorithm to the torus array. We describe the reconfiguration strategy for the 1(1)/(2)-track switch torus array and its realization using WSI, especially 3-dimensional realization. A hardware realization of the algorithm is proposed and simulation results about the array reliability are shown. These imply that a self-reconfigurable system with no host computer can bu realized using our method, hence our method is effective in enhancing the run-time reliability as well as the fabrication-time yield of processor arrays.
11/2-track switch torus array fault tolerance reconfiguration self-reconfigurable system wafer scale integration