delay and peak power minimization for on-chip buses using temporal redundancy
In this paper, we propose a novel temporal redundancy based encoding technique for delay and peak power minimization. The proposed encoding scheme is tested with the SPEC2000 CINT benchmarks for 90 nm and 65 nm technologies. The experimental results show that our approach is very effective in reducing the peak power. From the delay perspective, our approach reduces the delay by at least 11\% (4\%) in the address (data) buses compared to the data transmission without encoding.
coding low-power crosstalk