Logic rewiring for delay and power minimization
An application of the ATPG-based method by Veneris et al. [11] to multi-level combinational logic circuit delay and power optimization is presented. A number of theoretical results and various heuristics are described to allow for an efficient implementation of the algorithm. Experiments confirm the robustness of the approach.
vlsi logic optimization low power design performance diagnosis