design methodologies for noise in digital integrated circuits
In this paper, we describe the growing problems of noise in digital integrated circuits and the design tools and techniques used to ensure the noise immunity of digital designs.
design methodology noise digitize integrated circuit paper design tool high-level synthesis, telecommunication