High Performance Process Variations Aware Technique for Sub-threshold 8T-SRAM Cell
The demand of low power high density integrated circuits is increasing in modern battery operated portable systems. Sub-threshold region of MOS transistors is the most desirable region for energy efficient circuit design. The operating ultra-low power supply voltage is the key design constraint with accurate output performance in sub-threshold region. Degrading of the performance metrics in Static random access memory (SRAM) cell with process variation effects are of major concern in sub-threshold region. In this paper, a bootstrapped driver circuit and a bootstrapped driver dynamic body biasing technique is proposed to assist write operation which improves the write-ability of sub-threshold 8T-SRAM cell under process variations. The bootstrapped driver circuit minimizes the write delay of SRAM cell. The bootstrapped driver dynamic body bias increases the output voltage levels by boosting factor therefore increasing in switching threshold voltage of MOS devices during hold and read operation of SRAM latch. The increment in threshold voltage improves the static noise margin and minimizing the process variation effects. Monte-Carlo simulation results with 3\(\sigma \) Gaussian distributions show the improvements in write delay by 11.25%, read SNM by 12.20% and write SNM by 12.57% in 8T-SRAM cell under process variations at 32nm bulk CMOS process technology node.
process variations bootstrapped driver dynamic body biasing static noise margin ultra-low voltage sub-threshold sram