mtcmos hierarchical sizing based on mutual exclusive discharge patterns
Multi-threshold CMOS is a popular circuit style that will provide high performance and low power operation. Optimally sizing the gating sleep transistor to provide adequate performance is difficult because the overall delay characteristics are strongly dependent on the discharge patterns of internal gates. This paper proposes a methodology for sizing the sleep transistor for a large module based on mutual exclusive discharge patterns of internal blocks. This algorithm can be applied at all levels of a circuit hierarchy, where the internal blocks can represent transistors, cells within an array, or entire modules. This methodology will give an upper bound for the sleep transistor size required to meet any performance constraint.
hierarchic size pattern circuits performance low power delay dependencies intern paper methodology module algorithm hierarchies arrays constraint flip-flops codec high-performance level converters design automatian threshold placement voltage scaling synthesis mpeg4