a novel scheme to reduce short-circuit power in mesh-based clock architectures
Meshes are widely used for distributing clock in high performance designs. In the past, they were used exclusively for microprocessors, now they are being integrated into the ASIC design flow as well. A mesh has a much smaller skew and jitter, but the high power consumption limits its applicability. In this work, we address the high power consumption of mesh architectures. We propose a novel design for mesh buffers to minimize the short circuit current caused by the different arrival times of the clock signal at mesh buffer inputs. By reducing the short circuit current, we show that the mesh power consumption is reduced by up to 59\% and skew by 22\%.
short-circuit power clock skew clock mesh