ASIC design of a high speed low power circuit for factorial calculation using ancient Vedic mathematics
ASIC design of a high speed low power circuit for factorial calculation of a number is reported in this paper. The factorial of a number can be calculated using iterative multiplication by incrementing or decrementing process and iterative multiplication can be computed through parallel implementation methodology. Parallel implementation along with Vedic multiplication methodology for calculation of factorial of a number ensures significant reduction in propagation delay and switching power consumption due to reduction of stages in multiplication process, in comparison with the conventionally used Vedic multiplication methodologies like Urdhva-tiryakbyham (UT) and Nikhilam Navatascaramam Dasatah (NND) based implementation methodology. Transistor level implementation was carried out using spice specter with standard 90nm CMOS technology and the results were compared with the above mentioned conventional methodologies. The propagation delay for the calculation of 4-bit factorial of a number was only ?42.13ns while the power consumption of the same was ?58.82mW for a layout area of ?6mm2. Improvement in speed was found to be ?33% and ?24% while corresponding reduction of power consumption in ?34.48% and ?24% for the factorial calculation circuitry in comparison with UT and NND based implementations, respectively.
incrementer decrementer vedic multiplier zero detectors factorial design high speed.