An energy-efficient reconfigurable baseband processor for wireless communications
Most existing techniques for reconfigurable processors focus on the computation model. This paper focuses on increasing the granularity of configurable units without compromising flexibility. This is carried out by matching the granularity to the degree-of-freedom processing in most wireless systems. A design flow that accelerates the exploration of tradeoffs among various architectures for the configurable unit is discussed. A prototype processor is implemented using the Intel 0.13-mu m CMOS standard cell library. The estimated energy efficiency is in the same order as dedicated hardware implementations.
reconfigurable processors degrees of freedom (dof) low-power design wireless communication systems