FPGA acceleration of semantic tree reasoning algorithms
We design of a hardware unit to accelerate common-sense reasoning algorithms. The FPGA-based platform reduces significantly the execution times. Scalability is assured by means of a smart data mapping strategy.
reasoning algorithms dynamic recursive data structures hardware acceleration reconfigurable logic artificial intelligence