The design and implementation of a reconfigurable processor for problems of combinatorial computation
The paper analyses different techniques that might be employed in order to solve various problems of combinatorial optimization and argues that the best results can be achieved by the use of software running on a general-purpose computer together with an FPGA-based reconfigurable co-processor. It suggests an architecture for a combinatorial co-processor that is based on hardware templates and consists of reconfigurable functional and control units. Finally the paper demonstrates how the co-processor can be applied to two practical applications formulated over discrete matrices, the Boolean satisfiability and covering problems. (C) 2003 Elsevier B.V. All rights reserved.
hardware template reconfigurable combinatorial processor combinatorial problems