Synchronization algorithm for predictors for SDRAM memories
In the arsenal of resources for computer memory system performance improvement, predictors have gained an increasing role in the past years. They can suppress latencies when accessing cache or main memory. In our previous work we considered using predictors to decrease Synchronized Dynamic Random Access Memory (SDRAM) latency. If one wants to apply several predictors at the same time, there has to exist proper synchronization of the predictors. This stems from the fact that SDRAM controller has to activate and update each of the predictors at proper times, while at the same time executing standard SDRAM commands, such as opening/closing rows, accessing columns, etc. In this paper we propose a universal synchronization algorithm for predictors for SDRAM memories, which can be used with practically any predictor, regardless of its specific method of predicting, and with very little or no modifications.
synchronization algorithm predictor sdram latency