A current monitoring technique for IDDQ testing in digital integrated circuits
A current monitoring technique to overcome the current variations problem in IDDQ testing is proposed. A suitable Build-In Current Sensor is presented. An efficient circuit partitioning technique is discussed. Experimental results are provided on a fabricated chip.
current monitoring iddq testing build-in current sensor leakage current variations