FPGA implementation of reversible watermarking in digital images using reversible contrast mapping
FPGA architecture on RCM-RW for gray scale image is developed. Architecture is quite simple, fast and requires less number of components. Maximum path delay is 9.564 ns with a speed grade ?4.
fpga reversible watermarking reversible contrast mapping