a timing verification system based on extracted mos/vlsi circuit parameters
The Path Analysis program provides logic and circuit design checking for signal propagation delay constraints. The program is useful for optimizing network performance. Checking and optimization are traditionally performed by manual inspection and incompletely verified by logic and circuit simulation. The Path Analysis program completely verifies signal propagation delays against design constraints. Checks are performed either with user supplied logic simulation data or parameters extracted from the physical IC layout information.
timing verification systems circuits analysis logic design signaling propagation delay constraint optimality network performance inspection simulation user data physical layout informal