A novel two-fold state skip logic Built-In Self-Test scheme for digital circuits ?
Two fold state skip logic determines the next consecutive useful states. Minimizes the test sequence length, which, in turn, helps to reduce the memory size. Usage of a reduced test sequence minimizes power dissipation during testing period. Achieved low scan power by skipping long scan switching activities.
test sequence length dft bist low power fault coverage testing time