Efficient reconfiguration algorithms for communication-aware three-dimensional processor arrays ?
We introduce novel fault-tolerant architecture and efficient reconfiguration schemes. We propose an efficient algorithm for producing maximum target arrays. We develop an algorithm for optimizing communication performance of target arrays. We provide an approach for calculating the theoretical maximum target array.
reconfiguration algorithm 3d processor array fault tolerance communication aware interconnection networks