An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach
In this paper, we propose an optimal VLSI implementation for a class of programmable FIR filters with binary coefficients, whose architecture is based on a parameterized divide and conquer approach. The proposed design is shown to be easily extendable to FIR filters with multibit coefficients of arbitrary sign. The area efficiency achieved in comparison to direct form realization is demonstrated by VLSI implementation examples, synthesized in TSMC 0.18-?m single poly six metal layer CMOS process using state-of-art VLSI EDA tools. The possible saving in average power consumption is estimated using gate-level power analysis. Suggestions for applications and topics for further research conclude the paper.
parameterized divide and conquer approach complementary metal oxide semiconductor computational complexity measure finite impulse response filters programmable switch matrix very large scale integration