measuring hardware efficiency by distribution of resources within a single program
A view of efficiency is proposed which tries to account for how much resource is used in the actual problem solution and how much in the control of the instruction stream. Analyses are performed to determine the effects of two architectural modifications -- cache memory and memory mapped registers -- on the efficiency of a simple list merging process.
cache memory architectural efficiency computer architecture architectural analysis