design of partially parallel scan chain
This paper presents a design-for-testability technique, called partially parallel scan chain ( PPSC ), which aims at reduction of test length for sequential circuits. Since the partially parallel scan chain allows to control and observe subset of flip-flops (FFs) concurrently during scan shift operations, the number of scan shift clocks is reduced.
partially parallel scan chain sequential circuit design for testability scan design test length reduction