timing and crosstalk driven area routing
We present a timing and crosstalk driven router for the chip assembly task that is applied between global and detailed routing. Our new approach aims to process the crosstalk and timing constraints by ordering nets and tuning wire spacing in a quantitative way. Our graph-based optimizer preroutes wires on the global routing grids incrementally in two stages - net order assignment and space relaxation. The timing delay of each critical path is calculated taking into account interconnect coupling capacitance. The objective is to reduce the delays of critical nets with negative timing slack values, by tuning net ordering and adding extra wire spacing. It shows a remarkable 8.4-25\% delay reduction for MCNC benchmarks for wire geometric ratio=2.0, against a 33\% delay reduction if interconnect interference disappear.
timing crosstalk routing router assemblers task global process time constraint order tuning space optimality global routing assignment delay critic account interconnect couples object values reduction benchmark interference fanout optimization logic synthesis graph gate-sizing