placement of variable size circuits on lsi masterslices
With the advent of large scale integration (LSI and VLSI), logic circuit densities per chip have grown to hundreds and thousands. The arrangement of interconnected logic circuits of different sizes and shapes poses a difficult combinatorial placement problem. In this paper, an overview of techniques is presented for placing different size rectangular circuits with limited locations on the chip, considering the function of level sensitive scan design (LSSD) 1 , as well as wirability and electrical constraints. The automatic placement program (APLACE), encompassing techniques to handle various constraints, was developed in IBM's Engineering Design System. An overview is presented of the technique for partitioning logic into clusters (supernodes) and breaking the image down into a rectangular grid (super locations) for initial placement. 2 Iterative techniques that improve the initial placement and satisfy wirability and electrical (D.C. and capacitance) constraints are outlined. The concepts of zero ground interchange to balance horizontal and vertical channel demand and zonal movement to distribute wiring are presented. APLACE was developed primarily for the layout of the 704 gate masterslice used extensively in IBM's System 3081, encompassing 750,000 circuits. It has been in extensive use in IBM since the early 1970's to design thousands of masterslice chips ranging from 320-1500 circuits for IBM's System 38, 3-4 System 4341, 5 System 8100, for the 5000 gate array microprocessor 6,7 and for many others. The automatic layout method, APLACE, reduces design cycle time considerably and requires little or no manual intervention.
place placement variability size circuits integrability logic arrangement shape paper locatability functional sensitive scan design constraint engine systems partition cluster image grid iter concept movement layout use arrays method timing large-scale