race condition free asynchronous micro-pipeline units
A new design is presented, which manages the problem with the internal race conditions in two types of micro-pipeline units (stages), which on their turn are hardware implementations of count-controlled loops. The, implemented in the new design synchronization, eliminates the typical for the structures limitations and makes their operability fully synchronous and highly reliable.
race conditions synchronization micro-pipeline computational devices