Configurable array of low-complex SAR ADCs
An array of low-complex SAR ADCs, configurable in time-interleaved (TI) or parallel modes to reach 1 GS/s or to serve multiple inputs at hundreds of MS/s, is proposed in this letter. Each SAR ADC channel exploits a threshold-configuring scheme, to avoid internal DAC thus saving circuit complexity, plus a dynamic comparator which allows for power consumption scalable versus processing speed. Implementation results in 90 nm 1 V CMOS technology are presented and compared to the state of the art.
time-interleaving (ti) analog-digital converter (adc) successive approximation register (sar)