O NCE - FOR -A LL : T RAIN O NE N ETWORK AND S PECIALIZE IT FOR E FFICIENT D EPLOYMENT
A BSTRACT
We address the challenging problem of efﬁcient inference across many devices and resource constraints, especially on edge devices.
Conventional approaches either manually design or use neural architecture search (NAS) to ﬁnd a specialized neural network and train it from scratch for each case, which is computationally prohibitive (causing CO 2 emission as much as 5 cars’ lifetime Strubell et al.
(2019)) thus unscalable.
In this work, we propose to train a once-for-all (OFA) network that supports diverse architectural settings by decoupling training and search, to reduce the cost.
We can quickly get a specialized sub-network by selecting from the OFA network without additional training.
To efﬁciently train OFA networks, we also propose a novel progressive shrinking algorithm, a generalized pruning method that reduces the model size across many more dimensions than pruning (depth, width, kernel size, and resolution).
It can obtain a surprisingly large number of subnetworks ( > 10 19 ) that can ﬁt different hardware platforms and latency constraints while maintaining the same level of accuracy as training independently.
On diverse edge devices, OFA consistently outperforms state-of-the-art (SOTA) NAS methods (up to 4.0% ImageNet top1 accuracy improvement over MobileNetV3, or same accuracy but 1.5 × faster than MobileNetV3, 2.6 × faster than EfﬁcientNet w.r.t measured latency) while reducing many orders of magnitude GPU hours and COemission.
In particular, OFA achieves a new SOTA 80.0% ImageNet top-1 accuracy under the mobile setting ( < 600M MACs).
OFA is the winning solution for the 3rd Low Power Computer Vision Challenge (LPCVC), DSP
classiﬁcation track and the 4th LPCVC, both classiﬁcation track and detection track.
Code andpre-trained models (for many devices & many latency constraints) are released at https://github.com/mit-han-lab/once-for-all .
I NTRODUCTION
Deep Neural Networks (DNNs) deliver state-of-the-art accuracy in many machine learning applications.
However, the explosive growth in model size and computation cost gives rise to new challenges on how to efﬁciently deploy these deep learning models on diverse hardware platforms, since they have to meet different hardware efﬁciency constraints (e.g., latency, energy).
For instance, one mobile application on App Store has to support a diverse range of hardware devices, from a high-end Samsung Note10 with a dedicated neural network accelerator to a 5-year-old Samsung S6 with a much slower processor.
With different hardware resources (e.g., on-chip memory size, #arithmetic units), the optimal neural network architecture varies signiﬁcantly.
Even running on the same hardware, under different battery conditions or workloads, the best model architecture also differs a lot.
Given different hardware platforms and efﬁciency constraints (deﬁned as deployment scenarios), researchers either design compact models specialized for mobile (Howard et al., 2017; Sandler et al., 2018; Zhang et al., 2018) or accelerate the existing models by compression (Han et al., 2016;
He et al., 2018) for efﬁcient deployment.
However, designing specialized DNNs for every scenario is engineer-expensive and computationally expensive, either with human-based methods or NAS.
Since such methods need to repeat the network design process and retrain the designed network from scratch for each case.
Their total cost grows linearly as the number of deployment scenarios increases, which will result in excessive energy consumption and CO 2 emission (Strubell et al., 2019).
It makes them unable to handle the vast amount of hardware devices (23.14 billion IoT devices till
[Figure]
2018 1 ) and highly dynamic deployment environments (different battery conditions, different latency requirements, etc.).
This paper introduces a new solution to tackle this challenge – designing a once-for-all network that can be directly deployed under diverse architectural conﬁgurations, amortizing the training cost.
The inference is performed by selecting only part of the once-for-all network.
It ﬂexibly supports different depths, widths, kernel sizes, and resolutions without retraining.
A simple example of Once-for-All (OFA) is illustrated in Figure 1 (left).
Speciﬁcally, we decouple the model training stage and the neural architecture search stage.
In the model training stage, we focus on improving the accuracy of all sub-networks that are derived by selecting different parts of the once-for-all network.
In the model specialization stage, we sample a subset of sub-networks to train an accuracy predictor and latency predictors.
Given the target hardware and constraint, a predictor-guided architecture search (Liu et al., 2018) is conducted to get a specialized sub-network, and the cost is negligible.
As such, we reduce the total cost of specialized neural network design from O(N) to O(1)
(Figure 1 middle).
However, training the once-for-all network is a non-trivial task, since it requires joint optimization of the weights to maintain the accuracy of a large number of sub-networks (more than 10 19 in our experiments).
It is computationally prohibitive to enumerate all sub-networks to get the exact gradient in each update step, while randomly sampling a few sub-networks in each step will lead to signiﬁcant accuracy drops.
The challenge is that different sub-networks are interfering with each other, making the training process of the whole once-for-all network inefﬁcient.
To address this challenge, we propose a progressive shrinking algorithm for training the once-for-all network.
Instead of directly optimizing the once-for-all network from scratch, we propose to ﬁrst train the largest neural network with maximum depth, width, and kernel size, then progressively ﬁne-tune the once-for-all network to support smaller sub-networks that share weights with the larger ones.
As such, it provides better initialization by selecting the most important weights of larger sub-networks, and the opportunity to distill smaller sub-networks, which greatly improves the training efﬁciency.
From this perspective, progressive shrinking can be viewed as a generalized network pruning method that shrinks multiple dimensions (depth, width, kernel size, and resolution) of the full network rather than only the width dimension.
Besides, it targets on maintaining the accuracy of all sub-networks rather than a single pruned network.
We extensively evaluated the effectiveness of OFA on ImageNet with many hardware platforms (CPU, GPU, mCPU, mGPU, FPGA accelerator) and efﬁciency constraints.
Under all deployment scenarios, OFA consistently improves the ImageNet accuracy by a signiﬁcant margin compared to
SOTA hardware-aware NAS methods while saving the GPU hours, dollars, and CO 2 emission by orders of magnitude.
On the ImageNet mobile setting (less than 600M MACs), OFA achieves a new
SOTA 80.0% top1 accuracy with 595M MACs (Figure 2).
To the best of our knowledge, this is the ﬁrst time that the SOTA ImageNet top1 accuracy reaches 80% under the mobile setting.
[Figure]
I m age N e t
T opa cc u r a cy ( % )
[Figure]
Handcrafted 16M
[Figure] 64M → →
The higher the better
The lower the better
Once
[Figure]
ProxylessNAS
[Figure]
DARTS
[Figure]
NASNet-A
InceptionV
DenseNetDenseNet-
ResNetResNetXt-
InceptionV
DenseNetDPN-
ResNetXception
ResNetXt14x reduction
[Figure]
[Figure] [Figure]
R ELATED W ORK
Efﬁcient Deep Learning.
Many efﬁcient neural network architectures are proposed to improve the hardware efﬁciency, such as SqueezeNet (Iandola et al., 2016), MobileNets (Howard et al., 2017;
Sandler et al., 2018), ShufﬂeNets (Ma et al., 2018; Zhang et al., 2018), etc.
Orthogonal to architecting efﬁcient neural networks, model compression (Han et al., 2016) is another very effective technique for efﬁcient deep learning, including network pruning that removes redundant units (Han et al., 2015) or redundant channels (He et al., 2018;
Liu et al., 2017), and quantization that reduces the bit width for the weights and activations (Han et al., 2016; Courbariaux et al., 2015; Zhu et al., 2017).
Neural Architecture Search.
Neural architecture search (NAS) focuses on automating the architecture design process (Zoph & Le, 2017; Zoph et al., 2018;
Real et al., 2019;
Cai et al., 2018a; Liu et al., 2019).
Early NAS methods (Zoph et al., 2018; Real et al., 2019; Cai et al., 2018b) search for highaccuracy architectures without taking hardware efﬁciency into consideration.
Therefore, the produced architectures (e.g., NASNet, AmoebaNet) are not efﬁcient for inference.
Recent hardware-aware
NAS methods (Cai et al., 2019; Tan et al., 2019; Wu et al., 2019) directly incorporate the hardware feedback into architecture search.
Hardware-DNN co-design techniques (Jiang et al., 2019b;a; Hao et al., 2019) jointly optimize neural network architectures and hardware architectures.
As a result, they can improve inference efﬁciency.
However, given new inference hardware platforms, these methods need to repeat the architecture search process and retrain the model, leading to prohibitive
GPU hours, dollars, and CO 2 emission.
They are not scalable to a large number of deployment scenarios.
The individually trained models do not share any weight, leading to large total model size and high downloading bandwidth.
Dynamic Neural Networks.
To improve the efﬁciency of a given neural network, some work explored skipping part of the model based on the input image.
For example, Wu et al.
; Liu &
Deng (2018); Wang et al.
(2018) learn a controller or gating modules to adaptively drop layers; Huang et al.
(2018) introduce early-exit branches in the computation graph; Lin et al.
(2017) adaptively prune channels based on the input feature map; Kuen et al.
(2018) introduce stochastic downsampling point to reduce the feature map size adaptively.
Recently, Slimmable Nets (Yu et al., 2019; Yu &
Huang, 2019b) propose to train a model to support multiple width multipliers (e.g., 4 different global width multipliers), building upon existing human-designed neural networks (e.g., MobileNetV2 0.35, 0.5, 0.75, 1.0).
Such methods can adaptively ﬁt different efﬁciency constraints at runtime, however, still inherit a pre-designed neural network (e.g., MobileNet-v2), which limits the degree of ﬂexibility (e.g., only width multiplier can adapt) and the ability in handling new deployment scenarios where the pre-designed neural network is not optimal.
In this work, in contrast, we enable a much more diverse architecture space (depth, width, kernel size, and resolution) and a signiﬁcantly larger number of architectural settings ( 10 19 v.s. 4 (Yu et al., 2019)).
Thanks to the diversity and the large design
[Figure]
shrink the width
Keep the most important channels when shrinking via channel sorting
[Figure]
Progressive Shrinking space, we can derive new specialized neural networks for many different deployment scenarios rather than working on top of an existing neural network that limits the optimization headroom.
However, it is more challenging to train the network to achieve this ﬂexibility, which motivates us to design the progressive shrinking algorithm to tackle this challenge.
M ETHOD 3. P ROBLEM F ORMALIZATION
Assuming the weights of the once-for-all network as W o and the architectural conﬁgurations as { arch i } , we then can formalize the problem as
[Figure]
[Equation]
(1) where C ( W o , arch i ) denotes a selection scheme that selects part of the model from the once-for-all network W o to form a sub-network with architectural conﬁguration arch i .
The overall training objective is to optimize W o to make each supported sub-network maintain the same level of accuracy as independently training a network with the same architectural conﬁguration.
3. A RCHITECTURE S PACE
Our once-for-all network provides one model but supports many sub-networks of different sizes, covering four important dimensions of the convolutional neural networks (CNNs) architectures, i.e., depth, width, kernel size, and resolution.
Following the common practice of many CNN models (He et al., 2016; Sandler et al., 2018; Huang et al., 2017), we divide a CNN model into a sequence of units with gradually reduced feature map size and increased channel numbers.
Each unit consists of a sequence of layers where only the ﬁrst layer has stride 2 if the feature map size decreases (Sandler et al., 2018).
All the other layers in the units have stride 1.
We allow each unit to use arbitrary numbers of layers (denoted as elastic depth ); For each layer, we allow to use arbitrary numbers of channels (denoted as elastic width ) and arbitrary kernel sizes (denoted as elastic kernel size ).
In addition, we also allow the CNN model to take arbitrary input image sizes (denoted as elastic resolution ).
For example, in our experiments, the input image size ranges from 128 to 224 with a stride 4; the depth of each unit is chosen from { 2, 3, 4 } ; the width expansion ratio in each layer is chosen from { 3, 4, 6 } ; the kernel size is chosen from { 3, 5, 7 } .
Therefore, with 5 units, we have roughly ((3 × 3) 2 + (3 × 3) 3 + (3 × 3) 4 )
≈ 2 × 10 19 different neural network architectures and each of them can be used under 25 different input resolutions.
Since all of these sub-networks share the same weights (i.e., W o ) (Cheung et al., 2019), we only require 7.7M parameters to store all of them.
Without sharing, the total model size will be prohibitive.
3. T RAINING THE O NCE - FOR - ALL N ETWORK
Na¨ıve Approach.
Training the once-for-all network can be cast as a multi-objective problem, where each objective corresponds to one sub-network.
From this perspective, a na¨ıve training approach is to directly optimize the once-for-all network from scratch using the exact gradient of the overall objective, which is derived by enumerating all sub-networks in each update step, as shown in Eq.
The cost of this approach is linear to the number of sub-networks.
Therefore, it is only applicable to scenarios where a limited number of sub-networks are supported (Yu et al., 2019), while in our case, it is computationally prohibitive to adopt this approach.
Another na¨ıve training approach is to sample a few sub-networks in each update step rather than enumerate all of them, which does not have the issue of prohibitive cost.
However, with such a large number of sub-networks that share weights, thus interfere with each other, we ﬁnd it suffers from
[Figure]
Fine
[Figure]
the small
[Figure]
single pruned
[Figure]
Fine-
[Figure]
• Progressive shrinking can be viewed as a generalized network pruning with much higher flexibility
across
4 dimensions
[Figure]
Progressive Shrinking
[Figure]
signiﬁcant accuracy drop.
In the following section, we introduce a solution to address this challenge,
i
[Figure]
e., progressive shrinking .
Progressive Shrinking.
The once-for-all network comprises many sub-networks of different sizes where small sub-networks are nested in large sub-networks.
To prevent interference between the sub-networks, we propose to enforce a training order from large sub-networks to small sub-networks in a progressive manner.
We name this training scheme as progressive shrinking (PS).
An example of the training process with PS is provided in Figure 3 and Figure 4, where we start with training the largest neural network with the maximum kernel size (e.g., 7), depth (e.g., 4), and width (e.g., 6).
Next, we progressively ﬁne-tune the network to support smaller sub-networks by gradually adding them into the sampling space (larger sub-networks may also be sampled).
Speciﬁcally, after training the largest network, we ﬁrst support elastic kernel size which can choose from { 3, 5, 7 } at each layer, while the depth and width remain the maximum values.
Then, we support elastic depth and elastic width sequentially, as is shown in Figure 3.
The resolution is elastic throughout the whole training process, which is implemented by sampling different image sizes for each batch of training data.
We also use the knowledge distillation technique after training the largest neural network (Hinton et al., 2015; Ashok et al., 2018; Yu & Huang, 2019b).
It combines two loss terms using both the soft labels given by the largest neural network and the real labels.
Compared to the na¨ıve approach, PS prevents small sub-networks from interfering large sub-networks, since large sub-networks are already well-trained when the once-for-all network is ﬁne-tuned to support small sub-networks.
Regarding the small sub-networks, they share the weights with the large ones.
Therefore, PS allows initializing small sub-networks with the most important weights of well-trained large sub-networks, which expedites the training process.
Compared to network pruning (Figure 4), PS also starts with training the full model, but it shrinks not only the width dimension but also the depth, kernel size, and resolution dimensions of the full model.
Additionally, PS ﬁne-tunes both large and small sub-networks rather than a single pruned network.
As a result, PS provides a much more powerful once-for-all network that can ﬁt diverse hardware platforms and efﬁciency constraints compared to network pruning.
We describe the details of the PS training ﬂow as follows:
7x
5x
Transformation
3x
[Figure]
• Elastic Kernel Size (Figure 5 left).
We let the center of a 7x7 convolution kernel also serve as a 5x5 kernel, the center of which can also be a 3x3 kernel.
Therefore, the kernel size becomes elastic.
The challenge is that the centering sub-kernels (e.g., 3x3 and 5x5) are shared and need to play multiple roles (independent kernel and part of a large kernel).
The weights of centered sub-kernels may need to have different distribution or magnitude as different roles.
Forcing them to be the same degrades the performance of some sub-networks.
Therefore, we introduce kernel transformation matrices when sharing the kernel weights.
We use separate kernel transformation matrices for different layers.
Within each layer, the kernel transformation matrices are shared among different channels.
As such, we only need 25 × 25 + 9 × 9 = 706 extra parameters to store the kernel transformation matrices in each layer, which is negligible.
• Elastic Depth (Figure 5 right).
To derive a sub-network that has D layers in a unit that originally has N layers, we keep the ﬁrst D layers and skip the last N − D layers, rather than keeping any D layers as done in current NAS methods (Cai et al., 2019; Wu et al., 2019).
As such, one depth setting only corresponds to one combination of layers.
In the end, the weights of the ﬁrst D layers are shared between large and small models.
• Elastic Width (Figure 6).
Width means the number of channels.
We give each layer the ﬂexibility to choose different channel expansion ratios.
Following the progressive shrinking scheme, we ﬁrst train a full-width model.
Then we introduce a channel sorting operation to support partial widths.
It reorganizes the channels according to their importance, which is calculated based on the L norm of a channel’s weight.
Larger L1 norm means more important.
For example, when shrinking from a 4-channel-layer to a 3-channel-layer, we select the largest 3 channels, whose weights are shared with the 4-channel-layer (Figure 6 left and middle).
Thereby, smaller sub-networks are initialized with the most important channels on the once-for-all network which is already well trained.
This channel sorting operation preserves the accuracy of larger sub-networks.
3. S PECIALIZED M ODEL D EPLOYMENT WITH O NCE - FOR - ALL N ETWORK
Having trained a once-for-all network, the next stage is to derive the specialized sub-network for a given deployment scenario.
The goal is to search for a neural network that satisﬁes the efﬁciency (e.g., latency, energy) constraints on the target hardware while optimizing the accuracy.
Since OFA decouples model training from neural architecture search, we do not need any training cost in this stage.
Furthermore, we build neural-network-twins to predict the latency and accuracy given a neural network architecture, providing a quick feedback for model quality.
It eliminates the repeated search cost by substituting the measured accuracy/latency with predicted accuracy/latency (twins).
Speciﬁcally, we randomly sample 16K sub-networks with different architectures and input image sizes, then measure their accuracy on 10K validation images sampled from the original training set.
These [architecture, accuracy] pairs are used to train an accuracy predictor to predict the accuracy of a model given its architecture and input image size 2 .
We also build a latency lookup table (Cai et al., 2019) on each target hardware platform to predict the latency.
Given the target hardware and latency constraint, we conduct an evolutionary search (Real et al., 2019) based on the neural-network-twins to get a specialized sub-network.
Since the cost of searching with neural-network-twins is negligible,
I m age N e t
T opA cc ( % )     w/o PS w/ PS
D=
W=
K=
D=
W=
K=
D=
W=
K=
D=
W=
K=
D=
W=
K=
D=
W=
K=
D=
W=
K=
D=
W=
K=
[Figure] [Figure]
[Figure] [Figure]
[Figure] [Figure]
[Figure] [Figure]
we only need 40 GPU hours to collect the data pairs, and the cost stays constant regardless of #deployment scenarios.
E XPERIMENTS
In this section, we ﬁrst apply the progressive shrinking algorithm to train the once-for-all network on
ImageNet (Deng et al., 2009).
Then we demonstrate the effectiveness of our trained once-for-all network on various hardware platforms (Samsung S7 Edge, Note8, Note10, Google Pixel1, Pixel2,
LG G8, NVIDIA 1080Ti, V100 GPUs, Jetson TX2, Intel Xeon CPU, Xilinx ZU9EG, and ZU3EG
FPGAs) with different latency constraints.
4. T RAINING THE O NCE - FOR - ALL N ETWORK ON I MAGE N ET
Training Details.
We use the same architecture space as MobileNetV3 (Howard et al., 2019).
For training the full network, we use the standard SGD optimizer with Nesterov momentum 0.9 and weight decay 3 e − 5 .
The initial learning rate is 2.6, and we use the cosine schedule (Loshchilov &
Hutter, 2016) for learning rate decay.
The full network is trained for 180 epochs with batch sizeon 32 GPUs.
Then we follow the schedule described in Figure 3 to further ﬁne-tune the full network 3 .
The whole training process takes around 1,200 GPU hours on V100 GPUs.
This is a one-time training cost that can be amortized by many deployment scenarios.
Results.
Figure 7 reports the top1 accuracy of sub-networks derived from the once-for-all networks that are trained with our progressive shrinking (PS) algorithm and without PS respectively.
Due to space limits, we take 8 sub-networks for comparison, and each of them is denoted as “(D = d , W = w , K = k )”.
It represents a sub-network that has d layers for all units, while the expansion ratio and kernel size are set to w and k for all layers.
PS can improve the ImageNet accuracy of sub-networks by a signiﬁcant margin under all architectural settings.
Speciﬁcally, without architecture optimization,
PS can achieve 74.8% top1 accuracy using 226M MACs under the architecture setting (D=4, W=3,
K=3), which is on par with MobileNetV3-Large.
In contrast, without PS, it only achieves 71.5%, which is 3.3% lower.
4. S PECIALIZED S UB - NETWORKS FOR D IFFERENT H ARDWARE AND C ONSTRAINTS
We apply our trained once-for-all network to get different specialized sub-networks for diverse hardware platforms: from the cloud to the edge.
On cloud devices , the latency for GPU is measured with batch size 64 on NVIDIA 1080Ti and V100 with Pytorch 1.0+cuDNN.
The CPU latency is measured with batch size 1 on Intel Xeon E5-2690 v4+MKL-DNN.
On edge devices , including mobile phones, we use Samsung, Google and LG phones with TF-Lite, batch size 1; for mobile GPU,
[Table] [Table]
Battery
S
pe c
i a li z ed s ub - ne t w o r k Number of Deployment Scenarios   80 16x~1300x reduction direct deploy ( no retrain ) train a once-for-all network specialized sub-nets
Samsung Note10 Latency (ms) 75.4 cpu
F
P G
A Di ﬀ erent Hardware / Constraint D e s i
gn C
o s t
Previous: O(N) design cost Ours: O(1) design cost 8 .
9 % Edge, Full battery
Edge, Low battery
Cloud
Number of Deployment Scenarios 0 20 40 60cpu
F P
G A
Di ﬀ erent Hardware / Constraint
D e s i
gn C
o s t
Previous: O(N) design cost Edge, Full battery Edge, Low battery Cloud …
Architecture Design
Train from Scratch Architecture Design Train from Scratch Architecture Design
Train from
Note10 OFA #5 Acc Loss MobileNetV3-Small #5 Acc Loss MobileNetV3-Large Untitled 1 8.0 70.0 8.0 67.
[Table]
[Table]
24 OFA MobileNetV
[Table]
1 T r
[Table]
i n O n c e
[Table]
e t M
[Table]
n
[Table]
4 T r a i n F o u r T i m e s
[Table]
e t F o u r
[Table]
specializedsub
[Table]
Once-for
[Table]
all network
Edge,
Full battery
Cloud
Edge,
Full battery
Edge,
Low battery
Cloud …
Architecture
Design
Train from
Scratch
Architecture
Design
Train from
Scratch
Architecture
Design
Train from
Scratch
Previous
Repeated architecture design and model training direct deploy ( no retrain )
Ours
Train once, specialize for many deployment scenarios …
Edge,
Low battery
Improved E ﬃ ciency
SOTA Accuracy on ImageNet Mobile Setting
[Table]
[Figure]
we use Jetson TX2 with Pytorch 1.0+cuDNN, batch size of 16; for embedded FPGA, we use Xilinx
ZU9EG and ZU3EG FPGAs with Vitis AI 4 , batch size 1.
Comparison with NAS on Mobile Devices.
Table 1 reports the comparison between OFA and state-of-the-art hardware-aware NAS methods on the mobile phone (Pixel1).
OFA is much more efﬁcient than NAS when handling multiple deployment scenarios since the cost of OFA is constant while others are linear to the number of deployment scenarios ( N ).
With N = 40, the total COemissions of OFA is 16 × fewer than ProxylessNAS, 19 × fewer than FBNet, and 1,300 × fewer than MnasNet (Figure 8).
Without retraining, OFA achieves 76.0% top1 accuracy on ImageNet, which is 0.8% higher than MobileNetV3-Large while maintaining similar mobile latency.
We can further improve the top1 accuracy to 76.4% by ﬁne-tuning the specialized sub-network for 25 epochs and to 76.9% by ﬁne-tuning for 75 epochs.
Besides, we also observe that OFA with PS can achieve 3.6% better accuracy than without PS.
OFA under Different Computational Resource Constraints.
Figure 9 summarizes the results of OFA under different MACs and Pixel1 latency constraints.
OFA achieves 79.1% ImageNet top accuracy with 389M MACs, being 2.8% more accurate than EfﬁcientNet-B0 that has similar MACs.
With 595M MACs, OFA reaches a new SOTA 80.0% ImageNet top1 accuracy under the mobile setting ( < 600M MACs), which is 0.2% higher than EfﬁcientNet-B2 while using 1.68 × fewer MACs.
More importantly, OFA runs much faster than EfﬁcientNets on hardware.
Speciﬁcally, with 143ms
Pixel1 latency, OFA achieves 80.1% ImageNet top1 accuracy, being 0.3% more accurate and 2.6 × faster than EfﬁcientNet-B2.
We also ﬁnd that training the searched neural architectures from scratch cannot reach the same level of accuracy as OFA, suggesting that not only neural architectures but also pre-trained weights contribute to the superior performances of OFA.
Figure 10 reports detailed comparisons between OFA and MobileNetV3 on six mobile devices.
Remarkably, OFA can produce the entire trade-off curves with many points over a wide range of latency constraints by training only once (green curve).
It is impossible for previous NAS methods (Tan et al., 2019;
Cai et al., 2019)
due to the prohibitive training cost.
Compared with E ﬃ cientNet (FLOPs) OFA - Train From Scratch #5 Acc Loss
Once for All #
Slimmable Nets #5 Acc Loss
E ﬃ cientNet #5 Acc Loss
MnasNet #5 Acc Loss
ProxylessNAS Untitled 77.
76.3 Untitled482.
78.8 Untitled595.
[Table]
[Table] [Table]
79.8 Untitled
[Figure]
[Table]
[Figure]
Compared with E ﬃ cientNet (Pixel1) OFA - Train From Scratch #5 Acc Loss
Once for All #
Slimmable Nets #5 Acc Loss
E ﬃ cientNet #5 Acc Loss
MnasNet #5 Acc Loss
ProxylessNAS Untitled78.
[Table]
76.3 Untitled132.
78.8 Untitled143.
79.8 Untitled
[Figure]
[Table]
[Figure]
[Table]
[Figure]
FLOPs Once for All #5 Acc Loss Once for All #25 Untitled 1 59.0 Untitled 2 90.0 Untitled 3 154.0 Untitled 4 213.
[Figure]
Pixel
OFA - Train From Scratch
Untitled 1 20.0 Untitled
Untitled
[Figure]
Note10 OFA #5 Acc Loss
OFA # #5 Acc Loss
MobileNetV3-Small #5 Acc Loss
MobileNetV3-Large #5 Acc Loss Untitled8.
67.4 Untitled8.
70.4 Untitled10.
73.3 Untitled10.
Note8 OFA #5 Acc Loss
OFA # #5 Acc Loss
MobileNetV3-Small #5 Acc Loss
MobileNetV3-Large #5 Acc Loss Untitled22.
67.4 Untitled24.
70.4 Untitled26.
73.3 Untitled28.
LG G8 OFA #5 Acc Loss
OFA # #5 Acc Loss
MobileNetV3-Small #5 Acc Loss
MobileNetV3-Large #5 Acc Loss
Untitled8.
67.4 Untitled8.
70.4 Untitled10.
73.3 Untitled11.
[Table] [Table]
[Table] [Table]
[Table] [Table]
age
N
[Table]
cc
[Table]
[Table] [Table]
[Table] [Table]
Samsung
[Table]
T op - 1 I m age
N e t A cc ( % )      7 9
[Table]
OFA #
OFA
MobileNetV 75.
[Table] [Table]
[Table] [Table]
Samsung
[Table]
T
[Table]
I m age
N e t A cc ( % )      20 26
[Table] [Table]
[Table] [Table]
[Table] [Table]
LG
[Table]
T op - 1 I m age
N e t A cc ( % )             75.
[Table] [Table]
T op - 1 I m age
N e t A cc ( % )      18 24 30 36 42 48 5475.
Google Pixel2 Latency (ms)
T op - 1 I m age
N e t A cc ( % )      23 28 33 38 43 48 53 58 6375.
OFA for Diverse Hardware Platforms.
Besides the mobile platforms, we extensively studied the effectiveness of OFA on six additional hardware platforms (Figure 11) using the ProxylessNAS architecture space (Cai et al., 2019).
OFA consistently improves the trade-off between accuracy and latency by a signiﬁcant margin, especially on GPUs which have more parallelism.
With similar latency as MobileNetV2 0.35, “OFA #25” improves the ImageNet top1 accuracy from MobileNetV2’s 60.3% to 72.6% (+12.3% improvement) on the 1080Ti GPU.
Detailed architectures of our specialized models are shown in Figure 14.
It reveals the insight that using the same model for different deployment scenarios with only the width multiplier modiﬁed has a limited impact on efﬁciency improvement: the accuracy drops quickly as the latency constraint gets tighter.
OFA for Specialized Hardware Accelerators.
There has been plenty of work on NAS for generalpurpose hardware, but little work has been focused on specialized hardware accelerators.
We quantitatively analyzed the performance of OFA on two FPGAs accelerators (ZU3EG and ZU9EG) using Xilinx Vitis AI with 8-bit quantization, and discuss two design principles.
Principle 1 : memory access is expensive, computation is cheap.
An efﬁcient CNN should do as much as computation with a small amount of memory footprint.
The ratio is deﬁned as the arithmetic intensity (OPs/Byte).
The higher OPs/Byte, the less memory bounded, the easier to parallelize.
Thanks to OFA’s diverse choices of sub-network architectures ( 10 19 ) (Section 3.3), and the OFA
2080ti-gpu64 Once for All #5 Acc Loss
Once for All #
Slimmable Nets #5 Acc Loss Untitled5.
59.7 Untitled6.
64.4 Untitled10.
68.9 Untitled13.
70.5 59 63 66 70 73 77    15 OFA #
OFA MnasNet
MobileNetV2 Slimmable Nets V100 gpu64 Once for All #5 Acc Loss
Once for All #
Slimmable Nets #5 Acc Loss
MobileNetV #5 Acc Loss
MnasNet #5 Acc Loss Untitled4.
62.4 Untitled6.
67.8 Untitled9.
71.5 Untitled 4 10.
OFA #
OFA
MnasNet
MobileNetV
Slimmable Nets 1080ti gpu
Once for All #5 Acc Loss
Once for All #
Slimmable Nets #5 Acc Loss
MobileNetV #5 Acc Loss
MnasNet #5 Acc Loss Untitled 1 11.
62.4 Untitled 2 14.
67.8 Untitled 3 22.
71.5 Untitled 4 27.
[Table]
I
[Table] [Table]
[Table] [Table]
[Table] [Table]
[Table]
Intel Xeon CPU Once for All #5 Acc Loss
Once for All #
Slimmable Nets #5 Acc Loss
MobileNetV #5 Acc Loss
MnasNet #5 Acc Loss Untitled9.
62.4 Untitled 2 10.
67.8 Untitled 3 14.
71.5 Untitled
[Table] [Table]
[Table] [Table]
[Table]
FPGA Arithmetic Intensity (op/B) MobileNetV
MnasNet
OFA 0.
A r i t
h m e t i c
I n t en s i t y
( O
PS / B y t e )
[Figure]
FPGA UltraZed-EG GOPS/s MobileNetV
MnasNet
OFA 0.
Z U
[Figure]
E
G F P
G A (
GO
PS / s )
FPGA ZCU102 GOPS/s-1 MobileNetV
MnasNet
OFA 0.
[Figure]
MobileNet
[Figure] [Figure]
under different latency constraints)
O u t o f
BR A M
O u t o f
BR A M
A r i t
h m e t i c
I n t en s i t y
( O
PS / B y t e ) 0.
Z U 9 E
G F P
G A ( GO
PS / s ) 0.
MobileNet-v
MnasNet
OFA (Ours)
Z U 3 E
G F P
G A ( GO
PS / s ) 0.
model twin that can quickly give the accuracy/latency feedback (Section 3.4), the evolutionary search can automatically ﬁnd a CNN architecture that has higher arithmetic intensity.
As shown in Figure 12,
OFA’s arithmetic intensity is 48%/43% higher than MobileNetV2 and MnasNet (MobileNetV3 is not supported by Xilinx Vitis AI).
Removing the memory bottleneck results in higher utilization and
GOPS/s by 70%-90%, pushing the operation point to the upper-right in the rooﬂine model (Williams et al., 2009), as shown in Figure 13.
(70%-90% looks small in the log scale but that is signiﬁcant).
Principle 2 : the CNN architecture should be co-designed with the hardware accelerator’s cost model.
The FPGA accelerator has a specialized depth-wise engine that is pipelined with the point-wise engine.
The pipeline throughput is perfectly matched for 3x3 kernels.
As a result, OFA’s searched model only has 3x3 kernel (Figure 14, a) on FPGA, despite 5x5 and 7x7 kernels are also in the search space.
Additionally, large kernels sometimes cause “out of BRAM” error on FPGA, giving high cost.
On Intel Xeon CPU, however, more than 50% operations are large kernels.
Both FPGA and GPU models are wider than CPU, due to the large parallelism of the computation array.
C ONCLUSION
We proposed Once-for-All (OFA), a new methodology that decouples model training from architecture search for efﬁcient deep learning deployment under a large number of hardware platforms.
Unlike
FPGA Arithmetic Intensity (op/B) MobileNetV
MnasNet
OFA 0.
63.9 A r i t
h m e t
i c I n t e n s i t y ( O PS / B y t e ) 0 18 35 531.0x FPGA UltraZed-EG GOPS/s MobileNetV2 MnasNet OFA 0.35 36 31.8 61.2 0.5 48.1 44.0 75.5 0.75 67.8 81.
1.0 79 83.7 Z U 3 E G F P G A ( GO PS / s )
45 68 90 FPGA ZCU102 GOPS/s-1 MobileNetV
MnasNet
OFA 0.
186.3 Z U 9 E G F P G A ( GO PS / s ) 0 50 100 150 200 MobileNet-v
MnasNet
OFA (Ours) (under different latency constraints)
[Figure]
0.75x 0.5x 0.35x 1.0x 0.75x 0.5x 0.35x 1.0x 0.75x 0.5x 0.35x (under different latency constraints) (under different latency constraints)
[Figure]
[Table]
[Figure]
[Table]
[Figure]
[Table]
[Figure]
[Table]
[Figure]
[Table]
[Figure]
[Table]
[Figure]
[Table]
[Figure]
[Table]
[Figure]
[Table]
[Figure]
[Table]
[Figure]
[Table]
[Figure]
[Table]
[Figure]
[Table]
[Figure]
previous approaches that design and train a neural network for each deployment scenario, we designed a once-for-all network that supports different architectural conﬁgurations, including elastic depth, width, kernel size and resolution.
It reduces the training cost (GPU hours, energy consumption and
CO 2 emission) by orders of magnitude compared to conventional methods.
To prevent sub-networks of different sizes from interference, we proposed a progressive shrinking algorithm that enables a large number of sub-network to achieve the same level of accuracy compared to training them independently.
Experiments on a diverse range of hardware platforms and efﬁciency constraints demonstrated the effectiveness of our approach.
OFA provides an automated ecosystem to efﬁciently design efﬁcient neural networks with the hardware cost model in the loop
A CKNOWLEDGMENTS
We thank NSF Career Award #1943349, MIT-IBM Watson AI Lab, Google-Daydream Research
Award, Samsung, Intel, Xilinx, SONY, AWS Machine Learning Research Award for supporting this research.
We thank Samsung, Google and LG for donating mobile phones.
We thank Shuang Wu and
Lei Deng for drawing the Figure 2.
A D ETAILS OF THE A CCURACY P REDICTOR
We use a three-layer feedforward neural network that has 400 hidden units in each layer as the accuracy predictor.
Given a model, we encode each layer in the neural network into a one-hot vector based on its kernel size and expand ratio and we assign zero vectors to layers that are skipped.
Besides, we have an additional one-hot vector that represents the input image size.
We concatenate these vectors into a large vector that represents the whole neural network architecture and input image size, which is then fed to the three-layer feedforward neural network to get the predicted accuracy.
In our experiments, this simple accuracy prediction model can provide very accurate predictions.
At convergence, the root-mean-square error (RMSE) between predicted accuracy and estimated accuracy on the test set is only 0.21%.
Figure 15 shows the relationship between the RMSE of the accuracy prediction model and the ﬁnal results (i.e., the accuracy of selected sub-networks).
We can ﬁnd that lower RMSE typically leads to better ﬁnal results.
[Figure]
c
[Figure]
B I MPLEMENTATION D ETAILS OF P ROGRESSIVE S HRINKING
After training the full network, we ﬁrst have one stage of ﬁne-tuning to incorporate elastic kernel size.
In this stage (i.e., K ∈ [7 , 5 , 3] ), we sample one sub-network in each update step.
The network is ﬁne-tuned for 125 epochs with an initial learning rate of 0.96.
All other training settings are the same as training the full network.
Next, we have two stages of ﬁne-tuning to incorporate elastic depth.
We sample two sub-networks and aggregate their gradients in each update step.
The ﬁrst stage (i.e., D ∈ [4 , 3] ) takes 25 epochs with an initial learning rate of 0.08 while the second stage (i.e., D ∈ [4 , 3 , 2] ) takes 125 epochs with an initial learning rate of 0.24.
Finally, we have two stages of ﬁne-tuning to incorporate elastic width.
We sample four sub-networks and aggregate their gradients in each update step.
The ﬁrst stage (i.e., W ∈ [6 , 4] ) takes 25 epochs with an initial learning rate of 0.08 while the second stage (i.e., W ∈ [6 , 4 , 3] ) takes 125 epochs with an initial learning rate of 0.24.