RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for  ASIC and FPGA Design