Symbolic Analysis and Reduction of VLSI Circuits