The Art of Verification with SystemVerilog Assertions