VHDL for Logic Synthesis