Verilog Coding for Logic Synthesis