FPGA Design: Best Practices for Team-based Reuse