VHDL Coding and Logic Synthesis with Synopsys