Logic Synthesis and Verification Algorithms