Synthesizable VHDL Design for FPGAs