VHDL: A logic synthesis approach