Logic Minimization Algorithms for VLSI Synthesis (The Springer International Series in Engineering and Computer Science)