Chip Design for Submicron VLSI: CMOS Layout and Simulation